{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572373566606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572373566615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 12:26:06 2019 " "Processing started: Tue Oct 29 12:26:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572373566615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373566615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373566615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572373567926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572373567926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587465 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/concatenador_entradas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587482 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_direccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587508 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_instruccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587524 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587531 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587548 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587548 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587564 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587564 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587581 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587581 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Interrupciones/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Interrupciones/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587621 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587638 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587640 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_microinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_microinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587649 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_sec.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587649 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa/upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa/upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587666 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587681 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/divisor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 salidas-behavioral " "Found design unit 1: salidas-behavioral" {  } { { "salidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/salidas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587682 ""} { "Info" "ISGN_ENTITY_NAME" "1 salidas " "Found entity 1: salidas" {  } { { "salidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/salidas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_estados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file red_estados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 red_estados " "Found entity 1: red_estados" {  } { { "red_estados.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica7 " "Found entity 1: practica7" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373587716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373587716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica7 " "Elaborating entity \"practica7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572373587998 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } { -144 1080 1312 128 "inst17" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1572373588015 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa " "Converted elements in bus name \"Yupa\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa\[7..0\] Yupa7..0 " "Converted element name(s) from \"Yupa\[7..0\]\" to \"Yupa7..0\"" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588015 ""}  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572373588015 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa2 " "Converted elements in bus name \"Yupa2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa2\[7..0\] Yupa27..0 " "Converted element name(s) from \"Yupa2\[7..0\]\" to \"Yupa27..0\"" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588015 ""}  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572373588015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:AccA " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:AccA\"" {  } { { "practica7.bdf" "AccA" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -160 680 856 -16 "AccA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:secueciador " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:secueciador\"" {  } { { "practica7.bdf" "secueciador" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -80 208 440 912 "secueciador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:secueciador\|registro_sec:inst " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:secueciador\|registro_sec:inst\"" {  } { { "secuenciador.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { 80 408 648 1088 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:secueciador\|memory:inst7 " "Elaborating entity \"memory\" for hierarchy \"secuenciador:secueciador\|memory:inst7\"" {  } { { "secuenciador.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { 112 -80 96 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:secueciador\|BUSMUX:bus1 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:secueciador\|BUSMUX:bus1\"" {  } { { "secuenciador.bdf" "bus1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -144 88 200 -56 "bus1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:secueciador\|BUSMUX:bus1 " "Elaborated megafunction instantiation \"secuenciador:secueciador\|BUSMUX:bus1\"" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -144 88 200 -56 "bus1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:secueciador\|BUSMUX:bus1 " "Instantiated megafunction \"secuenciador:secueciador\|BUSMUX:bus1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588126 ""}  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -144 88 200 -56 "bus1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572373588126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000 secuenciador:secueciador\|BUSMUX:bus1 " "Elaborated megafunction instantiation \"secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:secueciador\|BUSMUX:bus1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -144 88 200 -56 "bus1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373588298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:secueciador\|BUSMUX:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:secueciador\|logica_seleccion:inst4 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:secueciador\|logica_seleccion:inst4\"" {  } { { "secuenciador.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -24 184 368 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SELECTOR logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"SELECTOR\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588332 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"PL\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588332 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAP1 logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"MAP1\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588332 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"VECT\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588333 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT logica_seleccion.vhd(17) " "Inferred latch for \"VECT\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588333 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAP1 logica_seleccion.vhd(17) " "Inferred latch for \"MAP1\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588333 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL logica_seleccion.vhd(17) " "Inferred latch for \"PL\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588333 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTOR logica_seleccion.vhd(17) " "Inferred latch for \"SELECTOR\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588333 "|practica7|secuenciador:secueciador|logica_seleccion:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:secueciador\|MUX:bus2 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:secueciador\|MUX:bus2\"" {  } { { "secuenciador.bdf" "bus2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -72 752 864 16 "bus2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:secueciador\|MUX:bus2 " "Elaborated megafunction instantiation \"secuenciador:secueciador\|MUX:bus2\"" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -72 752 864 16 "bus2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:secueciador\|MUX:bus2 " "Instantiated megafunction \"secuenciador:secueciador\|MUX:bus2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588382 ""}  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -72 752 864 16 "bus2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572373588382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001 secuenciador:secueciador\|MUX:bus2 " "Elaborated megafunction instantiation \"secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:secueciador\|MUX:bus2\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -72 752 864 16 "bus2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_k7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373588481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:secueciador\|MUX:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:secueciador\|registro_MicroInst:inst9 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:secueciador\|registro_MicroInst:inst9\"" {  } { { "secuenciador.bdf" "inst9" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/secuenciador.bdf" { { -312 88 328 -200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst13 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst13\"" {  } { { "practica7.bdf" "inst13" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -360 -176 0 -152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_estados red_estados:inst " "Elaborating entity \"red_estados\" for hierarchy \"red_estados:inst\"" {  } { { "practica7.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 536 696 816 1168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro red_estados:inst\|registro:inst " "Elaborating entity \"registro\" for hierarchy \"red_estados:inst\|registro:inst\"" {  } { { "red_estados.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 32 296 488 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 red_estados:inst\|mux1:inst9 " "Elaborating entity \"mux1\" for hierarchy \"red_estados:inst\|mux1:inst9\"" {  } { { "red_estados.bdf" "inst9" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 80 -120 16 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux1.vhd(13) " "VHDL Process Statement warning at mux1.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 "|practica7|red_estados:inst|mux1:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output mux1.vhd(13) " "Inferred latch for \"output\" at mux1.vhd(13)" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588514 "|practica7|red_estados:inst|mux1:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos red_estados:inst\|divisor_datos:divisor-datos " "Elaborating entity \"divisor_datos\" for hierarchy \"red_estados:inst\|divisor_datos:divisor-datos\"" {  } { { "red_estados.bdf" "divisor-datos" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 112 -544 -392 320 "divisor-datos" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos red_estados:inst\|concatenador_datos:inst8 " "Elaborating entity \"concatenador_datos\" for hierarchy \"red_estados:inst\|concatenador_datos:inst8\"" {  } { { "red_estados.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 32 752 904 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 red_estados:inst\|mux2:inst11 " "Elaborating entity \"mux2\" for hierarchy \"red_estados:inst\|mux2:inst11\"" {  } { { "red_estados.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 192 -128 16 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 red_estados:inst\|mux3:inst12 " "Elaborating entity \"mux3\" for hierarchy \"red_estados:inst\|mux3:inst12\"" {  } { { "red_estados.bdf" "inst12" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/red_estados.bdf" { { 336 -128 16 576 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst17 " "Elaborating entity \"upa\" for hierarchy \"upa:inst17\"" {  } { { "practica7.bdf" "inst17" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -144 1080 1312 128 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(107) " "VHDL Process Statement warning at upa.vhd(107): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(108) " "VHDL Process Statement warning at upa.vhd(108): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(112) " "VHDL Process Statement warning at upa.vhd(112): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(113) " "VHDL Process Statement warning at upa.vhd(113): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(122) " "VHDL Process Statement warning at upa.vhd(122): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(123) " "VHDL Process Statement warning at upa.vhd(123): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572373588564 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588573 "|practica7|upa:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst1\"" {  } { { "practica7.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 208 872 984 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst1 " "Elaborated megafunction instantiation \"BUSMUX:inst1\"" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 208 872 984 296 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst1 " "Instantiated megafunction \"BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588581 ""}  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 208 872 984 296 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572373588581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst1\|lpm_mux:\$00000 BUSMUX:inst1 " "Elaborated megafunction instantiation \"BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 208 872 984 296 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373588680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst1\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst1\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:Buffer-Baja " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:Buffer-Baja\"" {  } { { "practica7.bdf" "Buffer-Baja" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 592 1280 1448 672 "Buffer-Baja" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst10 " "Elaborating entity \"ram\" for hierarchy \"ram:inst10\"" {  } { { "practica7.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 376 1280 1472 488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem ram.vhd(23) " "VHDL Process Statement warning at ram.vhd(23): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588730 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[255\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[254\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[253\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588744 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[252\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[251\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[250\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588745 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[249\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[248\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[247\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[246\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588746 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[245\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[244\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[243\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588747 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[242\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[241\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[240\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[239\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588748 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[238\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[237\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[236\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588749 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[235\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[234\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[233\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[232\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588750 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[231\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[230\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[229\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588751 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588752 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[228\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[227\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[226\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588753 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[225\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[224\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[223\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[222\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588754 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[221\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[220\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[219\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588755 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[218\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[217\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[216\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[215\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588756 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[214\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[213\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[212\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[211\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588757 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[210\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[209\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[208\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588758 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[207\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[206\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[205\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[204\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588759 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[203\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[202\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[201\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588760 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[200\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[199\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588761 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[198\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[197\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[196\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588762 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[195\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[194\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588763 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[193\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[192\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588764 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[191\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[190\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588765 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[189\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[188\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[187\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588766 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[186\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[185\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588768 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[184\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[183\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588769 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[182\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588770 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[181\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[180\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588771 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[179\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[178\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[177\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588772 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[176\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[175\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588773 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[174\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[173\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588774 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[172\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[171\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588775 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[170\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[169\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588776 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[168\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[167\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588777 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[166\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[165\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588778 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[164\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[163\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[162\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588779 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[161\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[160\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[159\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[158\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588780 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[157\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[156\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[155\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588781 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[154\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[153\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[152\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[151\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588782 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[150\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[149\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[148\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588784 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[147\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[146\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[145\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[144\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588785 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[143\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[142\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[141\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[140\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588786 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[139\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[138\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[137\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588787 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[136\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[135\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[134\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588788 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[133\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[132\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[131\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588789 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[130\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[129\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[128\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[127\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588790 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[126\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[125\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[124\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588791 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[123\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[122\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[121\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[120\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588792 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[119\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[118\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[117\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588793 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[116\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[115\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[114\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[113\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588794 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[112\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[111\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588795 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[110\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[109\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[108\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588796 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[107\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[106\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588797 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[105\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[104\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588798 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[103\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[102\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588799 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[101\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[100\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588800 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588801 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[99\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[98\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588802 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[97\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[96\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[95\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588803 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[94\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[93\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588804 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[92\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[91\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588805 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[90\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[89\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588806 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[88\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[87\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588807 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[86\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[85\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588808 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[84\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[83\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588809 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[82\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[81\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588810 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[80\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[79\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588811 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[78\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[77\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[76\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588812 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[75\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[74\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588813 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[73\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[72\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588814 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[71\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[70\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588815 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[69\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[68\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588816 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[67\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[66\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588817 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[65\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588818 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[64\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588819 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588820 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588821 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588822 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588823 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588824 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[51\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[50\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[49\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588825 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[48\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[47\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[46\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[45\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588826 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[44\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[43\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[42\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588827 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[41\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[40\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[39\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588828 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[38\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[37\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[36\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[35\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588829 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[34\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[33\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[32\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[31\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588830 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[30\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[29\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[28\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588831 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[27\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[26\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[25\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[24\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588832 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[23\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[22\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[21\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588833 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[20\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[19\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[18\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[17\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588834 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[16\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[15\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[14\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588835 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[13\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[12\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[11\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[10\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588836 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[9\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[8\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588837 "|practica7|ram:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:inst8 " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:inst8\"" {  } { { "practica7.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1400 1232 1472 1512 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:Auxiliar " "Elaborating entity \"contador\" for hierarchy \"contador:Auxiliar\"" {  } { { "practica7.bdf" "Auxiliar" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1152 832 1032 1328 "Auxiliar" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:regY " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:regY\"" {  } { { "practica7.bdf" "regY" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1160 -232 -32 1336 "regY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:nose " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:nose\"" {  } { { "practica7.bdf" "nose" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -344 1000 1088 -232 "nose" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:nose " "Elaborated megafunction instantiation \"BUSMUX:nose\"" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -344 1000 1088 -232 "nose" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:nose " "Instantiated megafunction \"BUSMUX:nose\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373588863 ""}  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -344 1000 1088 -232 "nose" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572373588863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:nose\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:nose\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:nose\|lpm_mux:\$00000 BUSMUX:nose " "Elaborated megafunction instantiation \"BUSMUX:nose\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:nose\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -344 1000 1088 -232 "nose" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572373588962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373588962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:nose\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:nose\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:instruccion " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:instruccion\"" {  } { { "practica7.bdf" "instruccion" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { -48 -216 16 64 "instruccion" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst-2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst-2\"" {  } { { "practica7.bdf" "inst-2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 96 32 192 656 "inst-2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572373588995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[2\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[3\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[4\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[5\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[6\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[7\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[255\]\[1\] " "LATCH primitive \"ram:inst10\|mem\[255\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[254\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[254\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[253\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[253\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[252\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[252\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[251\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[251\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[250\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[250\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[249\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[249\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[248\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[248\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[247\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[247\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[246\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[246\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[245\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[245\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[244\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[244\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[243\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[243\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[242\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[242\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[241\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[241\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[240\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[240\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[239\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[239\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[238\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[238\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[237\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[237\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[236\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[236\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[235\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[235\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[234\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[234\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[233\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[233\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[232\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[232\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[231\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[231\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[230\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[230\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[229\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[229\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[228\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[228\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[227\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[227\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[226\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[226\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[225\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[225\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[224\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[224\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[223\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[223\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[222\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[222\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[221\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[221\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[220\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[220\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[219\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[219\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[218\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[218\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[217\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[217\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[216\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[216\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[215\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[215\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[214\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[214\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[213\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[213\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[212\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[212\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[211\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[211\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[210\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[210\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[209\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[209\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[208\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[208\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[207\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[207\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[206\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[206\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[205\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[205\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[204\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[204\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[203\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[203\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[202\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[202\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[201\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[201\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[200\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[200\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[199\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[199\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[198\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[198\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[197\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[197\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[196\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[196\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[195\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[195\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[194\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[194\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[193\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[193\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[192\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[192\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[191\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[191\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[190\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[190\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[189\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[189\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[188\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[188\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[187\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[187\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[186\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[186\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[185\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[185\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[184\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[184\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[183\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[183\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[182\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[182\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[181\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[181\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[180\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[180\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[179\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[179\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[178\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[178\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[177\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[177\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[176\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[176\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[175\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[175\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[174\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[174\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[173\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[173\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[172\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[172\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[171\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[171\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[170\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[170\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[169\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[169\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[168\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[168\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[167\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[167\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[166\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[166\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[165\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[165\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[164\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[164\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[163\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[163\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[162\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[162\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[161\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[161\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[160\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[160\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[159\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[159\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[158\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[158\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[157\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[157\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[156\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[156\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[155\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[155\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[154\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[154\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[153\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[153\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[152\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[152\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[151\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[151\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[150\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[150\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[149\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[149\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[148\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[148\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[147\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[147\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[146\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[146\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[145\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[145\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[144\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[144\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[143\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[143\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[142\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[142\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[141\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[141\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[140\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[140\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[139\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[139\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[138\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[138\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[137\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[137\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[136\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[136\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[135\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[135\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[134\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[134\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[133\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[133\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[132\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[132\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[131\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[131\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[130\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[130\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[129\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[129\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[128\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[128\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[127\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[127\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[126\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[126\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[125\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[125\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[124\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[124\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[123\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[123\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[122\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[122\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[121\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[121\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[120\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[120\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[119\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[119\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[118\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[118\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[117\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[117\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[116\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[116\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[115\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[115\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[114\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[114\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[113\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[113\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[112\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[112\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[111\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[111\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[110\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[110\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[109\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[109\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[108\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[108\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[107\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[107\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[106\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[106\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[105\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[105\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[104\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[104\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[103\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[103\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[102\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[102\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[101\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[101\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[100\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[100\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[99\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[99\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[98\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[98\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[97\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[97\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[96\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[96\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[95\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[95\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[94\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[94\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[93\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[93\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[92\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[92\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[91\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[91\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[90\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[90\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[89\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[89\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[88\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[88\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[87\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[87\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[86\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[86\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[85\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[85\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[84\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[84\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[83\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[83\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[82\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[82\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[81\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[81\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[80\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[80\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[79\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[79\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[78\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[78\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[77\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[77\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[76\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[76\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[75\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[75\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[74\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[74\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[73\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[73\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[72\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[72\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[71\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[71\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[70\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[70\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[69\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[69\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[68\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[68\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[67\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[67\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[66\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[66\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[65\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[65\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[64\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[64\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[63\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[63\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[62\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[62\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[61\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[61\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[60\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[60\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[59\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[59\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[58\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[58\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[57\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[57\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[56\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[56\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[55\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[55\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[54\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[54\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[53\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[53\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[52\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[52\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[51\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[51\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[50\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[50\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[49\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[49\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[48\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[48\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[47\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[47\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[46\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[46\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[45\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[45\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[44\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[44\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[43\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[43\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[42\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[42\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[41\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[41\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[40\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[40\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[39\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[39\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[38\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[38\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[37\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[37\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[36\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[36\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[35\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[35\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[34\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[34\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[33\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[33\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[32\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[32\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[31\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[31\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[30\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[30\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[29\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[29\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[28\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[28\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[27\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[27\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[26\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[26\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[25\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[25\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[24\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[24\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[23\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[23\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[22\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[22\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[21\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[21\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[20\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[20\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[19\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[19\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[18\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[18\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[17\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[17\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[16\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[16\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[15\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[15\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[14\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[14\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[13\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[13\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[12\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[12\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[11\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[11\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[10\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[10\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[9\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[9\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst10\|mem\[8\]\[0\] " "LATCH primitive \"ram:inst10\|mem\[8\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589450 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"red_estados:inst\|mux3:inst12\|output\" " "Converted tri-state node feeding \"red_estados:inst\|mux3:inst12\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"red_estados:inst\|mux3:inst13\|output\" " "Converted tri-state node feeding \"red_estados:inst\|mux3:inst13\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" " "Converted tri-state node feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into a selector" {  } { { "lpm_mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" " "Converted tri-state node feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into a selector" {  } { { "lpm_mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" " "Converted tri-state node feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into a selector" {  } { { "lpm_mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" " "Converted tri-state node feeding \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into a selector" {  } { { "lpm_mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" " "Converted tri-state node feeding \"secuenciador:secueciador\|busmux:bus1\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572373589657 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572373589657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[0\] " "LATCH primitive \"upa:inst17\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[1\] " "LATCH primitive \"upa:inst17\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[2\] " "LATCH primitive \"upa:inst17\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[3\] " "LATCH primitive \"upa:inst17\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[4\] " "LATCH primitive \"upa:inst17\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[5\] " "LATCH primitive \"upa:inst17\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[6\] " "LATCH primitive \"upa:inst17\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[7\] " "LATCH primitive \"upa:inst17\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[0\] " "LATCH primitive \"upa:inst17\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[1\] " "LATCH primitive \"upa:inst17\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[2\] " "LATCH primitive \"upa:inst17\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[3\] " "LATCH primitive \"upa:inst17\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[4\] " "LATCH primitive \"upa:inst17\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[5\] " "LATCH primitive \"upa:inst17\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[6\] " "LATCH primitive \"upa:inst17\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[7\] " "LATCH primitive \"upa:inst17\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[0\] " "LATCH primitive \"upa:inst17\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[1\] " "LATCH primitive \"upa:inst17\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[2\] " "LATCH primitive \"upa:inst17\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[3\] " "LATCH primitive \"upa:inst17\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[4\] " "LATCH primitive \"upa:inst17\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[5\] " "LATCH primitive \"upa:inst17\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[6\] " "LATCH primitive \"upa:inst17\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|S\[7\] " "LATCH primitive \"upa:inst17\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[0\] " "LATCH primitive \"upa:inst17\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[1\] " "LATCH primitive \"upa:inst17\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[2\] " "LATCH primitive \"upa:inst17\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[3\] " "LATCH primitive \"upa:inst17\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[4\] " "LATCH primitive \"upa:inst17\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[5\] " "LATCH primitive \"upa:inst17\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[6\] " "LATCH primitive \"upa:inst17\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst17\|R\[7\] " "LATCH primitive \"upa:inst17\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572373589755 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst5\|SALIDA inst14\[5\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst5\|SALIDA\" to the node \"inst14\[5\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst3\|SALIDA inst14\[3\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst3\|SALIDA\" to the node \"inst14\[3\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst2\|SALIDA inst14\[2\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst2\|SALIDA\" to the node \"inst14\[2\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst1\|SALIDA inst14\[1\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst1\|SALIDA\" to the node \"inst14\[1\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst\|SALIDA inst14\[0\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst\|SALIDA\" to the node \"inst14\[0\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[7\] bufferDataBus:Buffer-Alta\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[7\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[7\] bufferDataBus:Buffer-Alta\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[7\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[6\] bufferDataBus:Buffer-Alta\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[6\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[6\] bufferDataBus:Buffer-Alta\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[6\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[5\] bufferDataBus:Buffer-Alta\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[5\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[5\] bufferDataBus:Buffer-Alta\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[5\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[4\] bufferDataBus:Buffer-Alta\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[4\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[4\] bufferDataBus:Buffer-Alta\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[4\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[3\] bufferDataBus:Buffer-Alta\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[3\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[3\] bufferDataBus:Buffer-Alta\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[3\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[2\] bufferDataBus:Buffer-Alta\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[2\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[2\] bufferDataBus:Buffer-Alta\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[2\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[1\] bufferDataBus:Buffer-Alta\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[1\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[1\] bufferDataBus:Buffer-Alta\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[1\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Alta\|PortR\[0\] bufferDataBus:Buffer-Alta\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Alta\|PortR\[0\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:Buffer-Baja\|PortR\[0\] bufferDataBus:Buffer-Alta\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:Buffer-Baja\|PortR\[0\]\" to the node \"bufferDataBus:Buffer-Alta\|PortL\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[7\] inst9\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[7\]\" to the node \"inst9\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[7\] inst9\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[7\]\" to the node \"inst9\[7\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[7\] inst9\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[7\]\" to the node \"inst9\[7\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[6\] inst9\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[6\]\" to the node \"inst9\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[6\] inst9\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[6\]\" to the node \"inst9\[6\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[6\] inst9\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[6\]\" to the node \"inst9\[6\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[5\] inst9\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[5\]\" to the node \"inst9\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[5\] inst9\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[5\]\" to the node \"inst9\[5\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[5\] inst9\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[5\]\" to the node \"inst9\[5\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[4\] inst9\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[4\]\" to the node \"inst9\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[4\] inst9\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[4\]\" to the node \"inst9\[4\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[4\] inst9\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[4\]\" to the node \"inst9\[4\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[3\] inst9\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[3\]\" to the node \"inst9\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[3\] inst9\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[3\]\" to the node \"inst9\[3\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[3\] inst9\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[3\]\" to the node \"inst9\[3\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[2\] inst9\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[2\]\" to the node \"inst9\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[2\] inst9\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[2\]\" to the node \"inst9\[2\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[2\] inst9\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[2\]\" to the node \"inst9\[2\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[0\] inst9\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[0\]\" to the node \"inst9\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[0\] inst9\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[0\]\" to the node \"inst9\[0\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[0\] inst9\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[0\]\" to the node \"inst9\[0\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Auxiliar\|E\[1\] inst9\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Auxiliar\|E\[1\]\" to the node \"inst9\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regY\|E\[1\] inst9\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regY\|E\[1\]\" to the node \"inst9\[1\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:regX\|E\[1\] inst9\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:regX\|E\[1\]\" to the node \"inst9\[1\]\"" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst7\|SALIDA acumulador:AccA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst7\|SALIDA\" to the node \"acumulador:AccA\|data_out\[7\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[7\] acumulador:AccA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[7\]\" to the node \"acumulador:AccA\|data_out\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[7\] acumulador:AccA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[7\]\" to the node \"acumulador:AccA\|data_out\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst6\|SALIDA acumulador:AccA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst6\|SALIDA\" to the node \"acumulador:AccA\|data_out\[6\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[6\] acumulador:AccA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[6\]\" to the node \"acumulador:AccA\|data_out\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[6\] acumulador:AccA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[6\]\" to the node \"acumulador:AccA\|data_out\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[5\] acumulador:AccA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[5\]\" to the node \"acumulador:AccA\|data_out\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[5\] acumulador:AccA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[5\]\" to the node \"acumulador:AccA\|data_out\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "red_estados:inst\|registro:inst4\|SALIDA acumulador:AccA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"red_estados:inst\|registro:inst4\|SALIDA\" to the node \"acumulador:AccA\|data_out\[4\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[4\] acumulador:AccA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[4\]\" to the node \"acumulador:AccA\|data_out\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[4\] acumulador:AccA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[4\]\" to the node \"acumulador:AccA\|data_out\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[3\] acumulador:AccA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[3\]\" to the node \"acumulador:AccA\|data_out\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[3\] acumulador:AccA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[3\]\" to the node \"acumulador:AccA\|data_out\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[2\] acumulador:AccA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[2\]\" to the node \"acumulador:AccA\|data_out\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[2\] acumulador:AccA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[2\]\" to the node \"acumulador:AccA\|data_out\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[1\] acumulador:AccA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[1\]\" to the node \"acumulador:AccA\|data_out\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[1\] acumulador:AccA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[1\]\" to the node \"acumulador:AccA\|data_out\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|D\[0\] acumulador:AccA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|D\[0\]\" to the node \"acumulador:AccA\|data_out\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|C\[0\] acumulador:AccA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|C\[0\]\" to the node \"acumulador:AccA\|data_out\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[7\] inst9\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[7\]\" to the node \"inst9\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[6\] inst9\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[6\]\" to the node \"inst9\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[5\] inst9\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[5\]\" to the node \"inst9\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[4\] inst9\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[4\]\" to the node \"inst9\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[3\] inst9\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[3\]\" to the node \"inst9\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[2\] inst9\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[2\]\" to the node \"inst9\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[0\] inst9\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[0\]\" to the node \"inst9\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:Apuntador-pila\|E\[1\] inst9\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:Apuntador-pila\|E\[1\]\" to the node \"inst9\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572373591049 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1572373591049 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[7\] registro_instruccion:instruccion\|valor_interno\[11\] " "Converted the fan-out from the tri-state buffer \"inst14\[7\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[11\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[7\] upa:inst17\|Mux35 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[7\]\" to the node \"upa:inst17\|Mux35\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[7\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[7\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[6\] upa:inst17\|Mux34 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[6\]\" to the node \"upa:inst17\|Mux34\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[6\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[6\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[5\] upa:inst17\|Mux33 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[5\]\" to the node \"upa:inst17\|Mux33\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[5\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[5\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[4\] upa:inst17\|Mux32 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[4\]\" to the node \"upa:inst17\|Mux32\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[4\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[4\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[3\] upa:inst17\|Mux31 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[3\]\" to the node \"upa:inst17\|Mux31\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[3\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[3\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[2\] upa:inst17\|Mux30 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[2\]\" to the node \"upa:inst17\|Mux30\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[2\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[2\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[1\] upa:inst17\|Mux29 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[1\]\" to the node \"upa:inst17\|Mux29\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[1\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[1\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccB\|C\[0\] upa:inst17\|Mux27 " "Converted the fan-out from the tri-state buffer \"acumulador:AccB\|C\[0\]\" to the node \"upa:inst17\|Mux27\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AccA\|C\[0\] upa:inst17\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AccA\|C\[0\]\" to the node \"upa:inst17\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[6\] registro_instruccion:instruccion\|valor_interno\[10\] " "Converted the fan-out from the tri-state buffer \"inst14\[6\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[10\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[5\] registro_instruccion:instruccion\|valor_interno\[9\] " "Converted the fan-out from the tri-state buffer \"inst14\[5\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[9\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[4\] registro_instruccion:instruccion\|valor_interno\[8\] " "Converted the fan-out from the tri-state buffer \"inst14\[4\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[8\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[3\] registro_instruccion:instruccion\|valor_interno\[7\] " "Converted the fan-out from the tri-state buffer \"inst14\[3\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[7\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[2\] registro_instruccion:instruccion\|valor_interno\[6\] " "Converted the fan-out from the tri-state buffer \"inst14\[2\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[6\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[1\] registro_instruccion:instruccion\|valor_interno\[5\] " "Converted the fan-out from the tri-state buffer \"inst14\[1\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[5\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[0\] registro_instruccion:instruccion\|valor_interno\[4\] " "Converted the fan-out from the tri-state buffer \"inst14\[0\]\" to the node \"registro_instruccion:instruccion\|valor_interno\[4\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 0 -368 -320 32 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[7\] registro_direccion:inst8\|valor_interno\[7\] " "Converted the fan-out from the tri-state buffer \"inst9\[7\]\" to the node \"registro_direccion:inst8\|valor_interno\[7\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[6\] registro_direccion:inst8\|valor_interno\[6\] " "Converted the fan-out from the tri-state buffer \"inst9\[6\]\" to the node \"registro_direccion:inst8\|valor_interno\[6\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[5\] registro_direccion:inst8\|valor_interno\[5\] " "Converted the fan-out from the tri-state buffer \"inst9\[5\]\" to the node \"registro_direccion:inst8\|valor_interno\[5\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[4\] registro_direccion:inst8\|valor_interno\[4\] " "Converted the fan-out from the tri-state buffer \"inst9\[4\]\" to the node \"registro_direccion:inst8\|valor_interno\[4\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[3\] registro_direccion:inst8\|valor_interno\[3\] " "Converted the fan-out from the tri-state buffer \"inst9\[3\]\" to the node \"registro_direccion:inst8\|valor_interno\[3\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[2\] registro_direccion:inst8\|valor_interno\[2\] " "Converted the fan-out from the tri-state buffer \"inst9\[2\]\" to the node \"registro_direccion:inst8\|valor_interno\[2\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[0\] registro_direccion:inst8\|valor_interno\[0\] " "Converted the fan-out from the tri-state buffer \"inst9\[0\]\" to the node \"registro_direccion:inst8\|valor_interno\[0\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[1\] registro_direccion:inst8\|valor_interno\[1\] " "Converted the fan-out from the tri-state buffer \"inst9\[1\]\" to the node \"registro_direccion:inst8\|valor_interno\[1\]\" into an OR gate" {  } { { "practica7.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/practica7.bdf" { { 1480 1136 1184 1512 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Auxiliar\|R15 secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:Auxiliar\|R15\" to the node \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:regX\|R0 secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador_ID:regX\|R0\" to the node \"secuenciador:secueciador\|mux:bus2\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:regY\|R15 contador_ID:regY\|data_out " "Converted the fan-out from the tri-state buffer \"contador_ID:regY\|R15\" to the node \"contador_ID:regY\|data_out\" into an OR gate" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_ID:regX\|R15 contador_ID:regX\|data_out " "Converted the fan-out from the tri-state buffer \"contador_ID:regX\|R15\" to the node \"contador_ID:regX\|data_out\" into an OR gate" {  } { { "Contador/contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador_ID.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[7\] inst9\[7\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[7\]\" to the node \"inst9\[7\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[6\] inst9\[6\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[6\]\" to the node \"inst9\[6\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[5\] inst9\[5\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[5\]\" to the node \"inst9\[5\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[4\] inst9\[4\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[4\]\" to the node \"inst9\[4\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[3\] inst9\[3\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[3\]\" to the node \"inst9\[3\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[2\] inst9\[2\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[2\]\" to the node \"inst9\[2\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[0\] inst9\[0\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[0\]\" to the node \"inst9\[0\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:Contador-programa\|E\[1\] inst9\[1\] " "Converted the fan-out from the tri-state buffer \"contador:Contador-programa\|E\[1\]\" to the node \"inst9\[1\]\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572373591057 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572373591057 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[7\]~0.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[7\]\" and \"contador_ID:regX\|D\[7\]\" " "The pin \"acumulador:AccA\|data_out\[7\]~0.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[7\]\" and \"contador_ID:regX\|D\[7\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[7\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[7\]\" and \"contador_ID:regX\|C\[7\]\" " "The pin \"acumulador:AccA\|data_out\[7\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[7\]\" and \"contador_ID:regX\|C\[7\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[6\]~1.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[6\]\" and \"contador_ID:regX\|D\[6\]\" " "The pin \"acumulador:AccA\|data_out\[6\]~1.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[6\]\" and \"contador_ID:regX\|D\[6\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[6\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[6\]\" and \"contador_ID:regX\|C\[6\]\" " "The pin \"acumulador:AccA\|data_out\[6\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[6\]\" and \"contador_ID:regX\|C\[6\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[5\]~2.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[5\]\" and \"contador_ID:regX\|D\[5\]\" " "The pin \"acumulador:AccA\|data_out\[5\]~2.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[5\]\" and \"contador_ID:regX\|D\[5\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[5\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[5\]\" and \"contador_ID:regX\|C\[5\]\" " "The pin \"acumulador:AccA\|data_out\[5\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[5\]\" and \"contador_ID:regX\|C\[5\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[4\]~3.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[4\]\" and \"contador_ID:regX\|D\[4\]\" " "The pin \"acumulador:AccA\|data_out\[4\]~3.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[4\]\" and \"contador_ID:regX\|D\[4\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[4\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[4\]\" and \"contador_ID:regX\|C\[4\]\" " "The pin \"acumulador:AccA\|data_out\[4\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[4\]\" and \"contador_ID:regX\|C\[4\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[3\]~4.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[3\]\" and \"contador_ID:regX\|D\[3\]\" " "The pin \"acumulador:AccA\|data_out\[3\]~4.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[3\]\" and \"contador_ID:regX\|D\[3\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591059 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[3\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[3\]\" and \"contador_ID:regX\|C\[3\]\" " "The pin \"acumulador:AccA\|data_out\[3\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[3\]\" and \"contador_ID:regX\|C\[3\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[2\]~5.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[2\]\" and \"contador_ID:regX\|D\[2\]\" " "The pin \"acumulador:AccA\|data_out\[2\]~5.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[2\]\" and \"contador_ID:regX\|D\[2\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[2\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[2\]\" and \"contador_ID:regX\|C\[2\]\" " "The pin \"acumulador:AccA\|data_out\[2\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[2\]\" and \"contador_ID:regX\|C\[2\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[1\]~6.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[1\]\" and \"contador_ID:regX\|D\[1\]\" " "The pin \"acumulador:AccA\|data_out\[1\]~6.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[1\]\" and \"contador_ID:regX\|D\[1\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[1\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[1\]\" and \"contador_ID:regX\|C\[1\]\" " "The pin \"acumulador:AccA\|data_out\[1\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[1\]\" and \"contador_ID:regX\|C\[1\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[0\]~7.DATAA\[0\] conflicting nodes \"contador_ID:regY\|D\[0\]\" and \"contador_ID:regX\|D\[0\]\" " "The pin \"acumulador:AccA\|data_out\[0\]~7.DATAA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|D\[0\]\" and \"contador_ID:regX\|D\[0\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin acumulador:AccA\|data_out\[0\].ADATA\[0\] conflicting nodes \"contador_ID:regY\|C\[0\]\" and \"contador_ID:regX\|C\[0\]\" " "The pin \"acumulador:AccA\|data_out\[0\].ADATA\[0\]\" has multiple drivers due to the conflicting nodes \"contador_ID:regY\|C\[0\]\" and \"contador_ID:regX\|C\[0\]\"" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7v2/Acumulador/acumulador.vhd" 32 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 2173 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 2173 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572373591371 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 12:26:31 2019 " "Processing ended: Tue Oct 29 12:26:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572373591371 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572373591371 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572373591371 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373591371 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 2173 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 2173 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572373592313 ""}
