Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e80c4e70b0c1423888ffee516fe3d186 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ROM1_behav xil_defaultlib.tb_ROM1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Project/FPAG/Vivado_18.3/MEM/ROM/ROM.srcs/sources_1/ROM1.v" Line 1. Module ROM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM1
Compiling module xil_defaultlib.tb_ROM1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ROM1_behav
