/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* Blue_Pin */
.set Blue_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Blue_Pin__0__MASK, 0x04
.set Blue_Pin__0__PC, CYREG_IO_PC_PRT15_PC2
.set Blue_Pin__0__PORT, 15
.set Blue_Pin__0__SHIFT, 2
.set Blue_Pin__AG, CYREG_PRT15_AG
.set Blue_Pin__AMUX, CYREG_PRT15_AMUX
.set Blue_Pin__BIE, CYREG_PRT15_BIE
.set Blue_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Blue_Pin__BYP, CYREG_PRT15_BYP
.set Blue_Pin__CTL, CYREG_PRT15_CTL
.set Blue_Pin__DM0, CYREG_PRT15_DM0
.set Blue_Pin__DM1, CYREG_PRT15_DM1
.set Blue_Pin__DM2, CYREG_PRT15_DM2
.set Blue_Pin__DR, CYREG_PRT15_DR
.set Blue_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Blue_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Blue_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Blue_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Blue_Pin__MASK, 0x04
.set Blue_Pin__PORT, 15
.set Blue_Pin__PRT, CYREG_PRT15_PRT
.set Blue_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Blue_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Blue_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Blue_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Blue_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Blue_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Blue_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Blue_Pin__PS, CYREG_PRT15_PS
.set Blue_Pin__SHIFT, 2
.set Blue_Pin__SLW, CYREG_PRT15_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Direction_L */
.set Direction_L_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_L_Sync_ctrl_reg__0__POS, 0
.set Direction_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Direction_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Direction_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Direction_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Direction_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Direction_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Direction_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Direction_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Direction_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Direction_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Direction_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Direction_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Direction_L_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Direction_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Direction_L_Sync_ctrl_reg__MASK, 0x01
.set Direction_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Direction_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Direction_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* Direction_R */
.set Direction_R_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_R_Sync_ctrl_reg__0__POS, 0
.set Direction_R_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Direction_R_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Direction_R_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Direction_R_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Direction_R_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Direction_R_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Direction_R_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Direction_R_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Direction_R_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Direction_R_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Direction_R_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Direction_R_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Direction_R_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Direction_R_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Direction_R_Sync_ctrl_reg__MASK, 0x01
.set Direction_R_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Direction_R_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Direction_R_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Echo */
.set Echo_sts_sts_reg__0__MASK, 0x01
.set Echo_sts_sts_reg__0__POS, 0
.set Echo_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Echo_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Echo_sts_sts_reg__MASK, 0x01
.set Echo_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set Echo_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Echo_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Echo_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Echo_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Echo_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Echo_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST
.set Echo0__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Echo0__0__MASK, 0x02
.set Echo0__0__PC, CYREG_PRT0_PC1
.set Echo0__0__PORT, 0
.set Echo0__0__SHIFT, 1
.set Echo0__AG, CYREG_PRT0_AG
.set Echo0__AMUX, CYREG_PRT0_AMUX
.set Echo0__BIE, CYREG_PRT0_BIE
.set Echo0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo0__BYP, CYREG_PRT0_BYP
.set Echo0__CTL, CYREG_PRT0_CTL
.set Echo0__DM0, CYREG_PRT0_DM0
.set Echo0__DM1, CYREG_PRT0_DM1
.set Echo0__DM2, CYREG_PRT0_DM2
.set Echo0__DR, CYREG_PRT0_DR
.set Echo0__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo0__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo0__MASK, 0x02
.set Echo0__PORT, 0
.set Echo0__PRT, CYREG_PRT0_PRT
.set Echo0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo0__PS, CYREG_PRT0_PS
.set Echo0__SHIFT, 1
.set Echo0__SLW, CYREG_PRT0_SLW
.set Echo1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Echo1__0__MASK, 0x02
.set Echo1__0__PC, CYREG_PRT3_PC1
.set Echo1__0__PORT, 3
.set Echo1__0__SHIFT, 1
.set Echo1__AG, CYREG_PRT3_AG
.set Echo1__AMUX, CYREG_PRT3_AMUX
.set Echo1__BIE, CYREG_PRT3_BIE
.set Echo1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Echo1__BYP, CYREG_PRT3_BYP
.set Echo1__CTL, CYREG_PRT3_CTL
.set Echo1__DM0, CYREG_PRT3_DM0
.set Echo1__DM1, CYREG_PRT3_DM1
.set Echo1__DM2, CYREG_PRT3_DM2
.set Echo1__DR, CYREG_PRT3_DR
.set Echo1__INP_DIS, CYREG_PRT3_INP_DIS
.set Echo1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Echo1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Echo1__LCD_EN, CYREG_PRT3_LCD_EN
.set Echo1__MASK, 0x02
.set Echo1__PORT, 3
.set Echo1__PRT, CYREG_PRT3_PRT
.set Echo1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Echo1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Echo1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Echo1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Echo1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Echo1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Echo1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Echo1__PS, CYREG_PRT3_PS
.set Echo1__SHIFT, 1
.set Echo1__SLW, CYREG_PRT3_SLW
.set Echo2__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Echo2__0__MASK, 0x08
.set Echo2__0__PC, CYREG_PRT12_PC3
.set Echo2__0__PORT, 12
.set Echo2__0__SHIFT, 3
.set Echo2__AG, CYREG_PRT12_AG
.set Echo2__BIE, CYREG_PRT12_BIE
.set Echo2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Echo2__BYP, CYREG_PRT12_BYP
.set Echo2__DM0, CYREG_PRT12_DM0
.set Echo2__DM1, CYREG_PRT12_DM1
.set Echo2__DM2, CYREG_PRT12_DM2
.set Echo2__DR, CYREG_PRT12_DR
.set Echo2__INP_DIS, CYREG_PRT12_INP_DIS
.set Echo2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Echo2__MASK, 0x08
.set Echo2__PORT, 12
.set Echo2__PRT, CYREG_PRT12_PRT
.set Echo2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Echo2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Echo2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Echo2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Echo2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Echo2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Echo2__PS, CYREG_PRT12_PS
.set Echo2__SHIFT, 3
.set Echo2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Echo2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Echo2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Echo2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Echo2__SLW, CYREG_PRT12_SLW
.set Echo3__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Echo3__0__MASK, 0x01
.set Echo3__0__PC, CYREG_PRT0_PC0
.set Echo3__0__PORT, 0
.set Echo3__0__SHIFT, 0
.set Echo3__AG, CYREG_PRT0_AG
.set Echo3__AMUX, CYREG_PRT0_AMUX
.set Echo3__BIE, CYREG_PRT0_BIE
.set Echo3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo3__BYP, CYREG_PRT0_BYP
.set Echo3__CTL, CYREG_PRT0_CTL
.set Echo3__DM0, CYREG_PRT0_DM0
.set Echo3__DM1, CYREG_PRT0_DM1
.set Echo3__DM2, CYREG_PRT0_DM2
.set Echo3__DR, CYREG_PRT0_DR
.set Echo3__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo3__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo3__MASK, 0x01
.set Echo3__PORT, 0
.set Echo3__PRT, CYREG_PRT0_PRT
.set Echo3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo3__PS, CYREG_PRT0_PS
.set Echo3__SHIFT, 0
.set Echo3__SLW, CYREG_PRT0_SLW

/* Flag */
.set Flag__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Flag__0__MASK, 0x04
.set Flag__0__PC, CYREG_PRT2_PC2
.set Flag__0__PORT, 2
.set Flag__0__SHIFT, 2
.set Flag__AG, CYREG_PRT2_AG
.set Flag__AMUX, CYREG_PRT2_AMUX
.set Flag__BIE, CYREG_PRT2_BIE
.set Flag__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Flag__BYP, CYREG_PRT2_BYP
.set Flag__CTL, CYREG_PRT2_CTL
.set Flag__DM0, CYREG_PRT2_DM0
.set Flag__DM1, CYREG_PRT2_DM1
.set Flag__DM2, CYREG_PRT2_DM2
.set Flag__DR, CYREG_PRT2_DR
.set Flag__INP_DIS, CYREG_PRT2_INP_DIS
.set Flag__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Flag__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Flag__LCD_EN, CYREG_PRT2_LCD_EN
.set Flag__MASK, 0x04
.set Flag__PORT, 2
.set Flag__PRT, CYREG_PRT2_PRT
.set Flag__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Flag__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Flag__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Flag__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Flag__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Flag__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Flag__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Flag__PS, CYREG_PRT2_PS
.set Flag__SHIFT, 2
.set Flag__SLW, CYREG_PRT2_SLW

/* Green_Pin */
.set Green_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Green_Pin__0__MASK, 0x20
.set Green_Pin__0__PC, CYREG_IO_PC_PRT15_PC5
.set Green_Pin__0__PORT, 15
.set Green_Pin__0__SHIFT, 5
.set Green_Pin__AG, CYREG_PRT15_AG
.set Green_Pin__AMUX, CYREG_PRT15_AMUX
.set Green_Pin__BIE, CYREG_PRT15_BIE
.set Green_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Green_Pin__BYP, CYREG_PRT15_BYP
.set Green_Pin__CTL, CYREG_PRT15_CTL
.set Green_Pin__DM0, CYREG_PRT15_DM0
.set Green_Pin__DM1, CYREG_PRT15_DM1
.set Green_Pin__DM2, CYREG_PRT15_DM2
.set Green_Pin__DR, CYREG_PRT15_DR
.set Green_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Green_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Green_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Green_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Green_Pin__MASK, 0x20
.set Green_Pin__PORT, 15
.set Green_Pin__PRT, CYREG_PRT15_PRT
.set Green_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Green_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Green_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Green_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Green_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Green_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Green_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Green_Pin__PS, CYREG_PRT15_PS
.set Green_Pin__SHIFT, 5
.set Green_Pin__SLW, CYREG_PRT15_SLW

/* IDAC8 */
.set IDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_viDAC8__D, CYREG_DAC0_D
.set IDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_viDAC8__TST, CYREG_DAC0_TST

/* Motor_L_1 */
.set Motor_L_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Motor_L_1__0__MASK, 0x40
.set Motor_L_1__0__PC, CYREG_PRT1_PC6
.set Motor_L_1__0__PORT, 1
.set Motor_L_1__0__SHIFT, 6
.set Motor_L_1__AG, CYREG_PRT1_AG
.set Motor_L_1__AMUX, CYREG_PRT1_AMUX
.set Motor_L_1__BIE, CYREG_PRT1_BIE
.set Motor_L_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_L_1__BYP, CYREG_PRT1_BYP
.set Motor_L_1__CTL, CYREG_PRT1_CTL
.set Motor_L_1__DM0, CYREG_PRT1_DM0
.set Motor_L_1__DM1, CYREG_PRT1_DM1
.set Motor_L_1__DM2, CYREG_PRT1_DM2
.set Motor_L_1__DR, CYREG_PRT1_DR
.set Motor_L_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_L_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_L_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_L_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_L_1__MASK, 0x40
.set Motor_L_1__PORT, 1
.set Motor_L_1__PRT, CYREG_PRT1_PRT
.set Motor_L_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_L_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_L_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_L_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_L_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_L_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_L_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_L_1__PS, CYREG_PRT1_PS
.set Motor_L_1__SHIFT, 6
.set Motor_L_1__SLW, CYREG_PRT1_SLW

/* Motor_L_2 */
.set Motor_L_2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Motor_L_2__0__MASK, 0x80
.set Motor_L_2__0__PC, CYREG_PRT1_PC7
.set Motor_L_2__0__PORT, 1
.set Motor_L_2__0__SHIFT, 7
.set Motor_L_2__AG, CYREG_PRT1_AG
.set Motor_L_2__AMUX, CYREG_PRT1_AMUX
.set Motor_L_2__BIE, CYREG_PRT1_BIE
.set Motor_L_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_L_2__BYP, CYREG_PRT1_BYP
.set Motor_L_2__CTL, CYREG_PRT1_CTL
.set Motor_L_2__DM0, CYREG_PRT1_DM0
.set Motor_L_2__DM1, CYREG_PRT1_DM1
.set Motor_L_2__DM2, CYREG_PRT1_DM2
.set Motor_L_2__DR, CYREG_PRT1_DR
.set Motor_L_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_L_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_L_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_L_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_L_2__MASK, 0x80
.set Motor_L_2__PORT, 1
.set Motor_L_2__PRT, CYREG_PRT1_PRT
.set Motor_L_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_L_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_L_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_L_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_L_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_L_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_L_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_L_2__PS, CYREG_PRT1_PS
.set Motor_L_2__SHIFT, 7
.set Motor_L_2__SLW, CYREG_PRT1_SLW

/* Motor_R_1 */
.set Motor_R_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Motor_R_1__0__MASK, 0x10
.set Motor_R_1__0__PC, CYREG_PRT1_PC4
.set Motor_R_1__0__PORT, 1
.set Motor_R_1__0__SHIFT, 4
.set Motor_R_1__AG, CYREG_PRT1_AG
.set Motor_R_1__AMUX, CYREG_PRT1_AMUX
.set Motor_R_1__BIE, CYREG_PRT1_BIE
.set Motor_R_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_R_1__BYP, CYREG_PRT1_BYP
.set Motor_R_1__CTL, CYREG_PRT1_CTL
.set Motor_R_1__DM0, CYREG_PRT1_DM0
.set Motor_R_1__DM1, CYREG_PRT1_DM1
.set Motor_R_1__DM2, CYREG_PRT1_DM2
.set Motor_R_1__DR, CYREG_PRT1_DR
.set Motor_R_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_R_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_R_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_R_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_R_1__MASK, 0x10
.set Motor_R_1__PORT, 1
.set Motor_R_1__PRT, CYREG_PRT1_PRT
.set Motor_R_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_R_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_R_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_R_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_R_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_R_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_R_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_R_1__PS, CYREG_PRT1_PS
.set Motor_R_1__SHIFT, 4
.set Motor_R_1__SLW, CYREG_PRT1_SLW

/* Motor_R_2 */
.set Motor_R_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Motor_R_2__0__MASK, 0x20
.set Motor_R_2__0__PC, CYREG_PRT1_PC5
.set Motor_R_2__0__PORT, 1
.set Motor_R_2__0__SHIFT, 5
.set Motor_R_2__AG, CYREG_PRT1_AG
.set Motor_R_2__AMUX, CYREG_PRT1_AMUX
.set Motor_R_2__BIE, CYREG_PRT1_BIE
.set Motor_R_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_R_2__BYP, CYREG_PRT1_BYP
.set Motor_R_2__CTL, CYREG_PRT1_CTL
.set Motor_R_2__DM0, CYREG_PRT1_DM0
.set Motor_R_2__DM1, CYREG_PRT1_DM1
.set Motor_R_2__DM2, CYREG_PRT1_DM2
.set Motor_R_2__DR, CYREG_PRT1_DR
.set Motor_R_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_R_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_R_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_R_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_R_2__MASK, 0x20
.set Motor_R_2__PORT, 1
.set Motor_R_2__PRT, CYREG_PRT1_PRT
.set Motor_R_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_R_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_R_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_R_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_R_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_R_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_R_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_R_2__PS, CYREG_PRT1_PS
.set Motor_R_2__SHIFT, 5
.set Motor_R_2__SLW, CYREG_PRT1_SLW

/* PD */
.set PD__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set PD__0__MASK, 0x01
.set PD__0__PC, CYREG_PRT2_PC0
.set PD__0__PORT, 2
.set PD__0__SHIFT, 0
.set PD__AG, CYREG_PRT2_AG
.set PD__AMUX, CYREG_PRT2_AMUX
.set PD__BIE, CYREG_PRT2_BIE
.set PD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PD__BYP, CYREG_PRT2_BYP
.set PD__CTL, CYREG_PRT2_CTL
.set PD__DM0, CYREG_PRT2_DM0
.set PD__DM1, CYREG_PRT2_DM1
.set PD__DM2, CYREG_PRT2_DM2
.set PD__DR, CYREG_PRT2_DR
.set PD__INP_DIS, CYREG_PRT2_INP_DIS
.set PD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PD__LCD_EN, CYREG_PRT2_LCD_EN
.set PD__MASK, 0x01
.set PD__PORT, 2
.set PD__PRT, CYREG_PRT2_PRT
.set PD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PD__PS, CYREG_PRT2_PS
.set PD__SHIFT, 0
.set PD__SLW, CYREG_PRT2_SLW

/* PWM_L */
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set PWM_L_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_L_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_L_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_L_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_L_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_L_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_L_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_L_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_L_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_L_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_L_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set PWM_L_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_L_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_L_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set PWM_L_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB10_F1

/* PWM_R */
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_R_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_R_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_R_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_R_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_R_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_R_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_R_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_R_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_R_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_R_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_R_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_R_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_R_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_R_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_R_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_R_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_R_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_R_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_R_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_R_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_R_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_R_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_R_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_R_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_R_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* Phase_L_A */
.set Phase_L_A__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Phase_L_A__0__MASK, 0x40
.set Phase_L_A__0__PC, CYREG_PRT0_PC6
.set Phase_L_A__0__PORT, 0
.set Phase_L_A__0__SHIFT, 6
.set Phase_L_A__AG, CYREG_PRT0_AG
.set Phase_L_A__AMUX, CYREG_PRT0_AMUX
.set Phase_L_A__BIE, CYREG_PRT0_BIE
.set Phase_L_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Phase_L_A__BYP, CYREG_PRT0_BYP
.set Phase_L_A__CTL, CYREG_PRT0_CTL
.set Phase_L_A__DM0, CYREG_PRT0_DM0
.set Phase_L_A__DM1, CYREG_PRT0_DM1
.set Phase_L_A__DM2, CYREG_PRT0_DM2
.set Phase_L_A__DR, CYREG_PRT0_DR
.set Phase_L_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Phase_L_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Phase_L_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Phase_L_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Phase_L_A__MASK, 0x40
.set Phase_L_A__PORT, 0
.set Phase_L_A__PRT, CYREG_PRT0_PRT
.set Phase_L_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Phase_L_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Phase_L_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Phase_L_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Phase_L_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Phase_L_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Phase_L_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Phase_L_A__PS, CYREG_PRT0_PS
.set Phase_L_A__SHIFT, 6
.set Phase_L_A__SLW, CYREG_PRT0_SLW

/* Phase_L_B */
.set Phase_L_B__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Phase_L_B__0__MASK, 0x80
.set Phase_L_B__0__PC, CYREG_PRT0_PC7
.set Phase_L_B__0__PORT, 0
.set Phase_L_B__0__SHIFT, 7
.set Phase_L_B__AG, CYREG_PRT0_AG
.set Phase_L_B__AMUX, CYREG_PRT0_AMUX
.set Phase_L_B__BIE, CYREG_PRT0_BIE
.set Phase_L_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Phase_L_B__BYP, CYREG_PRT0_BYP
.set Phase_L_B__CTL, CYREG_PRT0_CTL
.set Phase_L_B__DM0, CYREG_PRT0_DM0
.set Phase_L_B__DM1, CYREG_PRT0_DM1
.set Phase_L_B__DM2, CYREG_PRT0_DM2
.set Phase_L_B__DR, CYREG_PRT0_DR
.set Phase_L_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Phase_L_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Phase_L_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Phase_L_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Phase_L_B__MASK, 0x80
.set Phase_L_B__PORT, 0
.set Phase_L_B__PRT, CYREG_PRT0_PRT
.set Phase_L_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Phase_L_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Phase_L_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Phase_L_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Phase_L_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Phase_L_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Phase_L_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Phase_L_B__PS, CYREG_PRT0_PS
.set Phase_L_B__SHIFT, 7
.set Phase_L_B__SLW, CYREG_PRT0_SLW

/* Phase_R_A */
.set Phase_R_A__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Phase_R_A__0__MASK, 0x80
.set Phase_R_A__0__PC, CYREG_PRT3_PC7
.set Phase_R_A__0__PORT, 3
.set Phase_R_A__0__SHIFT, 7
.set Phase_R_A__AG, CYREG_PRT3_AG
.set Phase_R_A__AMUX, CYREG_PRT3_AMUX
.set Phase_R_A__BIE, CYREG_PRT3_BIE
.set Phase_R_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_R_A__BYP, CYREG_PRT3_BYP
.set Phase_R_A__CTL, CYREG_PRT3_CTL
.set Phase_R_A__DM0, CYREG_PRT3_DM0
.set Phase_R_A__DM1, CYREG_PRT3_DM1
.set Phase_R_A__DM2, CYREG_PRT3_DM2
.set Phase_R_A__DR, CYREG_PRT3_DR
.set Phase_R_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_R_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_R_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_R_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_R_A__MASK, 0x80
.set Phase_R_A__PORT, 3
.set Phase_R_A__PRT, CYREG_PRT3_PRT
.set Phase_R_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_R_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_R_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_R_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_R_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_R_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_R_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_R_A__PS, CYREG_PRT3_PS
.set Phase_R_A__SHIFT, 7
.set Phase_R_A__SLW, CYREG_PRT3_SLW

/* Phase_R_B */
.set Phase_R_B__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Phase_R_B__0__MASK, 0x40
.set Phase_R_B__0__PC, CYREG_PRT3_PC6
.set Phase_R_B__0__PORT, 3
.set Phase_R_B__0__SHIFT, 6
.set Phase_R_B__AG, CYREG_PRT3_AG
.set Phase_R_B__AMUX, CYREG_PRT3_AMUX
.set Phase_R_B__BIE, CYREG_PRT3_BIE
.set Phase_R_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_R_B__BYP, CYREG_PRT3_BYP
.set Phase_R_B__CTL, CYREG_PRT3_CTL
.set Phase_R_B__DM0, CYREG_PRT3_DM0
.set Phase_R_B__DM1, CYREG_PRT3_DM1
.set Phase_R_B__DM2, CYREG_PRT3_DM2
.set Phase_R_B__DR, CYREG_PRT3_DR
.set Phase_R_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_R_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_R_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_R_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_R_B__MASK, 0x40
.set Phase_R_B__PORT, 3
.set Phase_R_B__PRT, CYREG_PRT3_PRT
.set Phase_R_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_R_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_R_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_R_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_R_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_R_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_R_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_R_B__PS, CYREG_PRT3_PS
.set Phase_R_B__SHIFT, 6
.set Phase_R_B__SLW, CYREG_PRT3_SLW

/* QuadDec_L */
.set QuadDec_L_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_L_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_L_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_L_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_L_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_L_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_L_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_L_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_L_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_L_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_L_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB08_A0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB08_A1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB08_D0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB08_D1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB08_F0
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB08_F1
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB12_ST

/* QuadDec_R */
.set QuadDec_R_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_R_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_R_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_R_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_R_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_R_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_R_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_R_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_R_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_R_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_R_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Red_Pin */
.set Red_Pin__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Red_Pin__0__MASK, 0x01
.set Red_Pin__0__PC, CYREG_IO_PC_PRT15_PC0
.set Red_Pin__0__PORT, 15
.set Red_Pin__0__SHIFT, 0
.set Red_Pin__AG, CYREG_PRT15_AG
.set Red_Pin__AMUX, CYREG_PRT15_AMUX
.set Red_Pin__BIE, CYREG_PRT15_BIE
.set Red_Pin__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Red_Pin__BYP, CYREG_PRT15_BYP
.set Red_Pin__CTL, CYREG_PRT15_CTL
.set Red_Pin__DM0, CYREG_PRT15_DM0
.set Red_Pin__DM1, CYREG_PRT15_DM1
.set Red_Pin__DM2, CYREG_PRT15_DM2
.set Red_Pin__DR, CYREG_PRT15_DR
.set Red_Pin__INP_DIS, CYREG_PRT15_INP_DIS
.set Red_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Red_Pin__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Red_Pin__LCD_EN, CYREG_PRT15_LCD_EN
.set Red_Pin__MASK, 0x01
.set Red_Pin__PORT, 15
.set Red_Pin__PRT, CYREG_PRT15_PRT
.set Red_Pin__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Red_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Red_Pin__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Red_Pin__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Red_Pin__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Red_Pin__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Red_Pin__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Red_Pin__PS, CYREG_PRT15_PS
.set Red_Pin__SHIFT, 0
.set Red_Pin__SLW, CYREG_PRT15_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* TIA_SC */
.set TIA_SC__BST, CYREG_SC0_BST
.set TIA_SC__CLK, CYREG_SC0_CLK
.set TIA_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_SC__CMPINV_MASK, 0x01
.set TIA_SC__CPTR, CYREG_SC_CPTR
.set TIA_SC__CPTR_MASK, 0x01
.set TIA_SC__CR0, CYREG_SC0_CR0
.set TIA_SC__CR1, CYREG_SC0_CR1
.set TIA_SC__CR2, CYREG_SC0_CR2
.set TIA_SC__MSK, CYREG_SC_MSK
.set TIA_SC__MSK_MASK, 0x01
.set TIA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_SC__PM_ACT_MSK, 0x01
.set TIA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_SC__PM_STBY_MSK, 0x01
.set TIA_SC__SR, CYREG_SC_SR
.set TIA_SC__SR_MASK, 0x01
.set TIA_SC__SW0, CYREG_SC0_SW0
.set TIA_SC__SW10, CYREG_SC0_SW10
.set TIA_SC__SW2, CYREG_SC0_SW2
.set TIA_SC__SW3, CYREG_SC0_SW3
.set TIA_SC__SW4, CYREG_SC0_SW4
.set TIA_SC__SW6, CYREG_SC0_SW6
.set TIA_SC__SW7, CYREG_SC0_SW7
.set TIA_SC__SW8, CYREG_SC0_SW8
.set TIA_SC__WRK1, CYREG_SC_WRK1
.set TIA_SC__WRK1_MASK, 0x01

/* Trigger */
.set Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set Trigger_Sync_ctrl_reg__0__POS, 0
.set Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Trigger_Sync_ctrl_reg__MASK, 0x01
.set Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Trigger0__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Trigger0__0__MASK, 0x10
.set Trigger0__0__PC, CYREG_PRT0_PC4
.set Trigger0__0__PORT, 0
.set Trigger0__0__SHIFT, 4
.set Trigger0__AG, CYREG_PRT0_AG
.set Trigger0__AMUX, CYREG_PRT0_AMUX
.set Trigger0__BIE, CYREG_PRT0_BIE
.set Trigger0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trigger0__BYP, CYREG_PRT0_BYP
.set Trigger0__CTL, CYREG_PRT0_CTL
.set Trigger0__DM0, CYREG_PRT0_DM0
.set Trigger0__DM1, CYREG_PRT0_DM1
.set Trigger0__DM2, CYREG_PRT0_DM2
.set Trigger0__DR, CYREG_PRT0_DR
.set Trigger0__INP_DIS, CYREG_PRT0_INP_DIS
.set Trigger0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trigger0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trigger0__LCD_EN, CYREG_PRT0_LCD_EN
.set Trigger0__MASK, 0x10
.set Trigger0__PORT, 0
.set Trigger0__PRT, CYREG_PRT0_PRT
.set Trigger0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trigger0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trigger0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trigger0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trigger0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trigger0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trigger0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trigger0__PS, CYREG_PRT0_PS
.set Trigger0__SHIFT, 4
.set Trigger0__SLW, CYREG_PRT0_SLW
.set Trigger1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Trigger1__0__MASK, 0x01
.set Trigger1__0__PC, CYREG_PRT3_PC0
.set Trigger1__0__PORT, 3
.set Trigger1__0__SHIFT, 0
.set Trigger1__AG, CYREG_PRT3_AG
.set Trigger1__AMUX, CYREG_PRT3_AMUX
.set Trigger1__BIE, CYREG_PRT3_BIE
.set Trigger1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Trigger1__BYP, CYREG_PRT3_BYP
.set Trigger1__CTL, CYREG_PRT3_CTL
.set Trigger1__DM0, CYREG_PRT3_DM0
.set Trigger1__DM1, CYREG_PRT3_DM1
.set Trigger1__DM2, CYREG_PRT3_DM2
.set Trigger1__DR, CYREG_PRT3_DR
.set Trigger1__INP_DIS, CYREG_PRT3_INP_DIS
.set Trigger1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Trigger1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Trigger1__LCD_EN, CYREG_PRT3_LCD_EN
.set Trigger1__MASK, 0x01
.set Trigger1__PORT, 3
.set Trigger1__PRT, CYREG_PRT3_PRT
.set Trigger1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Trigger1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Trigger1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Trigger1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Trigger1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Trigger1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Trigger1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Trigger1__PS, CYREG_PRT3_PS
.set Trigger1__SHIFT, 0
.set Trigger1__SLW, CYREG_PRT3_SLW
.set Trigger2__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Trigger2__0__MASK, 0x10
.set Trigger2__0__PC, CYREG_PRT3_PC4
.set Trigger2__0__PORT, 3
.set Trigger2__0__SHIFT, 4
.set Trigger2__AG, CYREG_PRT3_AG
.set Trigger2__AMUX, CYREG_PRT3_AMUX
.set Trigger2__BIE, CYREG_PRT3_BIE
.set Trigger2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Trigger2__BYP, CYREG_PRT3_BYP
.set Trigger2__CTL, CYREG_PRT3_CTL
.set Trigger2__DM0, CYREG_PRT3_DM0
.set Trigger2__DM1, CYREG_PRT3_DM1
.set Trigger2__DM2, CYREG_PRT3_DM2
.set Trigger2__DR, CYREG_PRT3_DR
.set Trigger2__INP_DIS, CYREG_PRT3_INP_DIS
.set Trigger2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Trigger2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Trigger2__LCD_EN, CYREG_PRT3_LCD_EN
.set Trigger2__MASK, 0x10
.set Trigger2__PORT, 3
.set Trigger2__PRT, CYREG_PRT3_PRT
.set Trigger2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Trigger2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Trigger2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Trigger2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Trigger2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Trigger2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Trigger2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Trigger2__PS, CYREG_PRT3_PS
.set Trigger2__SHIFT, 4
.set Trigger2__SLW, CYREG_PRT3_SLW
.set Trigger3__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Trigger3__0__MASK, 0x04
.set Trigger3__0__PC, CYREG_PRT12_PC2
.set Trigger3__0__PORT, 12
.set Trigger3__0__SHIFT, 2
.set Trigger3__AG, CYREG_PRT12_AG
.set Trigger3__BIE, CYREG_PRT12_BIE
.set Trigger3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Trigger3__BYP, CYREG_PRT12_BYP
.set Trigger3__DM0, CYREG_PRT12_DM0
.set Trigger3__DM1, CYREG_PRT12_DM1
.set Trigger3__DM2, CYREG_PRT12_DM2
.set Trigger3__DR, CYREG_PRT12_DR
.set Trigger3__INP_DIS, CYREG_PRT12_INP_DIS
.set Trigger3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Trigger3__MASK, 0x04
.set Trigger3__PORT, 12
.set Trigger3__PRT, CYREG_PRT12_PRT
.set Trigger3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Trigger3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Trigger3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Trigger3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Trigger3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Trigger3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Trigger3__PS, CYREG_PRT12_PS
.set Trigger3__SHIFT, 2
.set Trigger3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Trigger3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Trigger3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Trigger3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Trigger3__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* UClock */
.set UClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UClock__CFG2_SRC_SEL_MASK, 0x07
.set UClock__INDEX, 0x02
.set UClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UClock__PM_ACT_MSK, 0x04
.set UClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UClock__PM_STBY_MSK, 0x04

/* USelect */
.set USelect_Sync_ctrl_reg__0__MASK, 0x01
.set USelect_Sync_ctrl_reg__0__POS, 0
.set USelect_Sync_ctrl_reg__1__MASK, 0x02
.set USelect_Sync_ctrl_reg__1__POS, 1
.set USelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set USelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set USelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set USelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set USelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set USelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set USelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set USelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set USelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set USelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set USelect_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set USelect_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set USelect_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set USelect_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set USelect_Sync_ctrl_reg__MASK, 0x03
.set USelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set USelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set USelect_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* UTimer */
.set UTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set UTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set UTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set UTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set UTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set UTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set UTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set UTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set UTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set UTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set UTimer_TimerHW__PM_ACT_MSK, 0x01
.set UTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set UTimer_TimerHW__PM_STBY_MSK, 0x01
.set UTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set UTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set UTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set autoVrefComparator_0__CLK, CYREG_CMP2_CLK
.set autoVrefComparator_0__CMP_MASK, 0x04
.set autoVrefComparator_0__CMP_NUMBER, 2
.set autoVrefComparator_0__CR, CYREG_CMP2_CR
.set autoVrefComparator_0__LUT__CR, CYREG_LUT2_CR
.set autoVrefComparator_0__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator_0__LUT__MSK_MASK, 0x04
.set autoVrefComparator_0__LUT__MSK_SHIFT, 2
.set autoVrefComparator_0__LUT__MX, CYREG_LUT2_MX
.set autoVrefComparator_0__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator_0__LUT__SR_MASK, 0x04
.set autoVrefComparator_0__LUT__SR_SHIFT, 2
.set autoVrefComparator_0__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator_0__PM_ACT_MSK, 0x04
.set autoVrefComparator_0__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator_0__PM_STBY_MSK, 0x04
.set autoVrefComparator_0__SW0, CYREG_CMP2_SW0
.set autoVrefComparator_0__SW2, CYREG_CMP2_SW2
.set autoVrefComparator_0__SW3, CYREG_CMP2_SW3
.set autoVrefComparator_0__SW4, CYREG_CMP2_SW4
.set autoVrefComparator_0__SW6, CYREG_CMP2_SW6
.set autoVrefComparator_0__TR0, CYREG_CMP2_TR0
.set autoVrefComparator_0__TR1, CYREG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set autoVrefComparator_0__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set autoVrefComparator_0__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set autoVrefComparator_0__WRK, CYREG_CMP_WRK
.set autoVrefComparator_0__WRK_MASK, 0x04
.set autoVrefComparator_0__WRK_SHIFT, 2
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
