
---------- Begin Simulation Statistics ----------
final_tick                               1763675006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160349                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605676                       # Number of bytes of host memory used
host_op_rate                                   269158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12784.63                       # Real time elapsed on the host
host_tick_rate                               41672692                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3441082279                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.532770                       # Number of seconds simulated
sim_ticks                                532770156000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5029412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10058807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        10539                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1270864                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1257639                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1257924                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          285                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1271051                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         6288839                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       38415509                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        10539                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          1250333                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    115009855                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1366087                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1584747969                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1065349773                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.487538                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.740074                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    748680015     70.28%     70.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     55060760      5.17%     75.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31197986      2.93%     78.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28267887      2.65%     81.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26772767      2.51%     83.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24388515      2.29%     85.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     18428823      1.73%     87.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     17543165      1.65%     89.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    115009855     10.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1065349773                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1452333629                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       610441527                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           430941180                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         5246      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    341737212     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          301      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    179881217     11.35%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     19397194      1.22%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    287018074     18.11%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       605293      0.04%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    211344662     13.34%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56009894      3.53%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10716443      0.68%     69.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    374931286     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103101147      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1584747969                       # Class of committed instruction
system.switch_cpus_1.commit.refs            544758770                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1584747969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.065540                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.065540                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    750897583                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1586412815                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       84970958                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       203729598                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        30019                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     25912104                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431376741                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               58867                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113974981                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38048                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1271051                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101544368                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           963954889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1001631228                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         60038                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001193                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    101555404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1257639                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.940022                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1065540312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.489549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.951195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      818925727     76.86%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20245036      1.90%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14287327      1.34%     80.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7843288      0.74%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8384063      0.79%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14003236      1.31%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13469873      1.26%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16600348      1.56%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      151781414     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1065540312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2191736683                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1349855364                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts        10631                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        1259898                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.514707                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          573494446                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113974981                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      86767323                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431421259                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    114031626                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1586096248                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    459519465                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        56575                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1613981362                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1808343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    170674521                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        30019                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    174247620                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4222599                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27142055                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13496                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       480066                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       214028                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13496                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1766333208                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1585755742                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628928                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1110896565                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.488218                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1585788479                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1199667204                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     120693290                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.938491                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.938491                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         5297      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    341903302     21.18%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          360      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    180036513     11.15%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     19418967      1.20%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    287108549     17.79%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       605293      0.04%     51.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    211427137     13.10%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63451678      3.93%     68.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10721687      0.66%     69.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    396097300     24.54%     93.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    103261860      6.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1614037943                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1487437062                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2961511281                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1453084052                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1454407407                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          18396530                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011398                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           788      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       152971      0.83%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       490381      2.67%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       255109      1.39%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4484016     24.37%     29.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       545038      2.96%     32.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12284007     66.77%     99.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       184220      1.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    144992114                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1350511235                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    132671690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133050459                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1586096248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1614037943                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1348158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9794                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1003108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1065540312                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.514760                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.340846                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    653899934     61.37%     61.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     69913884      6.56%     67.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     69024016      6.48%     74.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50909466      4.78%     79.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     57193712      5.37%     84.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     50921928      4.78%     89.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53857908      5.05%     94.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     31740019      2.98%     97.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     28079445      2.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1065540312                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.514760                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         101544368                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9741784                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4116146                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431421259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    114031626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     600867031                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1065540312                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     276297063                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1508028936                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32101531                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       96695019                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    216702039                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        81267                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3915290917                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1586253756                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509353755                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       216857366                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    230435335                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        30019                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    475660796                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1324692                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2192251824                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1143804723                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       161730521                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2536359620                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3172418889                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14258902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28482109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            810                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13337411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       149678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     26674523                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         149678                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3560345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1475055                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3554357                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1469050                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1469050                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3560345                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     15088202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     15088202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15088202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    416284800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    416284800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               416284800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5029395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5029395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5029395                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16942713000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27516344500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1763675006000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12058675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3669660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12172647                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35695                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2164532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2164532                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12058675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42740990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42741011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1051100032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1051100928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1619107                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94043008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15878009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007142                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15877199     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    810      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15878009                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16441299500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21352647500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       886095                       # number of demand (read+write) hits
system.l2.demand_hits::total                   886095                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       886095                       # number of overall hits
system.l2.overall_hits::total                  886095                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13337105                       # number of demand (read+write) misses
system.l2.demand_misses::total               13337112                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13337105                       # number of overall misses
system.l2.overall_misses::total              13337112                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 822145385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     822146257000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       871500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 822145385500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    822146257000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     14223200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14223207                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     14223200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14223207                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.937701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.937701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 61643.466517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61643.499507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 61643.466517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61643.499507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1469422                       # number of writebacks
system.l2.writebacks::total                   1469422                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13337105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13337112                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13337105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13337112                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 688774335500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 688775137000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 688774335500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 688775137000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.937701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.937701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst       114500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 51643.466517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51643.499507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst       114500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 51643.466517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51643.499507                       # average overall mshr miss latency
system.l2.replacements                        1469429                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2200238                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2200238                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2200238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2200238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11867678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11867678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        35390                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35390                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                305                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        35695                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35695                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5037000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5037000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16514.754098                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16514.754098                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       695425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                695425                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1469107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1469107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 156616069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  156616069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2164532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2164532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.678718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 106606.305055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106606.305055                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1469107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1469107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 141924999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141924999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.678718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 96606.305055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96606.305055                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       190670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             190670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     11867998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11868005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       871500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 665529316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 665530188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     12058668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12058675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       124500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 56077.639759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56077.680116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     11867998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11868005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 546849336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 546850138000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst       114500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 46077.639759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46077.680116                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.638911                       # Cycle average of tags in use
system.l2.tags.total_refs                     3281568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2204321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.488698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.638911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230057117                       # Number of tag accesses
system.l2.tags.data_accesses                230057117                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      8307717                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8307717                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      8307717                       # number of overall hits
system.l3.overall_hits::total                 8307717                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      5029388                       # number of demand (read+write) misses
system.l3.demand_misses::total                5029395                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      5029388                       # number of overall misses
system.l3.overall_misses::total               5029395                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       759500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 503648492500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     503649252000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       759500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 503648492500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    503649252000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13337105                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13337112                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13337105                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13337112                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.377097                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.377098                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.377097                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.377098                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst       108500                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 100141.109117                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100141.120751                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst       108500                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 100141.109117                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100141.120751                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1475055                       # number of writebacks
system.l3.writebacks::total                   1475055                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      5029388                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           5029395                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      5029388                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          5029395                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       689500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 453354612500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 453355302000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       689500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 453354612500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 453355302000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.377097                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.377098                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.377097                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.377098                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        98500                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90141.109117                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 90141.120751                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        98500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90141.109117                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 90141.120751                       # average overall mshr miss latency
system.l3.replacements                        5179083                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1469422                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1469422                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1469422                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1469422                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data          305                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  305                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              305                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data           57                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1469050                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1469050                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 133108443500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  133108443500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1469107                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1469107                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999961                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999961                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90608.518090                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 90608.518090                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1469050                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1469050                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 118417943500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 118417943500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999961                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999961                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80608.518090                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80608.518090                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8307660                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8307660                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      3560338                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          3560345                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       759500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 370540049000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 370540808500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     11867998                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       11868005                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.299995                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.299995                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       108500                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 104074.402206                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 104074.410907                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3560338                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      3560345                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       689500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 334936669000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 334937358500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.299995                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.299995                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        98500                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 94074.402206                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 94074.410907                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    26841872                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5211851                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.150161                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     763.417032                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   140.549476                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.042743                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31862.990749                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.023298                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004289                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.972381                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7294                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24634                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 431971451                       # Number of tag accesses
system.l3.tags.data_accesses                431971451                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          11868005                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2944477                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        15571712                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             305                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            305                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1469107                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1469107                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      11868005                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40011940                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    947618176                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5179083                       # Total snoops (count)
system.tol3bus.snoopTraffic                  94403520                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         18516500                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.008083                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.089544                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               18366822     99.19%     99.19% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 149678      0.81%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           18516500                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14806683500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20005820500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    321880832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          321881280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94403520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94403520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      5029388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5029395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1475055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1475055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    604164532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604165373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177193709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177193709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177193709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    604164532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            781359082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1475055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   5029076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000344776250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10707677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1388789                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5029395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1475055                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5029395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1475055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            308006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            305706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            312546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            313458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            311603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            319813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            318368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            310525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            310983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            310520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           310449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           319547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           325631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           322253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           318702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           310973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             90878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            94143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91251                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 151714171750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25145415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            246009478000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30167.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48917.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1460680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1014504                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5029395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1475055                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2720138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1561449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  570483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  177012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  86938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  93745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4028920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.318606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.390361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    93.078782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2903632     72.07%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       779171     19.34%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       226817      5.63%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53562      1.33%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33869      0.84%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24957      0.62%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3005      0.07%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1594      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2313      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4028920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.590737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.440332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.921843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         84096     94.63%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4254      4.79%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          324      0.36%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          110      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           23      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           14      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.098555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            66683     75.04%     75.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              334      0.38%     75.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15179     17.08%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4483      5.04%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1989      2.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              161      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              321861312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94402112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               321881280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94403520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       604.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  532786770500                       # Total gap between requests
system.mem_ctrls.avgGap                      81911.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    321860864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94402112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 840.887941928939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 604127052.492031812668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177191066.235324203968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      5029388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1475055                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       399000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 246009079000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12970039640250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     57000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     48914.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8792919.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14438265240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7674097200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18057474120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3871506960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42056127360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233246795850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8165385600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       327509652330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.729727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17756715000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17790240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 497223201000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14328309240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7615654200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17850178500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3828165300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42056127360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     233277036630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8139919680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       327095390910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.952165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17700993750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17790240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 497278922250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380405982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101544356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1565604170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380405982                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101544356                       # number of overall hits
system.cpu.icache.overall_hits::total      1565604170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total         24346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380430316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101544368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1565628516                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380430316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101544368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1565628516                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 117041.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    57.689148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 117041.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    57.689148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       883000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       883000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       883000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       883000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 126142.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 126142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 126142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 126142.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380405982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101544356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1565604170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380430316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101544368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1565628516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 117041.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    57.689148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       883000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       883000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 126142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 126142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1565628511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64320.632308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.876228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.110089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6262538405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6262538405                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391675919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    500884951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918977655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391675919                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416785                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    500884951                       # number of overall hits
system.cpu.dcache.overall_hits::total       918977655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22266301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       786851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     17163007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40216159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22266301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       786851                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     17163007                       # number of overall misses
system.cpu.dcache.overall_misses::total      40216159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42070740500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 944808659732                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 986879400232                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42070740500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 944808659732                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 986879400232                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413942220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    518047958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959193814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413942220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    518047958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959193814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.033130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.033130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53467.226324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 55049.133274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24539.374838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53467.226324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 55049.133274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24539.374838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    212608605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4419795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.103725                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17725278                       # number of writebacks
system.cpu.dcache.writebacks::total          17725278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2904114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2904114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2904114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2904114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       786851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     14258893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15045744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       786851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     14258893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15045744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41283889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 858370560232                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 899654449732                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41283889500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 858370560232                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 899654449732                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52467.226324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 60198.962166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59794.613662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52467.226324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 60198.962166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59794.613662                       # average overall mshr miss latency
system.cpu.dcache.replacements               37265716                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284824486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20899030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    389267592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       694991108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6897606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14962780                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22490833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33491591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 770408837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 803900429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291722092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    404230372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    717481941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.037015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53123.563916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 51488.348923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35743.470640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2904111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2904111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     12058669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12689116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32861144500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 686171081500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 719032226000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52123.563916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 56902.721312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56665.273294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106851433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    111617359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223986547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2200227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17725326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8579149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 174399822232                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 182978971232                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122220128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    113817586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241711873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.019331                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54852.490985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 79264.467817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10323.024312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2200224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2356628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8422745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 172199478732                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180622223732                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53852.490985                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 78264.521581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76644.351052                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           956301020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37266228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.661331                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   313.480957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.884583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   154.628280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.612267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.302008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3874041484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3874041484                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1763675006000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753465000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 684921541000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
