read -sv run_verilog_mid/adder_32b_7_80_1667a7a9693766c263686b2e7d56ba69.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_80_1667a7a9693766c263686b2e7d56ba69_yosys.v
