

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun May  8 20:47:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4709448|  4709448|  47.094 ms|  47.094 ms|  4709449|  4709449|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_matchedFilter_fu_467  |matchedFilter  |  3820798|  3820798|  38.208 ms|  38.208 ms|  3820798|  3820798|     none|
        |grp_fft_fu_479            |fft            |   320521|   320521|   3.205 ms|   3.205 ms|   320521|   320521|     none|
        |grp_matmul_fu_491         |matmul         |   488288|   488288|   4.883 ms|   4.883 ms|   488288|   488288|     none|
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1                     |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_10_2                    |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2    |    12521|    12521|         3|          1|          1|  12520|       yes|
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |    12211|    12211|         6|          1|          1|  12207|       yes|
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_17_1                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_21_2                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    532|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    2|    3613|   2566|    -|
|Memory           |      192|    -|       9|      6|    -|
|Multiplexer      |        -|    -|       -|    958|    -|
|Register         |        -|    -|     544|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      200|    2|    4166|   4126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       71|   ~0|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |grp_fft_fu_479            |fft                 |        4|   1|  792|  674|    0|
    |grp_matchedFilter_fu_467  |matchedFilter       |        2|   0|  797|  801|    0|
    |grp_matmul_fu_491         |matmul              |        2|   1|  704|  691|    0|
    |mul_10s_32s_40_2_1_U33    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U34    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U35    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U36    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U39    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U40    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_9s_32s_40_2_1_U37     |mul_9s_32s_40_2_1   |        0|   0|  165|   50|    0|
    |mul_9s_32s_40_2_1_U38     |mul_9s_32s_40_2_1   |        0|   0|  165|   50|    0|
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                     |                    |        8|   2| 3613| 2566|    0|
    +--------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |          Memory          |         Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |hamming_coeff_M_real_V_U  |hamming_coeff_M_real_V  |        0|  9|   6|    0|     39|    9|     1|          351|
    |real_V_U                  |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |imag_V_U                  |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_A_M_real_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_A_M_imag_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_B_M_real_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_B_M_imag_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                     |                        |      192|  9|   6|    0|  75159|  201|     7|      2404191|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_644_p2      |         +|   0|  0|  17|          14|           1|
    |add_ln108_fu_656_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln109_fu_684_p2        |         +|   0|  0|  14|           6|           1|
    |add_ln10_fu_518_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln110_1_fu_721_p2      |         +|   0|  0|  14|          14|          14|
    |add_ln110_fu_708_p2        |         +|   0|  0|  14|          14|          14|
    |add_ln17_fu_870_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln21_fu_887_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln37_1_fu_535_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln37_fu_547_p2         |         +|   0|  0|  14|           9|           1|
    |add_ln38_fu_575_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln39_1_fu_617_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln39_fu_627_p2         |         +|   0|  0|  17|          14|          14|
    |add_ln40_1_fu_608_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln40_fu_599_p2         |         +|   0|  0|  14|          14|          14|
    |add_ln59_1_fu_774_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln59_fu_786_p2         |         +|   0|  0|  14|           9|           1|
    |add_ln60_fu_814_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln61_fu_859_p2         |         +|   0|  0|  17|          14|          14|
    |add_ln62_1_fu_847_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln62_fu_838_p2         |         +|   0|  0|  14|          14|          14|
    |add_ln6_fu_501_p2          |         +|   0|  0|  17|          14|           1|
    |ap_block_state2            |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state4            |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_650_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln109_fu_662_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln10_fu_524_p2        |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln17_fu_876_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln21_fu_893_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln37_fu_541_p2        |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln38_fu_553_p2        |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln59_fu_780_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln60_fu_792_p2        |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln6_fu_507_p2         |      icmp|   0|  0|  12|          14|          13|
    |ap_block_pp5_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_676_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln108_fu_668_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln37_1_fu_567_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln37_fu_559_p3      |    select|   0|  0|   6|           1|           1|
    |select_ln59_1_fu_806_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln59_fu_798_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 532|         414|         306|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  100|         20|    1|         20|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter5       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_361_p4  |    9|          2|    9|         18|
    |ap_phi_mux_i_3_phi_fu_394_p4  |    9|          2|    9|         18|
    |ap_phi_mux_i_4_phi_fu_427_p4  |    9|          2|    9|         18|
    |data_IN_TDATA_blk_n           |    9|          2|    1|          2|
    |data_OUT_TDATA_blk_n          |    9|          2|    1|          2|
    |data_OUT_TDATA_int_regslice   |   14|          3|   32|         96|
    |grp_fu_1130_ce                |   14|          3|    1|          3|
    |grp_fu_1130_p0                |    9|          2|   10|         20|
    |grp_fu_1130_p1                |    9|          2|   32|         64|
    |grp_fu_1134_ce                |   14|          3|    1|          3|
    |grp_fu_1134_p0                |    9|          2|   10|         20|
    |grp_fu_1134_p1                |    9|          2|   32|         64|
    |grp_fu_1138_ce                |    9|          2|    1|          2|
    |grp_fu_1142_ce                |    9|          2|    1|          2|
    |grp_fu_1146_ce                |    9|          2|    1|          2|
    |grp_fu_1150_ce                |    9|          2|    1|          2|
    |grp_fu_739_ce                 |    9|          2|    1|          2|
    |grp_fu_739_p0                 |    9|          2|   10|         20|
    |grp_fu_739_p1                 |    9|          2|   32|         64|
    |grp_fu_748_ce                 |    9|          2|    1|          2|
    |grp_fu_748_p0                 |    9|          2|   10|         20|
    |grp_fu_748_p1                 |    9|          2|   32|         64|
    |i_1_reg_335                   |    9|          2|   14|         28|
    |i_2_reg_357                   |    9|          2|    9|         18|
    |i_3_reg_390                   |    9|          2|    9|         18|
    |i_4_reg_423                   |    9|          2|    9|         18|
    |i_5_reg_445                   |    9|          2|   14|         28|
    |i_6_reg_456                   |    9|          2|   14|         28|
    |i_reg_324                     |    9|          2|   14|         28|
    |imag_V_address0               |   25|          5|   14|         70|
    |imag_V_d0                     |   14|          3|   32|         96|
    |indvar_flatten15_reg_412      |    9|          2|   14|         28|
    |indvar_flatten7_reg_379       |    9|          2|   14|         28|
    |indvar_flatten_reg_346        |    9|          2|   14|         28|
    |j_1_reg_401                   |    9|          2|    6|         12|
    |j_2_reg_434                   |    9|          2|    6|         12|
    |j_reg_368                     |    9|          2|    6|         12|
    |mat_A_M_imag_V_address0       |   37|          7|   14|         98|
    |mat_A_M_imag_V_ce0            |   25|          5|    1|          5|
    |mat_A_M_imag_V_d0             |   20|          4|   32|        128|
    |mat_A_M_imag_V_we0            |   20|          4|    1|          4|
    |mat_A_M_real_V_address0       |   37|          7|   14|         98|
    |mat_A_M_real_V_ce0            |   25|          5|    1|          5|
    |mat_A_M_real_V_d0             |   20|          4|   32|        128|
    |mat_A_M_real_V_we0            |   20|          4|    1|          4|
    |mat_B_M_imag_V_address0       |   25|          5|   14|         70|
    |mat_B_M_imag_V_ce0            |   25|          5|    1|          5|
    |mat_B_M_imag_V_d0             |   14|          3|   32|         96|
    |mat_B_M_imag_V_we0            |   14|          3|    1|          3|
    |mat_B_M_real_V_address0       |   25|          5|   14|         70|
    |mat_B_M_real_V_ce0            |   25|          5|    1|          5|
    |mat_B_M_real_V_d0             |   14|          3|   32|         96|
    |mat_B_M_real_V_we0            |   14|          3|    1|          3|
    |real_V_address0               |   25|          5|   14|         70|
    |real_V_d0                     |   14|          3|   32|         96|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  958|        201|  675|       1984|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln40_1_reg_947                     |  14|   0|   14|          0|
    |add_ln61_reg_1087                      |  14|   0|   14|          0|
    |ap_CS_fsm                              |  19|   0|   19|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |grp_fft_fu_479_ap_start_reg            |   1|   0|    1|          0|
    |grp_matchedFilter_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_fu_491_ap_start_reg         |   1|   0|    1|          0|
    |hamming_coeff_M_real_V_load_reg_1020   |   9|   0|    9|          0|
    |i_1_reg_335                            |  14|   0|   14|          0|
    |i_2_reg_357                            |   9|   0|    9|          0|
    |i_3_reg_390                            |   9|   0|    9|          0|
    |i_4_reg_423                            |   9|   0|    9|          0|
    |i_5_reg_445                            |  14|   0|   14|          0|
    |i_6_reg_456                            |  14|   0|   14|          0|
    |i_reg_324                              |  14|   0|   14|          0|
    |icmp_ln108_reg_967                     |   1|   0|    1|          0|
    |icmp_ln17_reg_1097                     |   1|   0|    1|          0|
    |icmp_ln17_reg_1097_pp5_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln21_reg_1116                     |   1|   0|    1|          0|
    |icmp_ln21_reg_1116_pp6_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln37_reg_925                      |   1|   0|    1|          0|
    |icmp_ln37_reg_925_pp2_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln59_reg_1056                     |   1|   0|    1|          0|
    |icmp_ln59_reg_1056_pp4_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten15_reg_412               |  14|   0|   14|          0|
    |indvar_flatten7_reg_379                |  14|   0|   14|          0|
    |indvar_flatten_reg_346                 |  14|   0|   14|          0|
    |j_1_reg_401                            |   6|   0|    6|          0|
    |j_2_reg_434                            |   6|   0|    6|          0|
    |j_reg_368                              |   6|   0|    6|          0|
    |p_r_M_imag_V_2_reg_1015                |  32|   0|   32|          0|
    |p_r_M_imag_V_reg_1046                  |  32|   0|   32|          0|
    |p_r_M_real_V_1_reg_1010                |  32|   0|   32|          0|
    |p_r_V_2_reg_1041                       |  32|   0|   32|          0|
    |select_ln108_1_reg_977                 |   9|   0|    9|          0|
    |select_ln108_reg_971                   |   6|   0|    6|          0|
    |select_ln37_1_reg_935                  |   9|   0|    9|          0|
    |select_ln37_reg_929                    |   6|   0|    6|          0|
    |select_ln59_1_reg_1065                 |   9|   0|    9|          0|
    |select_ln59_reg_1060                   |   6|   0|    6|          0|
    |zext_ln110_2_reg_989                   |  14|   0|   64|         50|
    |icmp_ln108_reg_967                     |  64|  32|    1|          0|
    |zext_ln110_2_reg_989                   |  64|  32|   64|         50|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 544|  64|  531|        100|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|           top|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|           top|  return value|
|data_IN_TDATA    |   in|   32|          axis|       data_IN|       pointer|
|data_IN_TVALID   |   in|    1|          axis|       data_IN|       pointer|
|data_IN_TREADY   |  out|    1|          axis|       data_IN|       pointer|
|data_OUT_TDATA   |  out|   32|          axis|      data_OUT|       pointer|
|data_OUT_TVALID  |  out|    1|          axis|      data_OUT|       pointer|
|data_OUT_TREADY  |   in|    1|          axis|      data_OUT|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

