<profile>

<section name = "Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1'" level="0">
<item name = "Date">Wed Mar 26 22:46:56 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">project_StreamingDataflowPartition_0_IODMA_hls_0</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 8.978 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind flp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_526_1">?, ?, 2, 1, 1, ?, yes(flp)</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 233, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 109, -</column>
<column name="Register">-, -, 127, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="o_4_fu_124_p2">+, 0, 0, 39, 32, 1</column>
<column name="t_1_fu_112_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_condition_67">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln526_fu_106_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln529_fu_118_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln540_fu_130_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="o_5_fu_136_p3">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">14, 3, 2, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_ei_1_phi_fu_78_p4">14, 3, 64, 192</column>
<column name="ap_sig_allocacmp_o_3">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_t_2">9, 2, 32, 64</column>
<column name="dma2dwc_blk_n">9, 2, 1, 2</column>
<column name="ei_fu_44">9, 2, 56, 112</column>
<column name="o_fu_48">9, 2, 32, 64</column>
<column name="out_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="t_fu_52">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ei_fu_44">56, 0, 56, 0</column>
<column name="icmp_ln526_reg_203">1, 0, 1, 0</column>
<column name="icmp_ln529_reg_207">1, 0, 1, 0</column>
<column name="o_fu_48">32, 0, 32, 0</column>
<column name="t_fu_52">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;64u, 8u, 98u&gt;_Pipeline_VITIS_LOOP_526_1, return value</column>
<column name="dma2dwc_dout">in, 64, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_empty_n">in, 1, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_read">out, 1, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_num_data_valid">in, 3, ap_fifo, dma2dwc, pointer</column>
<column name="dma2dwc_fifo_cap">in, 3, ap_fifo, dma2dwc, pointer</column>
<column name="out_V_TREADY">in, 1, axis, out_V, pointer</column>
<column name="out_V_TDATA">out, 8, axis, out_V, pointer</column>
<column name="out_V_TVALID">out, 1, axis, out_V, pointer</column>
<column name="totalIters">in, 32, ap_none, totalIters, scalar</column>
</table>
</item>
</section>
</profile>
