
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401338 <.init>:
  401338:	stp	x29, x30, [sp, #-16]!
  40133c:	mov	x29, sp
  401340:	bl	401ee0 <ferror@plt+0x7d0>
  401344:	ldp	x29, x30, [sp], #16
  401348:	ret

Disassembly of section .plt:

0000000000401350 <memcpy@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x138f0>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <memcpy@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <_exit@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <strtoul@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <fputs@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <mbstowcs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <dup@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strtod@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <readlink@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <__cxa_atexit@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <fputc@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <asprintf@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <snprintf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <localeconv@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <fileno@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <wcswidth@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <__strtol_internal@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <fgetc@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <__strtoul_internal@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <calloc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strdup@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <close@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <strrchr@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <__gmon_start__@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <getpwuid@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <warn@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <strtol@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <vasprintf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <strndup@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strspn@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strchr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <fwrite@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <__lxstat@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <warnx@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <errx@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <strcspn@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <getgrgid@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016e4:	ldr	x17, [x16, #440]
  4016e8:	add	x16, x16, #0x1b8
  4016ec:	br	x17

00000000004016f0 <err@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016f4:	ldr	x17, [x16, #448]
  4016f8:	add	x16, x16, #0x1c0
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401704:	ldr	x17, [x16, #456]
  401708:	add	x16, x16, #0x1c8
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401714:	ldr	x17, [x16, #464]
  401718:	add	x16, x16, #0x1d0
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <.text>:
  401720:	stp	x29, x30, [sp, #-272]!
  401724:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401728:	add	x2, x2, #0x4a8
  40172c:	mov	x29, sp
  401730:	stp	x19, x20, [sp, #16]
  401734:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401738:	add	x20, x20, #0x490
  40173c:	stp	x21, x22, [sp, #32]
  401740:	adrp	x21, 404000 <ferror@plt+0x28f0>
  401744:	add	x21, x21, #0x868
  401748:	stp	x23, x24, [sp, #48]
  40174c:	mov	w23, w0
  401750:	mov	x24, x1
  401754:	mov	w0, #0x6                   	// #6
  401758:	mov	x1, x2
  40175c:	stp	x27, x28, [sp, #80]
  401760:	adrp	x19, 416000 <ferror@plt+0x148f0>
  401764:	mov	w22, #0x34                  	// #52
  401768:	str	x2, [sp, #112]
  40176c:	bl	401700 <setlocale@plt>
  401770:	mov	x0, x20
  401774:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401778:	add	x1, x1, #0x478
  40177c:	bl	4014b0 <bindtextdomain@plt>
  401780:	mov	x0, x20
  401784:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401788:	add	x20, x20, #0x748
  40178c:	bl	401560 <textdomain@plt>
  401790:	adrp	x0, 402000 <ferror@plt+0x8f0>
  401794:	add	x0, x0, #0x500
  401798:	bl	4043b0 <ferror@plt+0x2ca0>
  40179c:	nop
  4017a0:	mov	x3, x21
  4017a4:	mov	x2, x20
  4017a8:	mov	x1, x24
  4017ac:	mov	w0, w23
  4017b0:	mov	x4, #0x0                   	// #0
  4017b4:	bl	401570 <getopt_long@plt>
  4017b8:	cmn	w0, #0x1
  4017bc:	b.eq	401808 <ferror@plt+0xf8>  // b.none
  4017c0:	cmp	w0, #0x6e
  4017c4:	b.eq	401b64 <ferror@plt+0x454>  // b.none
  4017c8:	b.gt	40199c <ferror@plt+0x28c>
  4017cc:	cmp	w0, #0x6c
  4017d0:	b.eq	401b74 <ferror@plt+0x464>  // b.none
  4017d4:	cmp	w0, #0x6d
  4017d8:	b.ne	4019bc <ferror@plt+0x2ac>  // b.any
  4017dc:	ldr	w0, [x19, #536]
  4017e0:	mov	x3, x21
  4017e4:	mov	x2, x20
  4017e8:	mov	x1, x24
  4017ec:	orr	w0, w0, #0x4
  4017f0:	mov	x4, #0x0                   	// #0
  4017f4:	str	w0, [x19, #536]
  4017f8:	mov	w0, w23
  4017fc:	bl	401570 <getopt_long@plt>
  401800:	cmn	w0, #0x1
  401804:	b.ne	4017c0 <ferror@plt+0xb0>  // b.any
  401808:	adrp	x28, 416000 <ferror@plt+0x148f0>
  40180c:	ldr	w0, [x28, #504]
  401810:	cmp	w0, w23
  401814:	b.eq	401e5c <ferror@plt+0x74c>  // b.none
  401818:	adrp	x21, 416000 <ferror@plt+0x148f0>
  40181c:	add	x21, x21, #0x218
  401820:	bl	4041e8 <ferror@plt+0x2ad8>
  401824:	str	x0, [x21, #8]
  401828:	cbz	x0, 401e3c <ferror@plt+0x72c>
  40182c:	bl	4041e8 <ferror@plt+0x2ad8>
  401830:	str	x0, [x21, #16]
  401834:	cbz	x0, 401e1c <ferror@plt+0x70c>
  401838:	ldr	w0, [x28, #504]
  40183c:	cmp	w23, w0
  401840:	b.le	401dd8 <ferror@plt+0x6c8>
  401844:	adrp	x22, 404000 <ferror@plt+0x28f0>
  401848:	add	x22, x22, #0x7d0
  40184c:	add	x1, x28, #0x1f8
  401850:	stp	x25, x26, [sp, #64]
  401854:	str	x1, [sp, #104]
  401858:	str	wzr, [sp, #120]
  40185c:	nop
  401860:	ldr	x27, [x24, w0, sxtw #3]
  401864:	add	x2, sp, #0x90
  401868:	mov	w0, #0x0                   	// #0
  40186c:	mov	x1, x27
  401870:	bl	4016c0 <__xstat@plt>
  401874:	cmp	w0, #0x0
  401878:	ldr	w0, [sp, #120]
  40187c:	mov	x1, x27
  401880:	mov	x3, #0x0                   	// #0
  401884:	csinc	w0, w0, wzr, eq  // eq = none
  401888:	mov	w2, #0x0                   	// #0
  40188c:	str	w0, [sp, #120]
  401890:	mov	x0, #0x0                   	// #0
  401894:	bl	402388 <ferror@plt+0xc78>
  401898:	str	x0, [sp, #96]
  40189c:	cbz	x0, 401954 <ferror@plt+0x244>
  4018a0:	ldr	w0, [x21]
  4018a4:	and	w26, w0, #0x2
  4018a8:	tbz	w0, #1, 401c9c <ferror@plt+0x58c>
  4018ac:	str	wzr, [sp, #124]
  4018b0:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4018b4:	adrp	x26, 404000 <ferror@plt+0x28f0>
  4018b8:	mov	x1, x27
  4018bc:	add	x0, x0, #0x818
  4018c0:	add	x26, x26, #0x400
  4018c4:	ldr	x28, [sp, #96]
  4018c8:	bl	401690 <printf@plt>
  4018cc:	nop
  4018d0:	ldr	w19, [x28, #168]
  4018d4:	cbnz	w19, 401d10 <ferror@plt+0x600>
  4018d8:	ldr	w0, [x28, #16]
  4018dc:	add	x1, sp, #0x80
  4018e0:	bl	403380 <ferror@plt+0x1c70>
  4018e4:	ldr	w0, [x28, #164]
  4018e8:	cbz	w0, 4018f4 <ferror@plt+0x1e4>
  4018ec:	mov	w0, #0x44                  	// #68
  4018f0:	strb	w0, [sp, #128]
  4018f4:	ldr	w0, [x21]
  4018f8:	and	w25, w0, #0x20
  4018fc:	tbz	w0, #5, 401c44 <ferror@plt+0x534>
  401900:	tbz	w0, #2, 401c90 <ferror@plt+0x580>
  401904:	add	x1, sp, #0x80
  401908:	mov	x0, x26
  40190c:	bl	401690 <printf@plt>
  401910:	ldr	w0, [x21]
  401914:	tbnz	w0, #4, 401b84 <ferror@plt+0x474>
  401918:	tbnz	w0, #5, 401bdc <ferror@plt+0x4cc>
  40191c:	ldr	w0, [x28, #16]
  401920:	ldr	x1, [x28, #128]
  401924:	and	w0, w0, #0xf000
  401928:	cmp	w0, #0xa, lsl #12
  40192c:	b.eq	401c28 <ferror@plt+0x518>  // b.none
  401930:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401934:	add	x0, x0, #0x7f0
  401938:	bl	401690 <printf@plt>
  40193c:	ldr	x28, [x28, #152]
  401940:	cbnz	x28, 4018d0 <ferror@plt+0x1c0>
  401944:	ldr	x0, [sp, #96]
  401948:	bl	401fa0 <ferror@plt+0x890>
  40194c:	ldr	w0, [sp, #124]
  401950:	cbnz	w0, 401db8 <ferror@plt+0x6a8>
  401954:	ldr	x1, [sp, #104]
  401958:	ldr	w0, [x1]
  40195c:	add	w0, w0, #0x1
  401960:	str	w0, [x1]
  401964:	cmp	w0, w23
  401968:	b.lt	401860 <ferror@plt+0x150>  // b.tstop
  40196c:	ldp	x25, x26, [sp, #64]
  401970:	ldr	x0, [x21, #8]
  401974:	bl	4041f8 <ferror@plt+0x2ae8>
  401978:	ldr	x0, [x21, #16]
  40197c:	bl	4041f8 <ferror@plt+0x2ae8>
  401980:	ldr	w0, [sp, #120]
  401984:	ldp	x19, x20, [sp, #16]
  401988:	ldp	x21, x22, [sp, #32]
  40198c:	ldp	x23, x24, [sp, #48]
  401990:	ldp	x27, x28, [sp, #80]
  401994:	ldp	x29, x30, [sp], #272
  401998:	ret
  40199c:	cmp	w0, #0x76
  4019a0:	b.eq	401b54 <ferror@plt+0x444>  // b.none
  4019a4:	cmp	w0, #0x78
  4019a8:	b.ne	4019f8 <ferror@plt+0x2e8>  // b.any
  4019ac:	ldr	w0, [x19, #536]
  4019b0:	orr	w0, w0, #0x8
  4019b4:	str	w0, [x19, #536]
  4019b8:	b	4017a0 <ferror@plt+0x90>
  4019bc:	cmp	w0, #0x56
  4019c0:	b.ne	401a10 <ferror@plt+0x300>  // b.any
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019cc:	mov	x0, #0x0                   	// #0
  4019d0:	add	x1, x1, #0x6f8
  4019d4:	stp	x25, x26, [sp, #64]
  4019d8:	bl	401660 <dcgettext@plt>
  4019dc:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4019e0:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4019e4:	add	x2, x2, #0x708
  4019e8:	ldr	x1, [x1, #520]
  4019ec:	bl	401690 <printf@plt>
  4019f0:	mov	w0, #0x0                   	// #0
  4019f4:	bl	4013d0 <exit@plt>
  4019f8:	cmp	w0, #0x6f
  4019fc:	b.ne	401de0 <ferror@plt+0x6d0>  // b.any
  401a00:	ldr	w0, [x19, #536]
  401a04:	orr	w0, w0, #0x10
  401a08:	str	w0, [x19, #536]
  401a0c:	b	4017a0 <ferror@plt+0x90>
  401a10:	cmp	w0, #0x68
  401a14:	b.ne	401de0 <ferror@plt+0x6d0>  // b.any
  401a18:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401a1c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401a20:	stp	x25, x26, [sp, #64]
  401a24:	ldr	x20, [x1, #520]
  401a28:	ldr	x19, [x0, #512]
  401a2c:	ldrsb	w0, [x20]
  401a30:	cbnz	w0, 401a3c <ferror@plt+0x32c>
  401a34:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401a38:	add	x20, x20, #0x470
  401a3c:	mov	w2, #0x5                   	// #5
  401a40:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a44:	mov	x0, #0x0                   	// #0
  401a48:	add	x1, x1, #0x4a0
  401a4c:	bl	401660 <dcgettext@plt>
  401a50:	mov	x1, x19
  401a54:	bl	4013b0 <fputs@plt>
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a60:	mov	x0, #0x0                   	// #0
  401a64:	add	x1, x1, #0x4b0
  401a68:	bl	401660 <dcgettext@plt>
  401a6c:	mov	x1, x0
  401a70:	mov	x2, x20
  401a74:	mov	x0, x19
  401a78:	bl	4016e0 <fprintf@plt>
  401a7c:	mov	x1, x19
  401a80:	mov	w0, #0xa                   	// #10
  401a84:	bl	401420 <fputc@plt>
  401a88:	mov	w2, #0x5                   	// #5
  401a8c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a90:	mov	x0, #0x0                   	// #0
  401a94:	add	x1, x1, #0x4d0
  401a98:	bl	401660 <dcgettext@plt>
  401a9c:	mov	x1, x19
  401aa0:	bl	4013b0 <fputs@plt>
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401aac:	mov	x0, #0x0                   	// #0
  401ab0:	add	x1, x1, #0x508
  401ab4:	bl	401660 <dcgettext@plt>
  401ab8:	mov	x1, x19
  401abc:	bl	4013b0 <fputs@plt>
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	add	x1, x1, #0x518
  401ad0:	bl	401660 <dcgettext@plt>
  401ad4:	mov	x1, x19
  401ad8:	bl	4013b0 <fputs@plt>
  401adc:	mov	w2, #0x5                   	// #5
  401ae0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ae4:	mov	x0, #0x0                   	// #0
  401ae8:	add	x1, x1, #0x668
  401aec:	bl	401660 <dcgettext@plt>
  401af0:	mov	x19, x0
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	add	x1, x1, #0x680
  401b04:	bl	401660 <dcgettext@plt>
  401b08:	mov	x4, x0
  401b0c:	adrp	x3, 404000 <ferror@plt+0x28f0>
  401b10:	add	x3, x3, #0x690
  401b14:	mov	x2, x19
  401b18:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b1c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401b20:	add	x1, x1, #0x6a0
  401b24:	add	x0, x0, #0x6b0
  401b28:	bl	401690 <printf@plt>
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b34:	mov	x0, #0x0                   	// #0
  401b38:	add	x1, x1, #0x6c8
  401b3c:	bl	401660 <dcgettext@plt>
  401b40:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401b44:	add	x1, x1, #0x6e8
  401b48:	bl	401690 <printf@plt>
  401b4c:	mov	w0, #0x0                   	// #0
  401b50:	bl	4013d0 <exit@plt>
  401b54:	ldr	w0, [x19, #536]
  401b58:	orr	w0, w0, #0x20
  401b5c:	str	w0, [x19, #536]
  401b60:	b	4017a0 <ferror@plt+0x90>
  401b64:	ldr	w0, [x19, #536]
  401b68:	orr	w0, w0, #0x2
  401b6c:	str	w0, [x19, #536]
  401b70:	b	4017a0 <ferror@plt+0x90>
  401b74:	ldr	w0, [x19, #536]
  401b78:	orr	w0, w0, w22
  401b7c:	str	w0, [x19, #536]
  401b80:	b	4017a0 <ferror@plt+0x90>
  401b84:	ldr	w1, [x28, #24]
  401b88:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401b8c:	ldr	x0, [x21, #8]
  401b90:	add	x20, x20, #0x7d8
  401b94:	ldr	w25, [x0, #8]
  401b98:	bl	4041b8 <ferror@plt+0x2aa8>
  401b9c:	mov	x2, x0
  401ba0:	mov	x0, x20
  401ba4:	mov	w1, w25
  401ba8:	ldr	x2, [x2, #8]
  401bac:	bl	401690 <printf@plt>
  401bb0:	ldr	w1, [x28, #28]
  401bb4:	ldr	x0, [x21, #16]
  401bb8:	ldr	w25, [x0, #8]
  401bbc:	bl	4041b8 <ferror@plt+0x2aa8>
  401bc0:	mov	x2, x0
  401bc4:	mov	x0, x20
  401bc8:	mov	w1, w25
  401bcc:	ldr	x2, [x2, #8]
  401bd0:	bl	401690 <printf@plt>
  401bd4:	ldr	w0, [x21]
  401bd8:	tbz	w0, #5, 40191c <ferror@plt+0x20c>
  401bdc:	ldr	w0, [x28, #160]
  401be0:	cmp	w0, #0x0
  401be4:	b.le	40191c <ferror@plt+0x20c>
  401be8:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401bec:	add	x20, x20, #0x200
  401bf0:	ldr	x3, [x20]
  401bf4:	mov	x0, x22
  401bf8:	mov	x2, #0x2                   	// #2
  401bfc:	mov	x1, #0x1                   	// #1
  401c00:	add	w19, w19, #0x1
  401c04:	bl	401620 <fwrite@plt>
  401c08:	ldr	w0, [x28, #160]
  401c0c:	cmp	w19, w0
  401c10:	b.lt	401bf0 <ferror@plt+0x4e0>  // b.tstop
  401c14:	ldr	w0, [x28, #16]
  401c18:	ldr	x1, [x28, #128]
  401c1c:	and	w0, w0, #0xf000
  401c20:	cmp	w0, #0xa, lsl #12
  401c24:	b.ne	401930 <ferror@plt+0x220>  // b.any
  401c28:	ldr	x3, [x28, #136]
  401c2c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401c30:	ldrsw	x2, [x28, #144]
  401c34:	add	x0, x0, #0x7e0
  401c38:	add	x2, x3, x2
  401c3c:	bl	401690 <printf@plt>
  401c40:	b	40193c <ferror@plt+0x22c>
  401c44:	ldr	w0, [x28, #160]
  401c48:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401c4c:	add	x20, x20, #0x200
  401c50:	cmp	w0, #0x0
  401c54:	b.le	401d94 <ferror@plt+0x684>
  401c58:	ldr	x3, [x20]
  401c5c:	mov	x0, x22
  401c60:	mov	x2, #0x2                   	// #2
  401c64:	mov	x1, #0x1                   	// #1
  401c68:	add	w25, w25, #0x1
  401c6c:	bl	401620 <fwrite@plt>
  401c70:	ldr	w0, [x28, #160]
  401c74:	cmp	w25, w0
  401c78:	b.lt	401c58 <ferror@plt+0x548>  // b.tstop
  401c7c:	ldr	x1, [x20]
  401c80:	mov	w0, #0x20                  	// #32
  401c84:	bl	401420 <fputc@plt>
  401c88:	ldr	w0, [x21]
  401c8c:	tbnz	w0, #2, 401904 <ferror@plt+0x1f4>
  401c90:	ldrsb	w0, [sp, #128]
  401c94:	bl	4016b0 <putchar@plt>
  401c98:	b	401910 <ferror@plt+0x200>
  401c9c:	ldr	x19, [sp, #96]
  401ca0:	ldr	w0, [x19, #168]
  401ca4:	ldr	x20, [x19, #152]
  401ca8:	cbnz	w0, 401d04 <ferror@plt+0x5f4>
  401cac:	nop
  401cb0:	ldr	w0, [x19, #16]
  401cb4:	and	w0, w0, #0xf000
  401cb8:	cmp	w0, #0xa, lsl #12
  401cbc:	b.ne	401d04 <ferror@plt+0x5f4>  // b.any
  401cc0:	add	w26, w26, #0x1
  401cc4:	cmp	w26, #0x14
  401cc8:	b.gt	401da0 <ferror@plt+0x690>
  401ccc:	ldr	w2, [x19, #144]
  401cd0:	add	x3, sp, #0x80
  401cd4:	ldr	x1, [x19, #136]
  401cd8:	mov	x0, x19
  401cdc:	bl	402388 <ferror@plt+0xc78>
  401ce0:	str	x0, [x19, #152]
  401ce4:	ldr	x0, [sp, #128]
  401ce8:	cbz	x0, 401d88 <ferror@plt+0x678>
  401cec:	str	x20, [x0, #152]
  401cf0:	ldr	x19, [x19, #152]
  401cf4:	cbz	x19, 4018ac <ferror@plt+0x19c>
  401cf8:	ldr	w0, [x19, #168]
  401cfc:	ldr	x20, [x19, #152]
  401d00:	cbz	w0, 401cb0 <ferror@plt+0x5a0>
  401d04:	mov	x19, x20
  401d08:	cbnz	x19, 401cf8 <ferror@plt+0x5e8>
  401d0c:	b	4018ac <ferror@plt+0x19c>
  401d10:	ldr	w0, [x21]
  401d14:	mov	w1, #0xa                   	// #10
  401d18:	tst	x0, #0x4
  401d1c:	csinc	w1, w1, wzr, ne  // ne = any
  401d20:	tbz	w0, #4, 401d3c <ferror@plt+0x62c>
  401d24:	ldp	x2, x3, [x21, #8]
  401d28:	ldr	w2, [x2, #8]
  401d2c:	ldr	w3, [x3, #8]
  401d30:	add	w2, w2, w3
  401d34:	add	w2, w2, #0x2
  401d38:	add	w1, w1, w2
  401d3c:	ldr	w3, [x28, #160]
  401d40:	tst	x0, #0x20
  401d44:	ldr	x2, [sp, #112]
  401d48:	cinc	w1, w1, eq  // eq = none
  401d4c:	add	w1, w1, w3, lsl #1
  401d50:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401d54:	add	x0, x0, #0x7b8
  401d58:	bl	401690 <printf@plt>
  401d5c:	ldr	w0, [x28, #168]
  401d60:	ldr	x19, [x28, #128]
  401d64:	bl	401510 <strerror@plt>
  401d68:	mov	x2, x0
  401d6c:	mov	x1, x19
  401d70:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401d74:	add	x0, x0, #0x7c0
  401d78:	bl	401690 <printf@plt>
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	str	w0, [sp, #120]
  401d84:	b	401954 <ferror@plt+0x244>
  401d88:	str	x20, [x19, #152]
  401d8c:	ldr	x19, [x19, #152]
  401d90:	b	401cf4 <ferror@plt+0x5e4>
  401d94:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401d98:	add	x20, x20, #0x200
  401d9c:	b	401c7c <ferror@plt+0x56c>
  401da0:	mov	w1, #0xffffffff            	// #-1
  401da4:	mov	x0, x20
  401da8:	str	w1, [sp, #124]
  401dac:	bl	401fa0 <ferror@plt+0x890>
  401db0:	str	xzr, [x19, #152]
  401db4:	b	4018b0 <ferror@plt+0x1a0>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0x7f8
  401dc8:	bl	401660 <dcgettext@plt>
  401dcc:	mov	x1, x27
  401dd0:	bl	401650 <warnx@plt>
  401dd4:	b	401d7c <ferror@plt+0x66c>
  401dd8:	str	wzr, [sp, #120]
  401ddc:	b	401970 <ferror@plt+0x260>
  401de0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401de4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401de8:	add	x1, x1, #0x720
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	ldr	x19, [x0, #496]
  401df4:	stp	x25, x26, [sp, #64]
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	bl	401660 <dcgettext@plt>
  401e00:	mov	x1, x0
  401e04:	adrp	x2, 416000 <ferror@plt+0x148f0>
  401e08:	mov	x0, x19
  401e0c:	ldr	x2, [x2, #520]
  401e10:	bl	4016e0 <fprintf@plt>
  401e14:	mov	w0, #0x1                   	// #1
  401e18:	bl	4013d0 <exit@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e24:	add	x1, x1, #0x798
  401e28:	stp	x25, x26, [sp, #64]
  401e2c:	bl	401660 <dcgettext@plt>
  401e30:	mov	x1, x0
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	bl	4016f0 <err@plt>
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e44:	add	x1, x1, #0x778
  401e48:	stp	x25, x26, [sp, #64]
  401e4c:	bl	401660 <dcgettext@plt>
  401e50:	mov	x1, x0
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	bl	4016f0 <err@plt>
  401e5c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e60:	add	x1, x1, #0x758
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	stp	x25, x26, [sp, #64]
  401e70:	bl	401660 <dcgettext@plt>
  401e74:	bl	401650 <warnx@plt>
  401e78:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401e7c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	add	x1, x1, #0x720
  401e88:	ldr	x19, [x0, #496]
  401e8c:	b	401df8 <ferror@plt+0x6e8>
  401e90:	mov	x29, #0x0                   	// #0
  401e94:	mov	x30, #0x0                   	// #0
  401e98:	mov	x5, x0
  401e9c:	ldr	x1, [sp]
  401ea0:	add	x2, sp, #0x8
  401ea4:	mov	x6, sp
  401ea8:	movz	x0, #0x0, lsl #48
  401eac:	movk	x0, #0x0, lsl #32
  401eb0:	movk	x0, #0x40, lsl #16
  401eb4:	movk	x0, #0x1720
  401eb8:	movz	x3, #0x0, lsl #48
  401ebc:	movk	x3, #0x0, lsl #32
  401ec0:	movk	x3, #0x40, lsl #16
  401ec4:	movk	x3, #0x4328
  401ec8:	movz	x4, #0x0, lsl #48
  401ecc:	movk	x4, #0x0, lsl #32
  401ed0:	movk	x4, #0x40, lsl #16
  401ed4:	movk	x4, #0x43a8
  401ed8:	bl	4014c0 <__libc_start_main@plt>
  401edc:	bl	401550 <abort@plt>
  401ee0:	adrp	x0, 415000 <ferror@plt+0x138f0>
  401ee4:	ldr	x0, [x0, #4064]
  401ee8:	cbz	x0, 401ef0 <ferror@plt+0x7e0>
  401eec:	b	401540 <__gmon_start__@plt>
  401ef0:	ret
  401ef4:	nop
  401ef8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401efc:	add	x0, x0, #0x1f0
  401f00:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401f04:	add	x1, x1, #0x1f0
  401f08:	cmp	x1, x0
  401f0c:	b.eq	401f24 <ferror@plt+0x814>  // b.none
  401f10:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401f14:	ldr	x1, [x1, #984]
  401f18:	cbz	x1, 401f24 <ferror@plt+0x814>
  401f1c:	mov	x16, x1
  401f20:	br	x16
  401f24:	ret
  401f28:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401f2c:	add	x0, x0, #0x1f0
  401f30:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401f34:	add	x1, x1, #0x1f0
  401f38:	sub	x1, x1, x0
  401f3c:	lsr	x2, x1, #63
  401f40:	add	x1, x2, x1, asr #3
  401f44:	cmp	xzr, x1, asr #1
  401f48:	asr	x1, x1, #1
  401f4c:	b.eq	401f64 <ferror@plt+0x854>  // b.none
  401f50:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401f54:	ldr	x2, [x2, #992]
  401f58:	cbz	x2, 401f64 <ferror@plt+0x854>
  401f5c:	mov	x16, x2
  401f60:	br	x16
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	mov	x29, sp
  401f70:	str	x19, [sp, #16]
  401f74:	adrp	x19, 416000 <ferror@plt+0x148f0>
  401f78:	ldrb	w0, [x19, #528]
  401f7c:	cbnz	w0, 401f8c <ferror@plt+0x87c>
  401f80:	bl	401ef8 <ferror@plt+0x7e8>
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	strb	w0, [x19, #528]
  401f8c:	ldr	x19, [sp, #16]
  401f90:	ldp	x29, x30, [sp], #32
  401f94:	ret
  401f98:	b	401f28 <ferror@plt+0x818>
  401f9c:	nop
  401fa0:	cbz	x0, 401fe8 <ferror@plt+0x8d8>
  401fa4:	stp	x29, x30, [sp, #-32]!
  401fa8:	mov	x29, sp
  401fac:	stp	x19, x20, [sp, #16]
  401fb0:	mov	x19, x0
  401fb4:	nop
  401fb8:	mov	x20, x19
  401fbc:	ldr	x19, [x19, #152]
  401fc0:	ldr	x0, [x20, #128]
  401fc4:	bl	4015d0 <free@plt>
  401fc8:	ldr	x0, [x20, #136]
  401fcc:	bl	4015d0 <free@plt>
  401fd0:	mov	x0, x20
  401fd4:	bl	4015d0 <free@plt>
  401fd8:	cbnz	x19, 401fb8 <ferror@plt+0x8a8>
  401fdc:	ldp	x19, x20, [sp, #16]
  401fe0:	ldp	x29, x30, [sp], #32
  401fe4:	ret
  401fe8:	ret
  401fec:	nop
  401ff0:	mov	x12, #0x1050                	// #4176
  401ff4:	sub	sp, sp, x12
  401ff8:	stp	x29, x30, [sp]
  401ffc:	mov	x29, sp
  402000:	stp	x19, x20, [sp, #16]
  402004:	stp	x21, x22, [sp, #32]
  402008:	mov	x22, x0
  40200c:	mov	x0, x2
  402010:	stp	x23, x24, [sp, #48]
  402014:	mov	x24, x2
  402018:	mov	x23, x1
  40201c:	mov	x2, #0x1000                	// #4096
  402020:	add	x1, sp, #0x50
  402024:	str	x25, [sp, #64]
  402028:	bl	401400 <readlink@plt>
  40202c:	cmp	x0, #0x0
  402030:	b.le	402120 <ferror@plt+0xa10>
  402034:	mov	x19, x0
  402038:	ldrsb	w0, [sp, #80]
  40203c:	cmp	w0, #0x2f
  402040:	b.eq	4020e0 <ferror@plt+0x9d0>  // b.none
  402044:	mov	x0, x24
  402048:	mov	w1, #0x2f                  	// #47
  40204c:	bl	401530 <strrchr@plt>
  402050:	cbz	x0, 4020e0 <ferror@plt+0x9d0>
  402054:	sub	x21, x0, x24
  402058:	str	w21, [x23]
  40205c:	add	w21, w21, #0x1
  402060:	add	x21, x19, w21, sxtw
  402064:	add	x25, x21, #0x1
  402068:	mov	x0, x25
  40206c:	bl	401470 <malloc@plt>
  402070:	cmp	x0, #0x0
  402074:	mov	x20, x0
  402078:	ccmp	x25, #0x0, #0x4, eq  // eq = none
  40207c:	b.ne	40210c <ferror@plt+0x9fc>  // b.any
  402080:	ldr	w25, [x23]
  402084:	mov	x1, x24
  402088:	str	x0, [x22]
  40208c:	mov	x19, x21
  402090:	sxtw	x2, w25
  402094:	bl	401370 <memcpy@plt>
  402098:	add	w0, w25, #0x1
  40209c:	mov	w2, #0x2f                  	// #47
  4020a0:	str	w0, [x23]
  4020a4:	add	x1, sp, #0x50
  4020a8:	strb	w2, [x20, w25, sxtw]
  4020ac:	sxtw	x0, w0
  4020b0:	sub	x2, x21, x0
  4020b4:	add	x0, x20, x0
  4020b8:	bl	401370 <memcpy@plt>
  4020bc:	strb	wzr, [x20, x19]
  4020c0:	mov	x12, #0x1050                	// #4176
  4020c4:	ldp	x29, x30, [sp]
  4020c8:	ldp	x19, x20, [sp, #16]
  4020cc:	ldp	x21, x22, [sp, #32]
  4020d0:	ldp	x23, x24, [sp, #48]
  4020d4:	ldr	x25, [sp, #64]
  4020d8:	add	sp, sp, x12
  4020dc:	ret
  4020e0:	add	x25, x19, #0x1
  4020e4:	mov	x0, x25
  4020e8:	bl	401470 <malloc@plt>
  4020ec:	mov	x20, x0
  4020f0:	cbz	x0, 40210c <ferror@plt+0x9fc>
  4020f4:	str	x20, [x22]
  4020f8:	add	x1, sp, #0x50
  4020fc:	mov	x2, x19
  402100:	mov	x0, x20
  402104:	bl	401370 <memcpy@plt>
  402108:	b	4020bc <ferror@plt+0x9ac>
  40210c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402110:	mov	x2, x25
  402114:	add	x1, x1, #0x408
  402118:	mov	w0, #0x1                   	// #1
  40211c:	bl	4016f0 <err@plt>
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402128:	mov	x0, #0x0                   	// #0
  40212c:	add	x1, x1, #0x3e8
  402130:	bl	401660 <dcgettext@plt>
  402134:	mov	x1, x0
  402138:	mov	x2, x24
  40213c:	mov	w0, #0x1                   	// #1
  402140:	bl	4016f0 <err@plt>
  402144:	nop
  402148:	stp	x29, x30, [sp, #-192]!
  40214c:	mov	x29, sp
  402150:	stp	x19, x20, [sp, #16]
  402154:	cbz	x2, 4022d4 <ferror@plt+0xbc4>
  402158:	mov	x20, x2
  40215c:	stp	x21, x22, [sp, #32]
  402160:	mov	x22, x0
  402164:	mov	w21, w3
  402168:	mov	x0, #0x1                   	// #1
  40216c:	str	x23, [sp, #48]
  402170:	mov	x23, x1
  402174:	mov	x1, #0xb0                  	// #176
  402178:	bl	4014f0 <calloc@plt>
  40217c:	mov	x19, x0
  402180:	cbz	x0, 4021f4 <ferror@plt+0xae4>
  402184:	cbz	x22, 40218c <ferror@plt+0xa7c>
  402188:	str	x0, [x22, #152]
  40218c:	str	w21, [x19, #160]
  402190:	mov	x0, x20
  402194:	bl	401500 <strdup@plt>
  402198:	mov	x2, x0
  40219c:	cbz	x0, 40233c <ferror@plt+0xc2c>
  4021a0:	str	x2, [x19, #128]
  4021a4:	mov	x1, x23
  4021a8:	mov	x2, x19
  4021ac:	mov	w0, #0x0                   	// #0
  4021b0:	bl	401640 <__lxstat@plt>
  4021b4:	cbnz	w0, 4022e8 <ferror@plt+0xbd8>
  4021b8:	ldr	w0, [x19, #16]
  4021bc:	and	w0, w0, #0xf000
  4021c0:	cmp	w0, #0xa, lsl #12
  4021c4:	b.eq	40230c <ferror@plt+0xbfc>  // b.none
  4021c8:	adrp	x20, 416000 <ferror@plt+0x148f0>
  4021cc:	add	x21, x20, #0x218
  4021d0:	ldr	w0, [x20, #536]
  4021d4:	tbnz	w0, #4, 4022b0 <ferror@plt+0xba0>
  4021d8:	tbnz	w0, #3, 402208 <ferror@plt+0xaf8>
  4021dc:	ldp	x21, x22, [sp, #32]
  4021e0:	ldr	x23, [sp, #48]
  4021e4:	mov	x0, x19
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	ldp	x29, x30, [sp], #192
  4021f0:	ret
  4021f4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4021f8:	mov	x2, #0xb0                  	// #176
  4021fc:	add	x1, x1, #0x408
  402200:	mov	w0, #0x1                   	// #1
  402204:	bl	4016f0 <err@plt>
  402208:	ldr	w0, [x19, #16]
  40220c:	and	w0, w0, #0xf000
  402210:	cmp	w0, #0x4, lsl #12
  402214:	b.ne	4021dc <ferror@plt+0xacc>  // b.any
  402218:	cbz	x22, 402234 <ferror@plt+0xb24>
  40221c:	ldr	w0, [x22, #16]
  402220:	and	w0, w0, #0xf000
  402224:	cmp	w0, #0x4, lsl #12
  402228:	b.eq	402320 <ferror@plt+0xc10>  // b.none
  40222c:	cmp	w0, #0xa, lsl #12
  402230:	b.ne	4021dc <ferror@plt+0xacc>  // b.any
  402234:	mov	x0, x23
  402238:	bl	4013a0 <strlen@plt>
  40223c:	add	x22, x0, #0x4
  402240:	mov	x21, x0
  402244:	mov	x0, x22
  402248:	bl	401470 <malloc@plt>
  40224c:	mov	x20, x0
  402250:	cbz	x0, 402370 <ferror@plt+0xc60>
  402254:	mov	x1, x23
  402258:	mov	x2, x21
  40225c:	bl	401370 <memcpy@plt>
  402260:	mov	w3, #0x2e2f                	// #11823
  402264:	add	x2, sp, #0x40
  402268:	movk	w3, #0x2e, lsl #16
  40226c:	str	w3, [x20, x21]
  402270:	mov	x1, x20
  402274:	mov	w0, #0x0                   	// #0
  402278:	bl	4016c0 <__xstat@plt>
  40227c:	cbnz	w0, 40234c <ferror@plt+0xc3c>
  402280:	mov	x0, x20
  402284:	bl	4015d0 <free@plt>
  402288:	add	x0, sp, #0x40
  40228c:	ldr	x2, [x0]
  402290:	ldr	x1, [x19]
  402294:	cmp	x2, x1
  402298:	b.eq	402328 <ferror@plt+0xc18>  // b.none
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	ldp	x21, x22, [sp, #32]
  4022a4:	ldr	x23, [sp, #48]
  4022a8:	str	w0, [x19, #164]
  4022ac:	b	4021e4 <ferror@plt+0xad4>
  4022b0:	ldr	w1, [x19, #24]
  4022b4:	ldr	x0, [x21, #8]
  4022b8:	bl	404248 <ferror@plt+0x2b38>
  4022bc:	ldr	w1, [x19, #28]
  4022c0:	ldr	x0, [x21, #16]
  4022c4:	bl	4042b8 <ferror@plt+0x2ba8>
  4022c8:	ldr	w0, [x20, #536]
  4022cc:	tbz	w0, #3, 4021dc <ferror@plt+0xacc>
  4022d0:	b	402208 <ferror@plt+0xaf8>
  4022d4:	mov	x19, #0x0                   	// #0
  4022d8:	mov	x0, x19
  4022dc:	ldp	x19, x20, [sp, #16]
  4022e0:	ldp	x29, x30, [sp], #192
  4022e4:	ret
  4022e8:	bl	4016a0 <__errno_location@plt>
  4022ec:	ldr	w0, [x0]
  4022f0:	ldp	x21, x22, [sp, #32]
  4022f4:	ldr	x23, [sp, #48]
  4022f8:	str	w0, [x19, #168]
  4022fc:	mov	x0, x19
  402300:	ldp	x19, x20, [sp, #16]
  402304:	ldp	x29, x30, [sp], #192
  402308:	ret
  40230c:	mov	x2, x23
  402310:	add	x1, x19, #0x90
  402314:	add	x0, x19, #0x88
  402318:	bl	401ff0 <ferror@plt+0x8e0>
  40231c:	b	4021c8 <ferror@plt+0xab8>
  402320:	mov	x0, x22
  402324:	b	40228c <ferror@plt+0xb7c>
  402328:	ldr	x1, [x0, #8]
  40232c:	ldr	x0, [x19, #8]
  402330:	cmp	x1, x0
  402334:	b.ne	4021dc <ferror@plt+0xacc>  // b.any
  402338:	b	40229c <ferror@plt+0xb8c>
  40233c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402340:	mov	w0, #0x1                   	// #1
  402344:	add	x1, x1, #0x428
  402348:	bl	4016f0 <err@plt>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402354:	mov	x0, #0x0                   	// #0
  402358:	add	x1, x1, #0x440
  40235c:	bl	401660 <dcgettext@plt>
  402360:	mov	x1, x0
  402364:	mov	x2, x20
  402368:	mov	w0, #0x1                   	// #1
  40236c:	bl	4016f0 <err@plt>
  402370:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402374:	mov	x2, x22
  402378:	add	x1, x1, #0x408
  40237c:	mov	w0, #0x1                   	// #1
  402380:	bl	4016f0 <err@plt>
  402384:	nop
  402388:	stp	x29, x30, [sp, #-80]!
  40238c:	mov	x29, sp
  402390:	stp	x25, x26, [sp, #64]
  402394:	cbz	x1, 4024e4 <ferror@plt+0xdd4>
  402398:	stp	x19, x20, [sp, #16]
  40239c:	mov	x20, x0
  4023a0:	mov	w19, w2
  4023a4:	stp	x21, x22, [sp, #32]
  4023a8:	mov	x0, x1
  4023ac:	stp	x23, x24, [sp, #48]
  4023b0:	mov	x23, x3
  4023b4:	mov	w24, #0x0                   	// #0
  4023b8:	cbz	x20, 4023c4 <ferror@plt+0xcb4>
  4023bc:	ldr	w24, [x20, #160]
  4023c0:	add	w24, w24, #0x1
  4023c4:	bl	401500 <strdup@plt>
  4023c8:	mov	x22, x0
  4023cc:	cbz	x0, 4024ec <ferror@plt+0xddc>
  4023d0:	ldrsb	w1, [x0, w19, sxtw]
  4023d4:	mov	x26, #0x0                   	// #0
  4023d8:	add	x19, x0, w19, sxtw
  4023dc:	cmp	w1, #0x2f
  4023e0:	b.eq	402478 <ferror@plt+0xd68>  // b.none
  4023e4:	mov	w25, #0x2f                  	// #47
  4023e8:	cbz	w1, 402448 <ferror@plt+0xd38>
  4023ec:	mov	x0, x19
  4023f0:	mov	w1, #0x2f                  	// #47
  4023f4:	bl	401610 <strchr@plt>
  4023f8:	mov	x21, x0
  4023fc:	cbz	x0, 4024c4 <ferror@plt+0xdb4>
  402400:	mov	x2, x19
  402404:	mov	x19, x0
  402408:	strb	wzr, [x0]
  40240c:	mov	x1, x22
  402410:	mov	x0, x20
  402414:	mov	w3, w24
  402418:	bl	402148 <ferror@plt+0xa38>
  40241c:	strb	w25, [x19], #1
  402420:	cmp	x26, #0x0
  402424:	mov	x20, x0
  402428:	ldrsb	w1, [x21, #1]
  40242c:	csel	x26, x26, x0, ne  // ne = any
  402430:	cmp	w1, #0x2f
  402434:	b.ne	4023e8 <ferror@plt+0xcd8>  // b.any
  402438:	ldrsb	w1, [x19, #1]!
  40243c:	cmp	w1, #0x2f
  402440:	b.eq	402438 <ferror@plt+0xd28>  // b.none
  402444:	cbnz	w1, 4023ec <ferror@plt+0xcdc>
  402448:	cbz	x26, 4024b4 <ferror@plt+0xda4>
  40244c:	cbz	x23, 402454 <ferror@plt+0xd44>
  402450:	str	x20, [x23]
  402454:	mov	x0, x22
  402458:	bl	4015d0 <free@plt>
  40245c:	ldp	x19, x20, [sp, #16]
  402460:	ldp	x21, x22, [sp, #32]
  402464:	ldp	x23, x24, [sp, #48]
  402468:	mov	x0, x26
  40246c:	ldp	x25, x26, [sp, #64]
  402470:	ldp	x29, x30, [sp], #80
  402474:	ret
  402478:	mov	x21, x19
  40247c:	ldrsb	w0, [x19, #1]!
  402480:	cmp	w0, #0x2f
  402484:	b.eq	402478 <ferror@plt+0xd68>  // b.none
  402488:	adrp	x2, 404000 <ferror@plt+0x28f0>
  40248c:	add	x2, x2, #0x458
  402490:	mov	x0, x20
  402494:	mov	x1, x2
  402498:	mov	w3, w24
  40249c:	bl	402148 <ferror@plt+0xa38>
  4024a0:	ldrsb	w1, [x21, #1]
  4024a4:	mov	x20, x0
  4024a8:	mov	x26, x0
  4024ac:	mov	w25, #0x2f                  	// #47
  4024b0:	b	4023e8 <ferror@plt+0xcd8>
  4024b4:	mov	x0, x20
  4024b8:	mov	x26, x20
  4024bc:	mov	x20, x0
  4024c0:	b	40244c <ferror@plt+0xd3c>
  4024c4:	mov	x0, x20
  4024c8:	mov	w3, w24
  4024cc:	mov	x2, x19
  4024d0:	mov	x1, x22
  4024d4:	bl	402148 <ferror@plt+0xa38>
  4024d8:	cmp	x26, #0x0
  4024dc:	csel	x20, x0, x26, eq  // eq = none
  4024e0:	b	4024b8 <ferror@plt+0xda8>
  4024e4:	mov	x26, #0x0                   	// #0
  4024e8:	b	402468 <ferror@plt+0xd58>
  4024ec:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4024f0:	mov	w0, #0x1                   	// #1
  4024f4:	add	x1, x1, #0x428
  4024f8:	bl	4016f0 <err@plt>
  4024fc:	nop
  402500:	stp	x29, x30, [sp, #-32]!
  402504:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402508:	mov	x29, sp
  40250c:	stp	x19, x20, [sp, #16]
  402510:	ldr	x20, [x0, #512]
  402514:	bl	4016a0 <__errno_location@plt>
  402518:	mov	x19, x0
  40251c:	mov	x0, x20
  402520:	str	wzr, [x19]
  402524:	bl	401710 <ferror@plt>
  402528:	cbz	w0, 4025c8 <ferror@plt+0xeb8>
  40252c:	ldr	w0, [x19]
  402530:	cmp	w0, #0x9
  402534:	b.ne	402578 <ferror@plt+0xe68>  // b.any
  402538:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40253c:	ldr	x20, [x0, #496]
  402540:	str	wzr, [x19]
  402544:	mov	x0, x20
  402548:	bl	401710 <ferror@plt>
  40254c:	cbnz	w0, 402560 <ferror@plt+0xe50>
  402550:	mov	x0, x20
  402554:	bl	401630 <fflush@plt>
  402558:	cbz	w0, 4025a8 <ferror@plt+0xe98>
  40255c:	nop
  402560:	ldr	w0, [x19]
  402564:	cmp	w0, #0x9
  402568:	b.ne	4025a0 <ferror@plt+0xe90>  // b.any
  40256c:	ldp	x19, x20, [sp, #16]
  402570:	ldp	x29, x30, [sp], #32
  402574:	ret
  402578:	cmp	w0, #0x20
  40257c:	b.eq	402538 <ferror@plt+0xe28>  // b.none
  402580:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402584:	mov	w2, #0x5                   	// #5
  402588:	add	x1, x1, #0x460
  40258c:	cbz	w0, 4025f4 <ferror@plt+0xee4>
  402590:	mov	x0, #0x0                   	// #0
  402594:	bl	401660 <dcgettext@plt>
  402598:	bl	4015a0 <warn@plt>
  40259c:	nop
  4025a0:	mov	w0, #0x1                   	// #1
  4025a4:	bl	401380 <_exit@plt>
  4025a8:	mov	x0, x20
  4025ac:	bl	401460 <fileno@plt>
  4025b0:	tbnz	w0, #31, 402560 <ferror@plt+0xe50>
  4025b4:	bl	4013e0 <dup@plt>
  4025b8:	tbnz	w0, #31, 402560 <ferror@plt+0xe50>
  4025bc:	bl	401520 <close@plt>
  4025c0:	cbz	w0, 40256c <ferror@plt+0xe5c>
  4025c4:	b	402560 <ferror@plt+0xe50>
  4025c8:	mov	x0, x20
  4025cc:	bl	401630 <fflush@plt>
  4025d0:	cbnz	w0, 40252c <ferror@plt+0xe1c>
  4025d4:	mov	x0, x20
  4025d8:	bl	401460 <fileno@plt>
  4025dc:	tbnz	w0, #31, 40252c <ferror@plt+0xe1c>
  4025e0:	bl	4013e0 <dup@plt>
  4025e4:	tbnz	w0, #31, 40252c <ferror@plt+0xe1c>
  4025e8:	bl	401520 <close@plt>
  4025ec:	cbz	w0, 402538 <ferror@plt+0xe28>
  4025f0:	b	40252c <ferror@plt+0xe1c>
  4025f4:	mov	x0, #0x0                   	// #0
  4025f8:	bl	401660 <dcgettext@plt>
  4025fc:	bl	401650 <warnx@plt>
  402600:	b	4025a0 <ferror@plt+0xe90>
  402604:	nop
  402608:	str	xzr, [x1]
  40260c:	mov	x2, x0
  402610:	cbz	x0, 402688 <ferror@plt+0xf78>
  402614:	ldrsb	w3, [x0]
  402618:	cmp	w3, #0x2f
  40261c:	b.ne	402674 <ferror@plt+0xf64>  // b.any
  402620:	ldrsb	w3, [x2, #1]
  402624:	mov	x0, x2
  402628:	add	x2, x2, #0x1
  40262c:	cmp	w3, #0x2f
  402630:	b.eq	402620 <ferror@plt+0xf10>  // b.none
  402634:	mov	x3, #0x1                   	// #1
  402638:	str	x3, [x1]
  40263c:	ldrsb	w3, [x0, #1]
  402640:	cmp	w3, #0x2f
  402644:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402648:	b.eq	402670 <ferror@plt+0xf60>  // b.none
  40264c:	sub	x2, x2, #0x1
  402650:	mov	x3, #0x2                   	// #2
  402654:	nop
  402658:	str	x3, [x1]
  40265c:	ldrsb	w4, [x2, x3]
  402660:	add	x3, x3, #0x1
  402664:	cmp	w4, #0x2f
  402668:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40266c:	b.ne	402658 <ferror@plt+0xf48>  // b.any
  402670:	ret
  402674:	mov	x0, #0x0                   	// #0
  402678:	cbz	w3, 402670 <ferror@plt+0xf60>
  40267c:	mov	x0, x2
  402680:	add	x2, x2, #0x1
  402684:	b	402634 <ferror@plt+0xf24>
  402688:	mov	x0, #0x0                   	// #0
  40268c:	ret
  402690:	stp	x29, x30, [sp, #-48]!
  402694:	mov	x29, sp
  402698:	stp	x19, x20, [sp, #16]
  40269c:	mov	x20, x0
  4026a0:	mov	w19, #0x0                   	// #0
  4026a4:	str	x21, [sp, #32]
  4026a8:	mov	x21, x1
  4026ac:	ldrsb	w1, [x0]
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	cbz	w1, 4026dc <ferror@plt+0xfcc>
  4026b8:	cmp	w1, #0x5c
  4026bc:	b.eq	4026ec <ferror@plt+0xfdc>  // b.none
  4026c0:	mov	x0, x21
  4026c4:	bl	401610 <strchr@plt>
  4026c8:	cbnz	x0, 402718 <ferror@plt+0x1008>
  4026cc:	add	w19, w19, #0x1
  4026d0:	sxtw	x0, w19
  4026d4:	ldrsb	w1, [x20, w19, sxtw]
  4026d8:	cbnz	w1, 4026b8 <ferror@plt+0xfa8>
  4026dc:	ldp	x19, x20, [sp, #16]
  4026e0:	ldr	x21, [sp, #32]
  4026e4:	ldp	x29, x30, [sp], #48
  4026e8:	ret
  4026ec:	add	w0, w19, #0x1
  4026f0:	ldrsb	w0, [x20, w0, sxtw]
  4026f4:	cbz	w0, 402718 <ferror@plt+0x1008>
  4026f8:	add	w19, w19, #0x2
  4026fc:	sxtw	x0, w19
  402700:	ldrsb	w1, [x20, w19, sxtw]
  402704:	cbnz	w1, 4026b8 <ferror@plt+0xfa8>
  402708:	ldp	x19, x20, [sp, #16]
  40270c:	ldr	x21, [sp, #32]
  402710:	ldp	x29, x30, [sp], #48
  402714:	ret
  402718:	sxtw	x0, w19
  40271c:	ldp	x19, x20, [sp, #16]
  402720:	ldr	x21, [sp, #32]
  402724:	ldp	x29, x30, [sp], #48
  402728:	ret
  40272c:	nop
  402730:	stp	x29, x30, [sp, #-80]!
  402734:	mov	x29, sp
  402738:	stp	x19, x20, [sp, #16]
  40273c:	mov	x19, x0
  402740:	stp	x21, x22, [sp, #32]
  402744:	mov	x22, x1
  402748:	mov	w21, w2
  40274c:	str	x23, [sp, #48]
  402750:	adrp	x23, 416000 <ferror@plt+0x148f0>
  402754:	str	xzr, [sp, #72]
  402758:	bl	4016a0 <__errno_location@plt>
  40275c:	str	wzr, [x0]
  402760:	cbz	x19, 402774 <ferror@plt+0x1064>
  402764:	mov	x20, x0
  402768:	ldrsb	w0, [x19]
  40276c:	adrp	x23, 416000 <ferror@plt+0x148f0>
  402770:	cbnz	w0, 40278c <ferror@plt+0x107c>
  402774:	ldr	w0, [x23, #488]
  402778:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40277c:	mov	x3, x19
  402780:	mov	x2, x22
  402784:	add	x1, x1, #0x988
  402788:	bl	401670 <errx@plt>
  40278c:	add	x1, sp, #0x48
  402790:	mov	w2, w21
  402794:	mov	x0, x19
  402798:	mov	w3, #0x0                   	// #0
  40279c:	bl	4014e0 <__strtoul_internal@plt>
  4027a0:	ldr	w1, [x20]
  4027a4:	cbnz	w1, 4027d4 <ferror@plt+0x10c4>
  4027a8:	ldr	x1, [sp, #72]
  4027ac:	cmp	x1, x19
  4027b0:	b.eq	402774 <ferror@plt+0x1064>  // b.none
  4027b4:	cbz	x1, 4027c0 <ferror@plt+0x10b0>
  4027b8:	ldrsb	w1, [x1]
  4027bc:	cbnz	w1, 402774 <ferror@plt+0x1064>
  4027c0:	ldp	x19, x20, [sp, #16]
  4027c4:	ldp	x21, x22, [sp, #32]
  4027c8:	ldr	x23, [sp, #48]
  4027cc:	ldp	x29, x30, [sp], #80
  4027d0:	ret
  4027d4:	ldr	w0, [x23, #488]
  4027d8:	cmp	w1, #0x22
  4027dc:	b.ne	402774 <ferror@plt+0x1064>  // b.any
  4027e0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4027e4:	mov	x3, x19
  4027e8:	mov	x2, x22
  4027ec:	add	x1, x1, #0x988
  4027f0:	bl	4016f0 <err@plt>
  4027f4:	nop
  4027f8:	stp	x29, x30, [sp, #-32]!
  4027fc:	mov	x29, sp
  402800:	stp	x19, x20, [sp, #16]
  402804:	mov	x19, x1
  402808:	mov	x20, x0
  40280c:	bl	4016a0 <__errno_location@plt>
  402810:	mov	x4, x0
  402814:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402818:	mov	w5, #0x22                  	// #34
  40281c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402820:	mov	x3, x20
  402824:	ldr	w0, [x0, #488]
  402828:	mov	x2, x19
  40282c:	str	w5, [x4]
  402830:	add	x1, x1, #0x988
  402834:	bl	4016f0 <err@plt>
  402838:	stp	x29, x30, [sp, #-32]!
  40283c:	mov	x29, sp
  402840:	stp	x19, x20, [sp, #16]
  402844:	mov	x20, x1
  402848:	mov	x19, x0
  40284c:	bl	402730 <ferror@plt+0x1020>
  402850:	mov	x1, #0xffffffff            	// #4294967295
  402854:	cmp	x0, x1
  402858:	b.hi	402868 <ferror@plt+0x1158>  // b.pmore
  40285c:	ldp	x19, x20, [sp, #16]
  402860:	ldp	x29, x30, [sp], #32
  402864:	ret
  402868:	mov	x1, x20
  40286c:	mov	x0, x19
  402870:	bl	4027f8 <ferror@plt+0x10e8>
  402874:	nop
  402878:	adrp	x1, 416000 <ferror@plt+0x148f0>
  40287c:	str	w0, [x1, #488]
  402880:	ret
  402884:	nop
  402888:	stp	x29, x30, [sp, #-112]!
  40288c:	mov	x29, sp
  402890:	stp	x19, x20, [sp, #16]
  402894:	mov	x20, x0
  402898:	stp	x21, x22, [sp, #32]
  40289c:	mov	x22, x1
  4028a0:	stp	x23, x24, [sp, #48]
  4028a4:	mov	x23, x2
  4028a8:	str	xzr, [x1]
  4028ac:	bl	4016a0 <__errno_location@plt>
  4028b0:	mov	x21, x0
  4028b4:	cbz	x20, 402b40 <ferror@plt+0x1430>
  4028b8:	ldrsb	w19, [x20]
  4028bc:	cbz	w19, 402b40 <ferror@plt+0x1430>
  4028c0:	bl	4015b0 <__ctype_b_loc@plt>
  4028c4:	mov	x24, x0
  4028c8:	mov	x2, x20
  4028cc:	ldr	x0, [x0]
  4028d0:	b	4028d8 <ferror@plt+0x11c8>
  4028d4:	ldrsb	w19, [x2, #1]!
  4028d8:	ubfiz	x1, x19, #1, #8
  4028dc:	ldrh	w1, [x0, x1]
  4028e0:	tbnz	w1, #13, 4028d4 <ferror@plt+0x11c4>
  4028e4:	cmp	w19, #0x2d
  4028e8:	b.eq	402b40 <ferror@plt+0x1430>  // b.none
  4028ec:	stp	x25, x26, [sp, #64]
  4028f0:	add	x1, sp, #0x68
  4028f4:	mov	x0, x20
  4028f8:	stp	x27, x28, [sp, #80]
  4028fc:	mov	w3, #0x0                   	// #0
  402900:	mov	w2, #0x0                   	// #0
  402904:	str	wzr, [x21]
  402908:	str	xzr, [sp, #104]
  40290c:	bl	4014e0 <__strtoul_internal@plt>
  402910:	mov	x25, x0
  402914:	ldr	x27, [sp, #104]
  402918:	ldr	w0, [x21]
  40291c:	cmp	x27, x20
  402920:	b.eq	402b30 <ferror@plt+0x1420>  // b.none
  402924:	cbnz	w0, 402b60 <ferror@plt+0x1450>
  402928:	cbz	x27, 402bd4 <ferror@plt+0x14c4>
  40292c:	ldrsb	w0, [x27]
  402930:	mov	w20, #0x0                   	// #0
  402934:	mov	x26, #0x0                   	// #0
  402938:	cbz	w0, 402bd4 <ferror@plt+0x14c4>
  40293c:	nop
  402940:	ldrsb	w0, [x27, #1]
  402944:	cmp	w0, #0x69
  402948:	b.eq	4029ec <ferror@plt+0x12dc>  // b.none
  40294c:	and	w1, w0, #0xffffffdf
  402950:	cmp	w1, #0x42
  402954:	b.ne	402bc4 <ferror@plt+0x14b4>  // b.any
  402958:	ldrsb	w0, [x27, #2]
  40295c:	cbz	w0, 402c0c <ferror@plt+0x14fc>
  402960:	bl	401450 <localeconv@plt>
  402964:	cbz	x0, 402b38 <ferror@plt+0x1428>
  402968:	ldr	x28, [x0]
  40296c:	cbz	x28, 402b38 <ferror@plt+0x1428>
  402970:	mov	x0, x28
  402974:	bl	4013a0 <strlen@plt>
  402978:	mov	x19, x0
  40297c:	cbnz	x26, 402b38 <ferror@plt+0x1428>
  402980:	ldrsb	w0, [x27]
  402984:	cbz	w0, 402b38 <ferror@plt+0x1428>
  402988:	mov	x0, x28
  40298c:	mov	x2, x19
  402990:	mov	x1, x27
  402994:	bl	4014a0 <strncmp@plt>
  402998:	cbnz	w0, 402b38 <ferror@plt+0x1428>
  40299c:	ldrsb	w4, [x27, x19]
  4029a0:	add	x1, x27, x19
  4029a4:	cmp	w4, #0x30
  4029a8:	b.ne	402be8 <ferror@plt+0x14d8>  // b.any
  4029ac:	add	w0, w20, #0x1
  4029b0:	mov	x19, x1
  4029b4:	nop
  4029b8:	sub	w3, w19, w1
  4029bc:	ldrsb	w4, [x19, #1]!
  4029c0:	add	w20, w3, w0
  4029c4:	cmp	w4, #0x30
  4029c8:	b.eq	4029b8 <ferror@plt+0x12a8>  // b.none
  4029cc:	ldr	x0, [x24]
  4029d0:	ldrh	w0, [x0, w4, sxtw #1]
  4029d4:	tbnz	w0, #11, 402b74 <ferror@plt+0x1464>
  4029d8:	mov	x27, x19
  4029dc:	str	x19, [sp, #104]
  4029e0:	ldrsb	w0, [x27, #1]
  4029e4:	cmp	w0, #0x69
  4029e8:	b.ne	40294c <ferror@plt+0x123c>  // b.any
  4029ec:	ldrsb	w0, [x27, #2]
  4029f0:	and	w0, w0, #0xffffffdf
  4029f4:	cmp	w0, #0x42
  4029f8:	b.ne	402960 <ferror@plt+0x1250>  // b.any
  4029fc:	ldrsb	w0, [x27, #3]
  402a00:	cbnz	w0, 402960 <ferror@plt+0x1250>
  402a04:	mov	x19, #0x400                 	// #1024
  402a08:	ldrsb	w27, [x27]
  402a0c:	adrp	x24, 404000 <ferror@plt+0x28f0>
  402a10:	add	x24, x24, #0x998
  402a14:	mov	x0, x24
  402a18:	mov	w1, w27
  402a1c:	bl	401610 <strchr@plt>
  402a20:	cbz	x0, 402c14 <ferror@plt+0x1504>
  402a24:	sub	x1, x0, x24
  402a28:	add	w1, w1, #0x1
  402a2c:	cbz	w1, 402c30 <ferror@plt+0x1520>
  402a30:	sxtw	x2, w19
  402a34:	umulh	x0, x25, x2
  402a38:	cbnz	x0, 402c00 <ferror@plt+0x14f0>
  402a3c:	sub	w0, w1, #0x2
  402a40:	b	402a50 <ferror@plt+0x1340>
  402a44:	umulh	x3, x25, x2
  402a48:	sub	w0, w0, #0x1
  402a4c:	cbnz	x3, 402c00 <ferror@plt+0x14f0>
  402a50:	mul	x25, x25, x2
  402a54:	cmn	w0, #0x1
  402a58:	b.ne	402a44 <ferror@plt+0x1334>  // b.any
  402a5c:	mov	w0, #0x0                   	// #0
  402a60:	cbz	x23, 402a68 <ferror@plt+0x1358>
  402a64:	str	w1, [x23]
  402a68:	cmp	x26, #0x0
  402a6c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402a70:	b.eq	402b1c <ferror@plt+0x140c>  // b.none
  402a74:	sub	w1, w1, #0x2
  402a78:	mov	x5, #0x1                   	// #1
  402a7c:	b	402a8c <ferror@plt+0x137c>
  402a80:	umulh	x2, x5, x19
  402a84:	sub	w1, w1, #0x1
  402a88:	cbnz	x2, 402a98 <ferror@plt+0x1388>
  402a8c:	mul	x5, x5, x19
  402a90:	cmn	w1, #0x1
  402a94:	b.ne	402a80 <ferror@plt+0x1370>  // b.any
  402a98:	cmp	x26, #0xa
  402a9c:	mov	x1, #0xa                   	// #10
  402aa0:	b.ls	402ab8 <ferror@plt+0x13a8>  // b.plast
  402aa4:	nop
  402aa8:	add	x1, x1, x1, lsl #2
  402aac:	cmp	x26, x1, lsl #1
  402ab0:	lsl	x1, x1, #1
  402ab4:	b.hi	402aa8 <ferror@plt+0x1398>  // b.pmore
  402ab8:	cbz	w20, 402ad4 <ferror@plt+0x13c4>
  402abc:	mov	w2, #0x0                   	// #0
  402ac0:	add	x1, x1, x1, lsl #2
  402ac4:	add	w2, w2, #0x1
  402ac8:	cmp	w20, w2
  402acc:	lsl	x1, x1, #1
  402ad0:	b.ne	402ac0 <ferror@plt+0x13b0>  // b.any
  402ad4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402ad8:	mov	x4, #0x1                   	// #1
  402adc:	movk	x8, #0xcccd
  402ae0:	umulh	x6, x26, x8
  402ae4:	add	x7, x4, x4, lsl #2
  402ae8:	mov	x3, x4
  402aec:	cmp	x26, #0x9
  402af0:	lsl	x4, x7, #1
  402af4:	lsr	x2, x6, #3
  402af8:	add	x2, x2, x2, lsl #2
  402afc:	sub	x2, x26, x2, lsl #1
  402b00:	lsr	x26, x6, #3
  402b04:	cbz	x2, 402b18 <ferror@plt+0x1408>
  402b08:	udiv	x3, x1, x3
  402b0c:	udiv	x2, x3, x2
  402b10:	udiv	x2, x5, x2
  402b14:	add	x25, x25, x2
  402b18:	b.hi	402ae0 <ferror@plt+0x13d0>  // b.pmore
  402b1c:	str	x25, [x22]
  402b20:	tbnz	w0, #31, 402bf0 <ferror@plt+0x14e0>
  402b24:	ldp	x25, x26, [sp, #64]
  402b28:	ldp	x27, x28, [sp, #80]
  402b2c:	b	402b4c <ferror@plt+0x143c>
  402b30:	cbnz	w0, 402b6c <ferror@plt+0x145c>
  402b34:	nop
  402b38:	ldp	x25, x26, [sp, #64]
  402b3c:	ldp	x27, x28, [sp, #80]
  402b40:	mov	w1, #0x16                  	// #22
  402b44:	mov	w0, #0xffffffea            	// #-22
  402b48:	str	w1, [x21]
  402b4c:	ldp	x19, x20, [sp, #16]
  402b50:	ldp	x21, x22, [sp, #32]
  402b54:	ldp	x23, x24, [sp, #48]
  402b58:	ldp	x29, x30, [sp], #112
  402b5c:	ret
  402b60:	sub	x1, x25, #0x1
  402b64:	cmn	x1, #0x3
  402b68:	b.ls	402928 <ferror@plt+0x1218>  // b.plast
  402b6c:	neg	w0, w0
  402b70:	b	402b20 <ferror@plt+0x1410>
  402b74:	str	wzr, [x21]
  402b78:	add	x1, sp, #0x68
  402b7c:	mov	x0, x19
  402b80:	mov	w3, #0x0                   	// #0
  402b84:	mov	w2, #0x0                   	// #0
  402b88:	str	xzr, [sp, #104]
  402b8c:	bl	4014e0 <__strtoul_internal@plt>
  402b90:	mov	x26, x0
  402b94:	ldr	x27, [sp, #104]
  402b98:	ldr	w0, [x21]
  402b9c:	cmp	x27, x19
  402ba0:	b.eq	402b30 <ferror@plt+0x1420>  // b.none
  402ba4:	cbz	w0, 402bcc <ferror@plt+0x14bc>
  402ba8:	sub	x1, x26, #0x1
  402bac:	cmn	x1, #0x3
  402bb0:	b.hi	402b6c <ferror@plt+0x145c>  // b.pmore
  402bb4:	cbz	x27, 402b38 <ferror@plt+0x1428>
  402bb8:	ldrsb	w0, [x27]
  402bbc:	cbnz	w0, 402940 <ferror@plt+0x1230>
  402bc0:	b	402b38 <ferror@plt+0x1428>
  402bc4:	cbnz	w0, 402960 <ferror@plt+0x1250>
  402bc8:	b	402a04 <ferror@plt+0x12f4>
  402bcc:	cbnz	x26, 402bb4 <ferror@plt+0x14a4>
  402bd0:	b	402940 <ferror@plt+0x1230>
  402bd4:	mov	w0, #0x0                   	// #0
  402bd8:	ldp	x27, x28, [sp, #80]
  402bdc:	str	x25, [x22]
  402be0:	ldp	x25, x26, [sp, #64]
  402be4:	b	402b4c <ferror@plt+0x143c>
  402be8:	mov	x19, x1
  402bec:	b	4029cc <ferror@plt+0x12bc>
  402bf0:	neg	w1, w0
  402bf4:	ldp	x25, x26, [sp, #64]
  402bf8:	ldp	x27, x28, [sp, #80]
  402bfc:	b	402b48 <ferror@plt+0x1438>
  402c00:	mov	w0, #0xffffffde            	// #-34
  402c04:	cbnz	x23, 402a64 <ferror@plt+0x1354>
  402c08:	b	402a68 <ferror@plt+0x1358>
  402c0c:	mov	x19, #0x3e8                 	// #1000
  402c10:	b	402a08 <ferror@plt+0x12f8>
  402c14:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402c18:	add	x24, x1, #0x9a8
  402c1c:	mov	x0, x24
  402c20:	mov	w1, w27
  402c24:	bl	401610 <strchr@plt>
  402c28:	cbnz	x0, 402a24 <ferror@plt+0x1314>
  402c2c:	b	402b38 <ferror@plt+0x1428>
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	cbnz	x23, 402a64 <ferror@plt+0x1354>
  402c38:	ldp	x27, x28, [sp, #80]
  402c3c:	str	x25, [x22]
  402c40:	ldp	x25, x26, [sp, #64]
  402c44:	b	402b4c <ferror@plt+0x143c>
  402c48:	mov	x2, #0x0                   	// #0
  402c4c:	b	402888 <ferror@plt+0x1178>
  402c50:	stp	x29, x30, [sp, #-48]!
  402c54:	mov	x29, sp
  402c58:	stp	x21, x22, [sp, #32]
  402c5c:	mov	x22, x1
  402c60:	cbz	x0, 402cc0 <ferror@plt+0x15b0>
  402c64:	mov	x21, x0
  402c68:	stp	x19, x20, [sp, #16]
  402c6c:	mov	x20, x0
  402c70:	b	402c8c <ferror@plt+0x157c>
  402c74:	bl	4015b0 <__ctype_b_loc@plt>
  402c78:	ubfiz	x19, x19, #1, #8
  402c7c:	ldr	x2, [x0]
  402c80:	ldrh	w2, [x2, x19]
  402c84:	tbz	w2, #11, 402c94 <ferror@plt+0x1584>
  402c88:	add	x20, x20, #0x1
  402c8c:	ldrsb	w19, [x20]
  402c90:	cbnz	w19, 402c74 <ferror@plt+0x1564>
  402c94:	cbz	x22, 402c9c <ferror@plt+0x158c>
  402c98:	str	x20, [x22]
  402c9c:	cmp	x20, x21
  402ca0:	b.ls	402cd8 <ferror@plt+0x15c8>  // b.plast
  402ca4:	ldrsb	w1, [x20]
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	cbnz	w1, 402cc8 <ferror@plt+0x15b8>
  402cb4:	ldp	x21, x22, [sp, #32]
  402cb8:	ldp	x29, x30, [sp], #48
  402cbc:	ret
  402cc0:	cbz	x1, 402cc8 <ferror@plt+0x15b8>
  402cc4:	str	xzr, [x1]
  402cc8:	mov	w0, #0x0                   	// #0
  402ccc:	ldp	x21, x22, [sp, #32]
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	mov	w0, #0x0                   	// #0
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	b	402ccc <ferror@plt+0x15bc>
  402ce4:	nop
  402ce8:	stp	x29, x30, [sp, #-48]!
  402cec:	mov	x29, sp
  402cf0:	stp	x21, x22, [sp, #32]
  402cf4:	mov	x22, x1
  402cf8:	cbz	x0, 402d58 <ferror@plt+0x1648>
  402cfc:	mov	x21, x0
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	mov	x20, x0
  402d08:	b	402d24 <ferror@plt+0x1614>
  402d0c:	bl	4015b0 <__ctype_b_loc@plt>
  402d10:	ubfiz	x19, x19, #1, #8
  402d14:	ldr	x2, [x0]
  402d18:	ldrh	w2, [x2, x19]
  402d1c:	tbz	w2, #12, 402d2c <ferror@plt+0x161c>
  402d20:	add	x20, x20, #0x1
  402d24:	ldrsb	w19, [x20]
  402d28:	cbnz	w19, 402d0c <ferror@plt+0x15fc>
  402d2c:	cbz	x22, 402d34 <ferror@plt+0x1624>
  402d30:	str	x20, [x22]
  402d34:	cmp	x20, x21
  402d38:	b.ls	402d70 <ferror@plt+0x1660>  // b.plast
  402d3c:	ldrsb	w1, [x20]
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	ldp	x19, x20, [sp, #16]
  402d48:	cbnz	w1, 402d60 <ferror@plt+0x1650>
  402d4c:	ldp	x21, x22, [sp, #32]
  402d50:	ldp	x29, x30, [sp], #48
  402d54:	ret
  402d58:	cbz	x1, 402d60 <ferror@plt+0x1650>
  402d5c:	str	xzr, [x1]
  402d60:	mov	w0, #0x0                   	// #0
  402d64:	ldp	x21, x22, [sp, #32]
  402d68:	ldp	x29, x30, [sp], #48
  402d6c:	ret
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	ldp	x19, x20, [sp, #16]
  402d78:	b	402d64 <ferror@plt+0x1654>
  402d7c:	nop
  402d80:	stp	x29, x30, [sp, #-128]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	mov	x20, x0
  402d90:	mov	w0, #0xffffffd0            	// #-48
  402d94:	stp	x21, x22, [sp, #32]
  402d98:	mov	x21, x1
  402d9c:	add	x22, sp, #0x80
  402da0:	add	x1, sp, #0x50
  402da4:	stp	x22, x22, [sp, #48]
  402da8:	str	x1, [sp, #64]
  402dac:	stp	w0, wzr, [sp, #72]
  402db0:	stp	x2, x3, [sp, #80]
  402db4:	stp	x4, x5, [sp, #96]
  402db8:	stp	x6, x7, [sp, #112]
  402dbc:	b	402e08 <ferror@plt+0x16f8>
  402dc0:	ldr	x1, [x2]
  402dc4:	add	x0, x2, #0xf
  402dc8:	and	x0, x0, #0xfffffffffffffff8
  402dcc:	str	x0, [sp, #48]
  402dd0:	cbz	x1, 402e48 <ferror@plt+0x1738>
  402dd4:	ldr	x2, [sp, #48]
  402dd8:	add	x0, x2, #0xf
  402ddc:	and	x0, x0, #0xfffffffffffffff8
  402de0:	str	x0, [sp, #48]
  402de4:	ldr	x19, [x2]
  402de8:	cbz	x19, 402e48 <ferror@plt+0x1738>
  402dec:	mov	x0, x20
  402df0:	bl	401580 <strcmp@plt>
  402df4:	cbz	w0, 402e64 <ferror@plt+0x1754>
  402df8:	mov	x1, x19
  402dfc:	mov	x0, x20
  402e00:	bl	401580 <strcmp@plt>
  402e04:	cbz	w0, 402e68 <ferror@plt+0x1758>
  402e08:	ldr	w3, [sp, #72]
  402e0c:	ldr	x2, [sp, #48]
  402e10:	tbz	w3, #31, 402dc0 <ferror@plt+0x16b0>
  402e14:	add	w0, w3, #0x8
  402e18:	str	w0, [sp, #72]
  402e1c:	cmp	w0, #0x0
  402e20:	b.gt	402dc0 <ferror@plt+0x16b0>
  402e24:	ldr	x1, [x22, w3, sxtw]
  402e28:	cbz	x1, 402e48 <ferror@plt+0x1738>
  402e2c:	cbz	w0, 402dd8 <ferror@plt+0x16c8>
  402e30:	add	w3, w3, #0x10
  402e34:	str	w3, [sp, #72]
  402e38:	cmp	w3, #0x0
  402e3c:	b.gt	402dd8 <ferror@plt+0x16c8>
  402e40:	add	x2, x22, w0, sxtw
  402e44:	b	402de4 <ferror@plt+0x16d4>
  402e48:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402e50:	mov	x3, x20
  402e54:	mov	x2, x21
  402e58:	ldr	w0, [x0, #488]
  402e5c:	add	x1, x1, #0x988
  402e60:	bl	401670 <errx@plt>
  402e64:	mov	w0, #0x1                   	// #1
  402e68:	ldp	x19, x20, [sp, #16]
  402e6c:	ldp	x21, x22, [sp, #32]
  402e70:	ldp	x29, x30, [sp], #128
  402e74:	ret
  402e78:	cbz	x1, 402ea4 <ferror@plt+0x1794>
  402e7c:	add	x3, x0, x1
  402e80:	sxtb	w2, w2
  402e84:	b	402e98 <ferror@plt+0x1788>
  402e88:	b.eq	402ea8 <ferror@plt+0x1798>  // b.none
  402e8c:	add	x0, x0, #0x1
  402e90:	cmp	x3, x0
  402e94:	b.eq	402ea4 <ferror@plt+0x1794>  // b.none
  402e98:	ldrsb	w1, [x0]
  402e9c:	cmp	w2, w1
  402ea0:	cbnz	w1, 402e88 <ferror@plt+0x1778>
  402ea4:	mov	x0, #0x0                   	// #0
  402ea8:	ret
  402eac:	nop
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	mov	w2, #0xa                   	// #10
  402eb8:	mov	x29, sp
  402ebc:	stp	x19, x20, [sp, #16]
  402ec0:	mov	x20, x1
  402ec4:	mov	x19, x0
  402ec8:	bl	402838 <ferror@plt+0x1128>
  402ecc:	mov	w1, #0xffff                	// #65535
  402ed0:	cmp	w0, w1
  402ed4:	b.hi	402ee4 <ferror@plt+0x17d4>  // b.pmore
  402ed8:	ldp	x19, x20, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #32
  402ee0:	ret
  402ee4:	mov	x1, x20
  402ee8:	mov	x0, x19
  402eec:	bl	4027f8 <ferror@plt+0x10e8>
  402ef0:	stp	x29, x30, [sp, #-32]!
  402ef4:	mov	w2, #0x10                  	// #16
  402ef8:	mov	x29, sp
  402efc:	stp	x19, x20, [sp, #16]
  402f00:	mov	x20, x1
  402f04:	mov	x19, x0
  402f08:	bl	402838 <ferror@plt+0x1128>
  402f0c:	mov	w1, #0xffff                	// #65535
  402f10:	cmp	w0, w1
  402f14:	b.hi	402f24 <ferror@plt+0x1814>  // b.pmore
  402f18:	ldp	x19, x20, [sp, #16]
  402f1c:	ldp	x29, x30, [sp], #32
  402f20:	ret
  402f24:	mov	x1, x20
  402f28:	mov	x0, x19
  402f2c:	bl	4027f8 <ferror@plt+0x10e8>
  402f30:	mov	w2, #0xa                   	// #10
  402f34:	b	402838 <ferror@plt+0x1128>
  402f38:	mov	w2, #0x10                  	// #16
  402f3c:	b	402838 <ferror@plt+0x1128>
  402f40:	stp	x29, x30, [sp, #-64]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	mov	x19, x0
  402f50:	stp	x21, x22, [sp, #32]
  402f54:	mov	x21, x1
  402f58:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402f5c:	str	xzr, [sp, #56]
  402f60:	bl	4016a0 <__errno_location@plt>
  402f64:	str	wzr, [x0]
  402f68:	cbz	x19, 402f7c <ferror@plt+0x186c>
  402f6c:	mov	x20, x0
  402f70:	ldrsb	w0, [x19]
  402f74:	adrp	x22, 416000 <ferror@plt+0x148f0>
  402f78:	cbnz	w0, 402f94 <ferror@plt+0x1884>
  402f7c:	ldr	w0, [x22, #488]
  402f80:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402f84:	mov	x3, x19
  402f88:	mov	x2, x21
  402f8c:	add	x1, x1, #0x988
  402f90:	bl	401670 <errx@plt>
  402f94:	add	x1, sp, #0x38
  402f98:	mov	x0, x19
  402f9c:	mov	w3, #0x0                   	// #0
  402fa0:	mov	w2, #0xa                   	// #10
  402fa4:	bl	401490 <__strtol_internal@plt>
  402fa8:	ldr	w1, [x20]
  402fac:	cbnz	w1, 402fd8 <ferror@plt+0x18c8>
  402fb0:	ldr	x1, [sp, #56]
  402fb4:	cmp	x1, x19
  402fb8:	b.eq	402f7c <ferror@plt+0x186c>  // b.none
  402fbc:	cbz	x1, 402fc8 <ferror@plt+0x18b8>
  402fc0:	ldrsb	w1, [x1]
  402fc4:	cbnz	w1, 402f7c <ferror@plt+0x186c>
  402fc8:	ldp	x19, x20, [sp, #16]
  402fcc:	ldp	x21, x22, [sp, #32]
  402fd0:	ldp	x29, x30, [sp], #64
  402fd4:	ret
  402fd8:	ldr	w0, [x22, #488]
  402fdc:	cmp	w1, #0x22
  402fe0:	b.ne	402f7c <ferror@plt+0x186c>  // b.any
  402fe4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402fe8:	mov	x3, x19
  402fec:	mov	x2, x21
  402ff0:	add	x1, x1, #0x988
  402ff4:	bl	4016f0 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	mov	x29, sp
  403000:	stp	x19, x20, [sp, #16]
  403004:	mov	x20, x1
  403008:	mov	x19, x0
  40300c:	bl	402f40 <ferror@plt+0x1830>
  403010:	mov	x2, #0x80000000            	// #2147483648
  403014:	add	x2, x0, x2
  403018:	mov	x1, #0xffffffff            	// #4294967295
  40301c:	cmp	x2, x1
  403020:	b.hi	403030 <ferror@plt+0x1920>  // b.pmore
  403024:	ldp	x19, x20, [sp, #16]
  403028:	ldp	x29, x30, [sp], #32
  40302c:	ret
  403030:	mov	x1, x20
  403034:	mov	x0, x19
  403038:	bl	4027f8 <ferror@plt+0x10e8>
  40303c:	nop
  403040:	stp	x29, x30, [sp, #-32]!
  403044:	mov	x29, sp
  403048:	stp	x19, x20, [sp, #16]
  40304c:	mov	x19, x1
  403050:	mov	x20, x0
  403054:	bl	402ff8 <ferror@plt+0x18e8>
  403058:	add	w2, w0, #0x8, lsl #12
  40305c:	mov	w1, #0xffff                	// #65535
  403060:	cmp	w2, w1
  403064:	b.hi	403074 <ferror@plt+0x1964>  // b.pmore
  403068:	ldp	x19, x20, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #32
  403070:	ret
  403074:	bl	4016a0 <__errno_location@plt>
  403078:	mov	x4, x0
  40307c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  403080:	mov	w5, #0x22                  	// #34
  403084:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403088:	mov	x3, x20
  40308c:	ldr	w0, [x0, #488]
  403090:	mov	x2, x19
  403094:	str	w5, [x4]
  403098:	add	x1, x1, #0x988
  40309c:	bl	4016f0 <err@plt>
  4030a0:	mov	w2, #0xa                   	// #10
  4030a4:	b	402730 <ferror@plt+0x1020>
  4030a8:	mov	w2, #0x10                  	// #16
  4030ac:	b	402730 <ferror@plt+0x1020>
  4030b0:	stp	x29, x30, [sp, #-64]!
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	mov	x19, x0
  4030c0:	stp	x21, x22, [sp, #32]
  4030c4:	mov	x21, x1
  4030c8:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4030cc:	str	xzr, [sp, #56]
  4030d0:	bl	4016a0 <__errno_location@plt>
  4030d4:	str	wzr, [x0]
  4030d8:	cbz	x19, 4030ec <ferror@plt+0x19dc>
  4030dc:	mov	x20, x0
  4030e0:	ldrsb	w0, [x19]
  4030e4:	adrp	x22, 416000 <ferror@plt+0x148f0>
  4030e8:	cbnz	w0, 403104 <ferror@plt+0x19f4>
  4030ec:	ldr	w0, [x22, #488]
  4030f0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4030f4:	mov	x3, x19
  4030f8:	mov	x2, x21
  4030fc:	add	x1, x1, #0x988
  403100:	bl	401670 <errx@plt>
  403104:	mov	x0, x19
  403108:	add	x1, sp, #0x38
  40310c:	bl	4013f0 <strtod@plt>
  403110:	ldr	w0, [x20]
  403114:	cbnz	w0, 403140 <ferror@plt+0x1a30>
  403118:	ldr	x0, [sp, #56]
  40311c:	cmp	x0, x19
  403120:	b.eq	4030ec <ferror@plt+0x19dc>  // b.none
  403124:	cbz	x0, 403130 <ferror@plt+0x1a20>
  403128:	ldrsb	w0, [x0]
  40312c:	cbnz	w0, 4030ec <ferror@plt+0x19dc>
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x29, x30, [sp], #64
  40313c:	ret
  403140:	cmp	w0, #0x22
  403144:	ldr	w0, [x22, #488]
  403148:	b.ne	4030ec <ferror@plt+0x19dc>  // b.any
  40314c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403150:	mov	x3, x19
  403154:	mov	x2, x21
  403158:	add	x1, x1, #0x988
  40315c:	bl	4016f0 <err@plt>
  403160:	stp	x29, x30, [sp, #-64]!
  403164:	mov	x29, sp
  403168:	stp	x19, x20, [sp, #16]
  40316c:	mov	x19, x0
  403170:	stp	x21, x22, [sp, #32]
  403174:	mov	x21, x1
  403178:	adrp	x22, 416000 <ferror@plt+0x148f0>
  40317c:	str	xzr, [sp, #56]
  403180:	bl	4016a0 <__errno_location@plt>
  403184:	str	wzr, [x0]
  403188:	cbz	x19, 40319c <ferror@plt+0x1a8c>
  40318c:	mov	x20, x0
  403190:	ldrsb	w0, [x19]
  403194:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403198:	cbnz	w0, 4031b4 <ferror@plt+0x1aa4>
  40319c:	ldr	w0, [x22, #488]
  4031a0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4031a4:	mov	x3, x19
  4031a8:	mov	x2, x21
  4031ac:	add	x1, x1, #0x988
  4031b0:	bl	401670 <errx@plt>
  4031b4:	add	x1, sp, #0x38
  4031b8:	mov	x0, x19
  4031bc:	mov	w2, #0xa                   	// #10
  4031c0:	bl	4015c0 <strtol@plt>
  4031c4:	ldr	w1, [x20]
  4031c8:	cbnz	w1, 4031f4 <ferror@plt+0x1ae4>
  4031cc:	ldr	x1, [sp, #56]
  4031d0:	cmp	x1, x19
  4031d4:	b.eq	40319c <ferror@plt+0x1a8c>  // b.none
  4031d8:	cbz	x1, 4031e4 <ferror@plt+0x1ad4>
  4031dc:	ldrsb	w1, [x1]
  4031e0:	cbnz	w1, 40319c <ferror@plt+0x1a8c>
  4031e4:	ldp	x19, x20, [sp, #16]
  4031e8:	ldp	x21, x22, [sp, #32]
  4031ec:	ldp	x29, x30, [sp], #64
  4031f0:	ret
  4031f4:	ldr	w0, [x22, #488]
  4031f8:	cmp	w1, #0x22
  4031fc:	b.ne	40319c <ferror@plt+0x1a8c>  // b.any
  403200:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403204:	mov	x3, x19
  403208:	mov	x2, x21
  40320c:	add	x1, x1, #0x988
  403210:	bl	4016f0 <err@plt>
  403214:	nop
  403218:	stp	x29, x30, [sp, #-64]!
  40321c:	mov	x29, sp
  403220:	stp	x19, x20, [sp, #16]
  403224:	mov	x19, x0
  403228:	stp	x21, x22, [sp, #32]
  40322c:	mov	x21, x1
  403230:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403234:	str	xzr, [sp, #56]
  403238:	bl	4016a0 <__errno_location@plt>
  40323c:	str	wzr, [x0]
  403240:	cbz	x19, 403254 <ferror@plt+0x1b44>
  403244:	mov	x20, x0
  403248:	ldrsb	w0, [x19]
  40324c:	adrp	x22, 416000 <ferror@plt+0x148f0>
  403250:	cbnz	w0, 40326c <ferror@plt+0x1b5c>
  403254:	ldr	w0, [x22, #488]
  403258:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40325c:	mov	x3, x19
  403260:	mov	x2, x21
  403264:	add	x1, x1, #0x988
  403268:	bl	401670 <errx@plt>
  40326c:	add	x1, sp, #0x38
  403270:	mov	x0, x19
  403274:	mov	w2, #0xa                   	// #10
  403278:	bl	401390 <strtoul@plt>
  40327c:	ldr	w1, [x20]
  403280:	cbnz	w1, 4032ac <ferror@plt+0x1b9c>
  403284:	ldr	x1, [sp, #56]
  403288:	cmp	x1, x19
  40328c:	b.eq	403254 <ferror@plt+0x1b44>  // b.none
  403290:	cbz	x1, 40329c <ferror@plt+0x1b8c>
  403294:	ldrsb	w1, [x1]
  403298:	cbnz	w1, 403254 <ferror@plt+0x1b44>
  40329c:	ldp	x19, x20, [sp, #16]
  4032a0:	ldp	x21, x22, [sp, #32]
  4032a4:	ldp	x29, x30, [sp], #64
  4032a8:	ret
  4032ac:	ldr	w0, [x22, #488]
  4032b0:	cmp	w1, #0x22
  4032b4:	b.ne	403254 <ferror@plt+0x1b44>  // b.any
  4032b8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4032bc:	mov	x3, x19
  4032c0:	mov	x2, x21
  4032c4:	add	x1, x1, #0x988
  4032c8:	bl	4016f0 <err@plt>
  4032cc:	nop
  4032d0:	stp	x29, x30, [sp, #-48]!
  4032d4:	mov	x2, #0x0                   	// #0
  4032d8:	mov	x29, sp
  4032dc:	stp	x19, x20, [sp, #16]
  4032e0:	mov	x19, x1
  4032e4:	mov	x20, x0
  4032e8:	add	x1, sp, #0x28
  4032ec:	bl	402888 <ferror@plt+0x1178>
  4032f0:	cbz	w0, 403328 <ferror@plt+0x1c18>
  4032f4:	bl	4016a0 <__errno_location@plt>
  4032f8:	ldr	w1, [x0]
  4032fc:	adrp	x2, 416000 <ferror@plt+0x148f0>
  403300:	mov	x3, x20
  403304:	ldr	w0, [x2, #488]
  403308:	mov	x2, x19
  40330c:	cbz	w1, 40331c <ferror@plt+0x1c0c>
  403310:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403314:	add	x1, x1, #0x988
  403318:	bl	4016f0 <err@plt>
  40331c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403320:	add	x1, x1, #0x988
  403324:	bl	401670 <errx@plt>
  403328:	ldp	x19, x20, [sp, #16]
  40332c:	ldr	x0, [sp, #40]
  403330:	ldp	x29, x30, [sp], #48
  403334:	ret
  403338:	stp	x29, x30, [sp, #-32]!
  40333c:	mov	x29, sp
  403340:	str	x19, [sp, #16]
  403344:	mov	x19, x1
  403348:	mov	x1, x2
  40334c:	bl	4030b0 <ferror@plt+0x19a0>
  403350:	fcvtzs	d2, d0
  403354:	mov	x0, #0x848000000000        	// #145685290680320
  403358:	movk	x0, #0x412e, lsl #48
  40335c:	fmov	d1, x0
  403360:	scvtf	d3, d2
  403364:	fsub	d0, d0, d3
  403368:	fmul	d0, d0, d1
  40336c:	fcvtzs	d0, d0
  403370:	stp	d2, d0, [x19]
  403374:	ldr	x19, [sp, #16]
  403378:	ldp	x29, x30, [sp], #32
  40337c:	ret
  403380:	mov	w2, w0
  403384:	mov	x0, x1
  403388:	and	w1, w2, #0xf000
  40338c:	add	x14, x0, #0x1
  403390:	cmp	w1, #0x4, lsl #12
  403394:	add	x13, x0, #0x2
  403398:	add	x12, x0, #0x3
  40339c:	add	x11, x0, #0x4
  4033a0:	add	x10, x0, #0x5
  4033a4:	add	x9, x0, #0x6
  4033a8:	add	x8, x0, #0x7
  4033ac:	add	x7, x0, #0x8
  4033b0:	add	x6, x0, #0x9
  4033b4:	b.eq	403520 <ferror@plt+0x1e10>  // b.none
  4033b8:	cmp	w1, #0xa, lsl #12
  4033bc:	b.eq	403414 <ferror@plt+0x1d04>  // b.none
  4033c0:	cmp	w1, #0x2, lsl #12
  4033c4:	b.eq	403540 <ferror@plt+0x1e30>  // b.none
  4033c8:	cmp	w1, #0x6, lsl #12
  4033cc:	b.eq	403530 <ferror@plt+0x1e20>  // b.none
  4033d0:	cmp	w1, #0xc, lsl #12
  4033d4:	b.eq	403550 <ferror@plt+0x1e40>  // b.none
  4033d8:	cmp	w1, #0x1, lsl #12
  4033dc:	b.eq	403560 <ferror@plt+0x1e50>  // b.none
  4033e0:	cmp	w1, #0x8, lsl #12
  4033e4:	b.eq	403570 <ferror@plt+0x1e60>  // b.none
  4033e8:	mov	x4, x6
  4033ec:	mov	x6, x7
  4033f0:	mov	x7, x8
  4033f4:	mov	x8, x9
  4033f8:	mov	x9, x10
  4033fc:	mov	x10, x11
  403400:	mov	x11, x12
  403404:	mov	x12, x13
  403408:	mov	x13, x14
  40340c:	mov	x14, x0
  403410:	b	403420 <ferror@plt+0x1d10>
  403414:	mov	x4, x0
  403418:	mov	w1, #0x6c                  	// #108
  40341c:	strb	w1, [x4], #10
  403420:	tst	x2, #0x100
  403424:	mov	w5, #0x2d                  	// #45
  403428:	mov	w3, #0x72                  	// #114
  40342c:	csel	w3, w3, w5, ne  // ne = any
  403430:	tst	x2, #0x80
  403434:	strb	w3, [x14]
  403438:	mov	w3, #0x77                  	// #119
  40343c:	csel	w3, w3, w5, ne  // ne = any
  403440:	strb	w3, [x13]
  403444:	and	w1, w2, #0x40
  403448:	tbz	w2, #11, 4034e8 <ferror@plt+0x1dd8>
  40344c:	cmp	w1, #0x0
  403450:	mov	w3, #0x53                  	// #83
  403454:	mov	w1, #0x73                  	// #115
  403458:	csel	w1, w1, w3, ne  // ne = any
  40345c:	tst	x2, #0x20
  403460:	strb	w1, [x12]
  403464:	mov	w5, #0x2d                  	// #45
  403468:	mov	w3, #0x72                  	// #114
  40346c:	csel	w3, w3, w5, ne  // ne = any
  403470:	tst	x2, #0x10
  403474:	strb	w3, [x11]
  403478:	mov	w3, #0x77                  	// #119
  40347c:	csel	w3, w3, w5, ne  // ne = any
  403480:	strb	w3, [x10]
  403484:	and	w1, w2, #0x8
  403488:	tbz	w2, #10, 403510 <ferror@plt+0x1e00>
  40348c:	cmp	w1, #0x0
  403490:	mov	w3, #0x53                  	// #83
  403494:	mov	w1, #0x73                  	// #115
  403498:	csel	w1, w1, w3, ne  // ne = any
  40349c:	tst	x2, #0x4
  4034a0:	strb	w1, [x9]
  4034a4:	mov	w5, #0x2d                  	// #45
  4034a8:	mov	w3, #0x72                  	// #114
  4034ac:	csel	w3, w3, w5, ne  // ne = any
  4034b0:	tst	x2, #0x2
  4034b4:	strb	w3, [x8]
  4034b8:	mov	w3, #0x77                  	// #119
  4034bc:	csel	w3, w3, w5, ne  // ne = any
  4034c0:	strb	w3, [x7]
  4034c4:	and	w1, w2, #0x1
  4034c8:	tbz	w2, #9, 4034f8 <ferror@plt+0x1de8>
  4034cc:	cmp	w1, #0x0
  4034d0:	mov	w2, #0x54                  	// #84
  4034d4:	mov	w1, #0x74                  	// #116
  4034d8:	csel	w1, w1, w2, ne  // ne = any
  4034dc:	strb	w1, [x6]
  4034e0:	strb	wzr, [x4]
  4034e4:	ret
  4034e8:	cmp	w1, #0x0
  4034ec:	mov	w1, #0x78                  	// #120
  4034f0:	csel	w1, w1, w5, ne  // ne = any
  4034f4:	b	40345c <ferror@plt+0x1d4c>
  4034f8:	cmp	w1, #0x0
  4034fc:	mov	w1, #0x78                  	// #120
  403500:	csel	w1, w1, w5, ne  // ne = any
  403504:	strb	w1, [x6]
  403508:	strb	wzr, [x4]
  40350c:	ret
  403510:	cmp	w1, #0x0
  403514:	mov	w1, #0x78                  	// #120
  403518:	csel	w1, w1, w5, ne  // ne = any
  40351c:	b	40349c <ferror@plt+0x1d8c>
  403520:	mov	x4, x0
  403524:	mov	w1, #0x64                  	// #100
  403528:	strb	w1, [x4], #10
  40352c:	b	403420 <ferror@plt+0x1d10>
  403530:	mov	x4, x0
  403534:	mov	w1, #0x62                  	// #98
  403538:	strb	w1, [x4], #10
  40353c:	b	403420 <ferror@plt+0x1d10>
  403540:	mov	x4, x0
  403544:	mov	w1, #0x63                  	// #99
  403548:	strb	w1, [x4], #10
  40354c:	b	403420 <ferror@plt+0x1d10>
  403550:	mov	x4, x0
  403554:	mov	w1, #0x73                  	// #115
  403558:	strb	w1, [x4], #10
  40355c:	b	403420 <ferror@plt+0x1d10>
  403560:	mov	x4, x0
  403564:	mov	w1, #0x70                  	// #112
  403568:	strb	w1, [x4], #10
  40356c:	b	403420 <ferror@plt+0x1d10>
  403570:	mov	x4, x0
  403574:	mov	w1, #0x2d                  	// #45
  403578:	strb	w1, [x4], #10
  40357c:	b	403420 <ferror@plt+0x1d10>
  403580:	stp	x29, x30, [sp, #-96]!
  403584:	mov	x29, sp
  403588:	stp	x19, x20, [sp, #16]
  40358c:	stp	x21, x22, [sp, #32]
  403590:	add	x21, sp, #0x38
  403594:	mov	x4, x21
  403598:	tbz	w0, #1, 4035a8 <ferror@plt+0x1e98>
  40359c:	add	x4, x21, #0x1
  4035a0:	mov	w2, #0x20                  	// #32
  4035a4:	strb	w2, [sp, #56]
  4035a8:	mov	w2, #0xa                   	// #10
  4035ac:	mov	x5, #0x1                   	// #1
  4035b0:	lsl	x3, x5, x2
  4035b4:	cmp	x1, x3
  4035b8:	b.cc	4036cc <ferror@plt+0x1fbc>  // b.lo, b.ul, b.last
  4035bc:	add	w2, w2, #0xa
  4035c0:	cmp	w2, #0x46
  4035c4:	b.ne	4035b0 <ferror@plt+0x1ea0>  // b.any
  4035c8:	mov	w19, #0x3c                  	// #60
  4035cc:	mov	w8, #0xcccd                	// #52429
  4035d0:	adrp	x6, 404000 <ferror@plt+0x28f0>
  4035d4:	movk	w8, #0xcccc, lsl #16
  4035d8:	add	x6, x6, #0x9c0
  4035dc:	mov	x5, #0xffffffffffffffff    	// #-1
  4035e0:	and	w7, w0, #0x1
  4035e4:	umull	x8, w19, w8
  4035e8:	lsl	x5, x5, x19
  4035ec:	lsr	x19, x1, x19
  4035f0:	bic	x5, x1, x5
  4035f4:	mov	w3, w19
  4035f8:	lsr	x8, x8, #35
  4035fc:	ldrsb	w1, [x6, w8, sxtw]
  403600:	strb	w1, [x4]
  403604:	cmp	w1, #0x42
  403608:	add	x1, x4, #0x1
  40360c:	csel	w7, w7, wzr, ne  // ne = any
  403610:	cbz	w7, 403620 <ferror@plt+0x1f10>
  403614:	add	x1, x4, #0x3
  403618:	mov	w6, #0x4269                	// #17001
  40361c:	sturh	w6, [x4, #1]
  403620:	strb	wzr, [x1]
  403624:	cbz	x5, 4036e0 <ferror@plt+0x1fd0>
  403628:	sub	w2, w2, #0x14
  40362c:	lsr	x2, x5, x2
  403630:	tbz	w0, #2, 403714 <ferror@plt+0x2004>
  403634:	add	x2, x2, #0x5
  403638:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40363c:	movk	x0, #0xcccd
  403640:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403644:	movk	x4, #0x1999, lsl #48
  403648:	umulh	x20, x2, x0
  40364c:	lsr	x20, x20, #3
  403650:	mul	x1, x20, x0
  403654:	umulh	x0, x20, x0
  403658:	ror	x1, x1, #1
  40365c:	lsr	x0, x0, #3
  403660:	cmp	x1, x4
  403664:	csel	x20, x20, x0, hi  // hi = pmore
  403668:	cbz	x20, 4036e0 <ferror@plt+0x1fd0>
  40366c:	bl	401450 <localeconv@plt>
  403670:	cbz	x0, 403744 <ferror@plt+0x2034>
  403674:	ldr	x4, [x0]
  403678:	cbz	x4, 403744 <ferror@plt+0x2034>
  40367c:	ldrsb	w1, [x4]
  403680:	adrp	x0, 404000 <ferror@plt+0x28f0>
  403684:	add	x0, x0, #0x9b8
  403688:	cmp	w1, #0x0
  40368c:	csel	x4, x0, x4, eq  // eq = none
  403690:	mov	x6, x21
  403694:	mov	x5, x20
  403698:	mov	w3, w19
  40369c:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4036a0:	add	x2, x2, #0x9c8
  4036a4:	add	x22, sp, #0x40
  4036a8:	mov	x1, #0x20                  	// #32
  4036ac:	mov	x0, x22
  4036b0:	bl	401440 <snprintf@plt>
  4036b4:	mov	x0, x22
  4036b8:	bl	401500 <strdup@plt>
  4036bc:	ldp	x19, x20, [sp, #16]
  4036c0:	ldp	x21, x22, [sp, #32]
  4036c4:	ldp	x29, x30, [sp], #96
  4036c8:	ret
  4036cc:	subs	w19, w2, #0xa
  4036d0:	b.ne	4035cc <ferror@plt+0x1ebc>  // b.any
  4036d4:	mov	w3, w1
  4036d8:	mov	w0, #0x42                  	// #66
  4036dc:	strh	w0, [x4]
  4036e0:	mov	x4, x21
  4036e4:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4036e8:	add	x2, x2, #0x9d8
  4036ec:	add	x22, sp, #0x40
  4036f0:	mov	x1, #0x20                  	// #32
  4036f4:	mov	x0, x22
  4036f8:	bl	401440 <snprintf@plt>
  4036fc:	mov	x0, x22
  403700:	bl	401500 <strdup@plt>
  403704:	ldp	x19, x20, [sp, #16]
  403708:	ldp	x21, x22, [sp, #32]
  40370c:	ldp	x29, x30, [sp], #96
  403710:	ret
  403714:	add	x2, x2, #0x32
  403718:	mov	x5, #0xf5c3                	// #62915
  40371c:	movk	x5, #0x5c28, lsl #16
  403720:	lsr	x20, x2, #2
  403724:	movk	x5, #0xc28f, lsl #32
  403728:	movk	x5, #0x28f5, lsl #48
  40372c:	umulh	x20, x20, x5
  403730:	lsr	x20, x20, #2
  403734:	cmp	x20, #0xa
  403738:	b.ne	403668 <ferror@plt+0x1f58>  // b.any
  40373c:	add	w3, w19, #0x1
  403740:	b	4036e0 <ferror@plt+0x1fd0>
  403744:	adrp	x4, 404000 <ferror@plt+0x28f0>
  403748:	add	x4, x4, #0x9b8
  40374c:	b	403690 <ferror@plt+0x1f80>
  403750:	cbz	x0, 40384c <ferror@plt+0x213c>
  403754:	stp	x29, x30, [sp, #-64]!
  403758:	mov	x29, sp
  40375c:	stp	x19, x20, [sp, #16]
  403760:	mov	x20, x0
  403764:	ldrsb	w4, [x0]
  403768:	cbz	w4, 40383c <ferror@plt+0x212c>
  40376c:	cmp	x1, #0x0
  403770:	stp	x21, x22, [sp, #32]
  403774:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403778:	stp	x23, x24, [sp, #48]
  40377c:	mov	x21, x2
  403780:	mov	x23, x1
  403784:	mov	x22, x3
  403788:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40378c:	b.eq	403834 <ferror@plt+0x2124>  // b.none
  403790:	mov	x19, #0x0                   	// #0
  403794:	nop
  403798:	cmp	w4, #0x2c
  40379c:	ldrsb	w4, [x20, #1]
  4037a0:	b.eq	4037cc <ferror@plt+0x20bc>  // b.none
  4037a4:	cbz	w4, 4037d4 <ferror@plt+0x20c4>
  4037a8:	add	x20, x20, #0x1
  4037ac:	cmp	x21, x19
  4037b0:	b.hi	403798 <ferror@plt+0x2088>  // b.pmore
  4037b4:	mov	w0, #0xfffffffe            	// #-2
  4037b8:	ldp	x19, x20, [sp, #16]
  4037bc:	ldp	x21, x22, [sp, #32]
  4037c0:	ldp	x23, x24, [sp, #48]
  4037c4:	ldp	x29, x30, [sp], #64
  4037c8:	ret
  4037cc:	mov	x24, x20
  4037d0:	cbnz	w4, 4037d8 <ferror@plt+0x20c8>
  4037d4:	add	x24, x20, #0x1
  4037d8:	cmp	x0, x24
  4037dc:	b.cs	403834 <ferror@plt+0x2124>  // b.hs, b.nlast
  4037e0:	sub	x1, x24, x0
  4037e4:	blr	x22
  4037e8:	cmn	w0, #0x1
  4037ec:	b.eq	403834 <ferror@plt+0x2124>  // b.none
  4037f0:	str	w0, [x23, x19, lsl #2]
  4037f4:	add	x19, x19, #0x1
  4037f8:	ldrsb	w0, [x24]
  4037fc:	cbz	w0, 40381c <ferror@plt+0x210c>
  403800:	mov	x0, x20
  403804:	ldrsb	w4, [x0, #1]!
  403808:	cbz	w4, 40381c <ferror@plt+0x210c>
  40380c:	cmp	x21, x19
  403810:	b.ls	4037b4 <ferror@plt+0x20a4>  // b.plast
  403814:	mov	x20, x0
  403818:	b	403798 <ferror@plt+0x2088>
  40381c:	mov	w0, w19
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldp	x21, x22, [sp, #32]
  403828:	ldp	x23, x24, [sp, #48]
  40382c:	ldp	x29, x30, [sp], #64
  403830:	ret
  403834:	ldp	x21, x22, [sp, #32]
  403838:	ldp	x23, x24, [sp, #48]
  40383c:	mov	w0, #0xffffffff            	// #-1
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x29, x30, [sp], #64
  403848:	ret
  40384c:	mov	w0, #0xffffffff            	// #-1
  403850:	ret
  403854:	nop
  403858:	cbz	x0, 4038d4 <ferror@plt+0x21c4>
  40385c:	stp	x29, x30, [sp, #-32]!
  403860:	mov	x29, sp
  403864:	str	x19, [sp, #16]
  403868:	mov	x19, x3
  40386c:	mov	x3, x4
  403870:	cmp	x19, #0x0
  403874:	ldrsb	w4, [x0]
  403878:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40387c:	b.eq	4038cc <ferror@plt+0x21bc>  // b.none
  403880:	ldr	x5, [x19]
  403884:	cmp	x5, x2
  403888:	b.hi	4038cc <ferror@plt+0x21bc>  // b.pmore
  40388c:	cmp	w4, #0x2b
  403890:	b.eq	4038bc <ferror@plt+0x21ac>  // b.none
  403894:	str	xzr, [x19]
  403898:	bl	403750 <ferror@plt+0x2040>
  40389c:	cmp	w0, #0x0
  4038a0:	b.le	4038b0 <ferror@plt+0x21a0>
  4038a4:	ldr	x1, [x19]
  4038a8:	add	x1, x1, w0, sxtw
  4038ac:	str	x1, [x19]
  4038b0:	ldr	x19, [sp, #16]
  4038b4:	ldp	x29, x30, [sp], #32
  4038b8:	ret
  4038bc:	add	x0, x0, #0x1
  4038c0:	add	x1, x1, x5, lsl #2
  4038c4:	sub	x2, x2, x5
  4038c8:	b	403898 <ferror@plt+0x2188>
  4038cc:	mov	w0, #0xffffffff            	// #-1
  4038d0:	b	4038b0 <ferror@plt+0x21a0>
  4038d4:	mov	w0, #0xffffffff            	// #-1
  4038d8:	ret
  4038dc:	nop
  4038e0:	cmp	x2, #0x0
  4038e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4038e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4038ec:	b.eq	4039c8 <ferror@plt+0x22b8>  // b.none
  4038f0:	stp	x29, x30, [sp, #-64]!
  4038f4:	mov	x29, sp
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	mov	x20, x2
  403900:	mov	x19, x0
  403904:	stp	x21, x22, [sp, #32]
  403908:	mov	w21, #0x1                   	// #1
  40390c:	str	x23, [sp, #48]
  403910:	mov	x23, x1
  403914:	ldrsb	w3, [x0]
  403918:	cbz	w3, 4039b0 <ferror@plt+0x22a0>
  40391c:	nop
  403920:	cmp	w3, #0x2c
  403924:	ldrsb	w3, [x19, #1]
  403928:	b.eq	403940 <ferror@plt+0x2230>  // b.none
  40392c:	cbz	w3, 40398c <ferror@plt+0x227c>
  403930:	add	x19, x19, #0x1
  403934:	cmp	w3, #0x2c
  403938:	ldrsb	w3, [x19, #1]
  40393c:	b.ne	40392c <ferror@plt+0x221c>  // b.any
  403940:	mov	x22, x19
  403944:	cbz	w3, 40398c <ferror@plt+0x227c>
  403948:	cmp	x0, x22
  40394c:	b.cs	403998 <ferror@plt+0x2288>  // b.hs, b.nlast
  403950:	sub	x1, x22, x0
  403954:	blr	x20
  403958:	tbnz	w0, #31, 40399c <ferror@plt+0x228c>
  40395c:	asr	w2, w0, #3
  403960:	and	w0, w0, #0x7
  403964:	lsl	w0, w21, w0
  403968:	ldrb	w1, [x23, w2, sxtw]
  40396c:	orr	w0, w0, w1
  403970:	strb	w0, [x23, w2, sxtw]
  403974:	ldrsb	w0, [x22]
  403978:	cbz	w0, 4039b0 <ferror@plt+0x22a0>
  40397c:	ldrsb	w3, [x19, #1]!
  403980:	cbz	w3, 4039b0 <ferror@plt+0x22a0>
  403984:	mov	x0, x19
  403988:	b	403920 <ferror@plt+0x2210>
  40398c:	add	x22, x19, #0x1
  403990:	cmp	x0, x22
  403994:	b.cc	403950 <ferror@plt+0x2240>  // b.lo, b.ul, b.last
  403998:	mov	w0, #0xffffffff            	// #-1
  40399c:	ldp	x19, x20, [sp, #16]
  4039a0:	ldp	x21, x22, [sp, #32]
  4039a4:	ldr	x23, [sp, #48]
  4039a8:	ldp	x29, x30, [sp], #64
  4039ac:	ret
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	ldp	x19, x20, [sp, #16]
  4039b8:	ldp	x21, x22, [sp, #32]
  4039bc:	ldr	x23, [sp, #48]
  4039c0:	ldp	x29, x30, [sp], #64
  4039c4:	ret
  4039c8:	mov	w0, #0xffffffea            	// #-22
  4039cc:	ret
  4039d0:	cmp	x2, #0x0
  4039d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4039d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039dc:	b.eq	403a9c <ferror@plt+0x238c>  // b.none
  4039e0:	stp	x29, x30, [sp, #-48]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	mov	x19, x0
  4039f0:	stp	x21, x22, [sp, #32]
  4039f4:	mov	x21, x2
  4039f8:	mov	x22, x1
  4039fc:	ldrsb	w3, [x0]
  403a00:	cbz	w3, 403a88 <ferror@plt+0x2378>
  403a04:	nop
  403a08:	cmp	w3, #0x2c
  403a0c:	ldrsb	w3, [x19, #1]
  403a10:	b.eq	403a28 <ferror@plt+0x2318>  // b.none
  403a14:	cbz	w3, 403a68 <ferror@plt+0x2358>
  403a18:	add	x19, x19, #0x1
  403a1c:	cmp	w3, #0x2c
  403a20:	ldrsb	w3, [x19, #1]
  403a24:	b.ne	403a14 <ferror@plt+0x2304>  // b.any
  403a28:	mov	x20, x19
  403a2c:	cbz	w3, 403a68 <ferror@plt+0x2358>
  403a30:	cmp	x0, x20
  403a34:	b.cs	403a74 <ferror@plt+0x2364>  // b.hs, b.nlast
  403a38:	sub	x1, x20, x0
  403a3c:	blr	x21
  403a40:	tbnz	x0, #63, 403a78 <ferror@plt+0x2368>
  403a44:	ldr	x2, [x22]
  403a48:	orr	x0, x2, x0
  403a4c:	str	x0, [x22]
  403a50:	ldrsb	w0, [x20]
  403a54:	cbz	w0, 403a88 <ferror@plt+0x2378>
  403a58:	ldrsb	w3, [x19, #1]!
  403a5c:	cbz	w3, 403a88 <ferror@plt+0x2378>
  403a60:	mov	x0, x19
  403a64:	b	403a08 <ferror@plt+0x22f8>
  403a68:	add	x20, x19, #0x1
  403a6c:	cmp	x0, x20
  403a70:	b.cc	403a38 <ferror@plt+0x2328>  // b.lo, b.ul, b.last
  403a74:	mov	w0, #0xffffffff            	// #-1
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldp	x29, x30, [sp], #48
  403a84:	ret
  403a88:	mov	w0, #0x0                   	// #0
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x29, x30, [sp], #48
  403a98:	ret
  403a9c:	mov	w0, #0xffffffea            	// #-22
  403aa0:	ret
  403aa4:	nop
  403aa8:	stp	x29, x30, [sp, #-80]!
  403aac:	mov	x29, sp
  403ab0:	str	xzr, [sp, #72]
  403ab4:	cbz	x0, 403b44 <ferror@plt+0x2434>
  403ab8:	stp	x19, x20, [sp, #16]
  403abc:	mov	x19, x0
  403ac0:	mov	x20, x2
  403ac4:	stp	x21, x22, [sp, #32]
  403ac8:	mov	w21, w3
  403acc:	str	x23, [sp, #48]
  403ad0:	mov	x23, x1
  403ad4:	str	w3, [x1]
  403ad8:	str	w3, [x2]
  403adc:	bl	4016a0 <__errno_location@plt>
  403ae0:	str	wzr, [x0]
  403ae4:	mov	x22, x0
  403ae8:	ldrsb	w0, [x19]
  403aec:	cmp	w0, #0x3a
  403af0:	b.eq	403b50 <ferror@plt+0x2440>  // b.none
  403af4:	add	x1, sp, #0x48
  403af8:	mov	x0, x19
  403afc:	mov	w2, #0xa                   	// #10
  403b00:	bl	4015c0 <strtol@plt>
  403b04:	str	w0, [x23]
  403b08:	str	w0, [x20]
  403b0c:	ldr	w0, [x22]
  403b10:	cbnz	w0, 403b88 <ferror@plt+0x2478>
  403b14:	ldr	x1, [sp, #72]
  403b18:	cmp	x1, #0x0
  403b1c:	ccmp	x1, x19, #0x4, ne  // ne = any
  403b20:	b.eq	403b88 <ferror@plt+0x2478>  // b.none
  403b24:	ldrsb	w2, [x1]
  403b28:	cmp	w2, #0x3a
  403b2c:	b.eq	403b9c <ferror@plt+0x248c>  // b.none
  403b30:	cmp	w2, #0x2d
  403b34:	b.eq	403bb8 <ferror@plt+0x24a8>  // b.none
  403b38:	ldp	x19, x20, [sp, #16]
  403b3c:	ldp	x21, x22, [sp, #32]
  403b40:	ldr	x23, [sp, #48]
  403b44:	mov	w0, #0x0                   	// #0
  403b48:	ldp	x29, x30, [sp], #80
  403b4c:	ret
  403b50:	add	x19, x19, #0x1
  403b54:	add	x1, sp, #0x48
  403b58:	mov	x0, x19
  403b5c:	mov	w2, #0xa                   	// #10
  403b60:	bl	4015c0 <strtol@plt>
  403b64:	str	w0, [x20]
  403b68:	ldr	w0, [x22]
  403b6c:	cbnz	w0, 403b88 <ferror@plt+0x2478>
  403b70:	ldr	x0, [sp, #72]
  403b74:	cbz	x0, 403b88 <ferror@plt+0x2478>
  403b78:	ldrsb	w1, [x0]
  403b7c:	cmp	w1, #0x0
  403b80:	ccmp	x0, x19, #0x4, eq  // eq = none
  403b84:	b.ne	403b38 <ferror@plt+0x2428>  // b.any
  403b88:	mov	w0, #0xffffffff            	// #-1
  403b8c:	ldp	x19, x20, [sp, #16]
  403b90:	ldp	x21, x22, [sp, #32]
  403b94:	ldr	x23, [sp, #48]
  403b98:	b	403b48 <ferror@plt+0x2438>
  403b9c:	ldrsb	w2, [x1, #1]
  403ba0:	cbnz	w2, 403bb8 <ferror@plt+0x24a8>
  403ba4:	ldr	x23, [sp, #48]
  403ba8:	str	w21, [x20]
  403bac:	ldp	x19, x20, [sp, #16]
  403bb0:	ldp	x21, x22, [sp, #32]
  403bb4:	b	403b48 <ferror@plt+0x2438>
  403bb8:	str	wzr, [x22]
  403bbc:	add	x19, x1, #0x1
  403bc0:	mov	x0, x19
  403bc4:	add	x1, sp, #0x48
  403bc8:	mov	w2, #0xa                   	// #10
  403bcc:	str	xzr, [sp, #72]
  403bd0:	bl	4015c0 <strtol@plt>
  403bd4:	str	w0, [x20]
  403bd8:	ldr	w0, [x22]
  403bdc:	cbz	w0, 403b70 <ferror@plt+0x2460>
  403be0:	b	403b88 <ferror@plt+0x2478>
  403be4:	nop
  403be8:	cmp	x1, #0x0
  403bec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bf0:	b.eq	403cb0 <ferror@plt+0x25a0>  // b.none
  403bf4:	stp	x29, x30, [sp, #-64]!
  403bf8:	mov	x29, sp
  403bfc:	stp	x19, x20, [sp, #16]
  403c00:	mov	x19, x1
  403c04:	str	x21, [sp, #32]
  403c08:	b	403c2c <ferror@plt+0x251c>
  403c0c:	cmp	x20, #0x0
  403c10:	add	x19, x3, x4
  403c14:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403c18:	ccmp	x21, x4, #0x0, ne  // ne = any
  403c1c:	b.ne	403c9c <ferror@plt+0x258c>  // b.any
  403c20:	bl	4014a0 <strncmp@plt>
  403c24:	cbnz	w0, 403c9c <ferror@plt+0x258c>
  403c28:	add	x0, x20, x21
  403c2c:	add	x1, sp, #0x30
  403c30:	bl	402608 <ferror@plt+0xef8>
  403c34:	add	x1, sp, #0x38
  403c38:	mov	x20, x0
  403c3c:	mov	x0, x19
  403c40:	bl	402608 <ferror@plt+0xef8>
  403c44:	ldp	x21, x4, [sp, #48]
  403c48:	mov	x3, x0
  403c4c:	mov	x1, x3
  403c50:	mov	x0, x20
  403c54:	mov	x2, x21
  403c58:	adds	x5, x21, x4
  403c5c:	b.eq	403c88 <ferror@plt+0x2578>  // b.none
  403c60:	cmp	x5, #0x1
  403c64:	b.ne	403c0c <ferror@plt+0x24fc>  // b.any
  403c68:	cbz	x20, 403c78 <ferror@plt+0x2568>
  403c6c:	ldrsb	w5, [x20]
  403c70:	cmp	w5, #0x2f
  403c74:	b.eq	403c88 <ferror@plt+0x2578>  // b.none
  403c78:	cbz	x3, 403c9c <ferror@plt+0x258c>
  403c7c:	ldrsb	w5, [x3]
  403c80:	cmp	w5, #0x2f
  403c84:	b.ne	403c0c <ferror@plt+0x24fc>  // b.any
  403c88:	mov	w0, #0x1                   	// #1
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldr	x21, [sp, #32]
  403c94:	ldp	x29, x30, [sp], #64
  403c98:	ret
  403c9c:	mov	w0, #0x0                   	// #0
  403ca0:	ldp	x19, x20, [sp, #16]
  403ca4:	ldr	x21, [sp, #32]
  403ca8:	ldp	x29, x30, [sp], #64
  403cac:	ret
  403cb0:	mov	w0, #0x0                   	// #0
  403cb4:	ret
  403cb8:	stp	x29, x30, [sp, #-64]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	mov	x19, x1
  403cc8:	orr	x1, x0, x1
  403ccc:	cbz	x1, 403d4c <ferror@plt+0x263c>
  403cd0:	stp	x21, x22, [sp, #32]
  403cd4:	mov	x20, x0
  403cd8:	mov	x21, x2
  403cdc:	cbz	x0, 403d60 <ferror@plt+0x2650>
  403ce0:	cbz	x19, 403d78 <ferror@plt+0x2668>
  403ce4:	stp	x23, x24, [sp, #48]
  403ce8:	bl	4013a0 <strlen@plt>
  403cec:	mov	x23, x0
  403cf0:	mvn	x0, x0
  403cf4:	mov	x22, #0x0                   	// #0
  403cf8:	cmp	x21, x0
  403cfc:	b.hi	403d34 <ferror@plt+0x2624>  // b.pmore
  403d00:	add	x24, x21, x23
  403d04:	add	x0, x24, #0x1
  403d08:	bl	401470 <malloc@plt>
  403d0c:	mov	x22, x0
  403d10:	cbz	x0, 403d34 <ferror@plt+0x2624>
  403d14:	mov	x1, x20
  403d18:	mov	x2, x23
  403d1c:	bl	401370 <memcpy@plt>
  403d20:	mov	x2, x21
  403d24:	mov	x1, x19
  403d28:	add	x0, x22, x23
  403d2c:	bl	401370 <memcpy@plt>
  403d30:	strb	wzr, [x22, x24]
  403d34:	mov	x0, x22
  403d38:	ldp	x19, x20, [sp, #16]
  403d3c:	ldp	x21, x22, [sp, #32]
  403d40:	ldp	x23, x24, [sp, #48]
  403d44:	ldp	x29, x30, [sp], #64
  403d48:	ret
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	adrp	x0, 404000 <ferror@plt+0x28f0>
  403d54:	ldp	x29, x30, [sp], #64
  403d58:	add	x0, x0, #0x4a8
  403d5c:	b	401500 <strdup@plt>
  403d60:	mov	x0, x19
  403d64:	mov	x1, x2
  403d68:	ldp	x19, x20, [sp, #16]
  403d6c:	ldp	x21, x22, [sp, #32]
  403d70:	ldp	x29, x30, [sp], #64
  403d74:	b	4015f0 <strndup@plt>
  403d78:	ldp	x19, x20, [sp, #16]
  403d7c:	ldp	x21, x22, [sp, #32]
  403d80:	ldp	x29, x30, [sp], #64
  403d84:	b	401500 <strdup@plt>
  403d88:	stp	x29, x30, [sp, #-32]!
  403d8c:	mov	x2, #0x0                   	// #0
  403d90:	mov	x29, sp
  403d94:	stp	x19, x20, [sp, #16]
  403d98:	mov	x20, x0
  403d9c:	mov	x19, x1
  403da0:	cbz	x1, 403db0 <ferror@plt+0x26a0>
  403da4:	mov	x0, x1
  403da8:	bl	4013a0 <strlen@plt>
  403dac:	mov	x2, x0
  403db0:	mov	x1, x19
  403db4:	mov	x0, x20
  403db8:	ldp	x19, x20, [sp, #16]
  403dbc:	ldp	x29, x30, [sp], #32
  403dc0:	b	403cb8 <ferror@plt+0x25a8>
  403dc4:	nop
  403dc8:	stp	x29, x30, [sp, #-288]!
  403dcc:	mov	w9, #0xffffffd0            	// #-48
  403dd0:	mov	w8, #0xffffff80            	// #-128
  403dd4:	mov	x29, sp
  403dd8:	add	x10, sp, #0xf0
  403ddc:	add	x11, sp, #0x120
  403de0:	stp	x11, x11, [sp, #80]
  403de4:	str	x10, [sp, #96]
  403de8:	stp	w9, w8, [sp, #104]
  403dec:	ldp	x10, x11, [sp, #80]
  403df0:	str	x19, [sp, #16]
  403df4:	ldp	x8, x9, [sp, #96]
  403df8:	mov	x19, x0
  403dfc:	add	x0, sp, #0x48
  403e00:	stp	x10, x11, [sp, #32]
  403e04:	stp	x8, x9, [sp, #48]
  403e08:	str	q0, [sp, #112]
  403e0c:	str	q1, [sp, #128]
  403e10:	str	q2, [sp, #144]
  403e14:	str	q3, [sp, #160]
  403e18:	str	q4, [sp, #176]
  403e1c:	str	q5, [sp, #192]
  403e20:	str	q6, [sp, #208]
  403e24:	str	q7, [sp, #224]
  403e28:	stp	x2, x3, [sp, #240]
  403e2c:	add	x2, sp, #0x20
  403e30:	stp	x4, x5, [sp, #256]
  403e34:	stp	x6, x7, [sp, #272]
  403e38:	bl	4015e0 <vasprintf@plt>
  403e3c:	tbnz	w0, #31, 403e6c <ferror@plt+0x275c>
  403e40:	ldr	x1, [sp, #72]
  403e44:	sxtw	x2, w0
  403e48:	mov	x0, x19
  403e4c:	bl	403cb8 <ferror@plt+0x25a8>
  403e50:	mov	x19, x0
  403e54:	ldr	x0, [sp, #72]
  403e58:	bl	4015d0 <free@plt>
  403e5c:	mov	x0, x19
  403e60:	ldr	x19, [sp, #16]
  403e64:	ldp	x29, x30, [sp], #288
  403e68:	ret
  403e6c:	mov	x19, #0x0                   	// #0
  403e70:	mov	x0, x19
  403e74:	ldr	x19, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #288
  403e7c:	ret
  403e80:	stp	x29, x30, [sp, #-80]!
  403e84:	mov	x29, sp
  403e88:	stp	x21, x22, [sp, #32]
  403e8c:	ldr	x21, [x0]
  403e90:	stp	x19, x20, [sp, #16]
  403e94:	mov	x19, x0
  403e98:	ldrsb	w0, [x21]
  403e9c:	cbz	w0, 403fe0 <ferror@plt+0x28d0>
  403ea0:	mov	x0, x21
  403ea4:	mov	x22, x2
  403ea8:	stp	x23, x24, [sp, #48]
  403eac:	mov	x24, x1
  403eb0:	mov	w23, w3
  403eb4:	mov	x1, x2
  403eb8:	bl	401600 <strspn@plt>
  403ebc:	add	x20, x21, x0
  403ec0:	ldrsb	w21, [x21, x0]
  403ec4:	cbz	w21, 403fa4 <ferror@plt+0x2894>
  403ec8:	cbz	w23, 403f4c <ferror@plt+0x283c>
  403ecc:	adrp	x0, 404000 <ferror@plt+0x28f0>
  403ed0:	mov	w1, w21
  403ed4:	add	x0, x0, #0x9e0
  403ed8:	bl	401610 <strchr@plt>
  403edc:	cbz	x0, 403f7c <ferror@plt+0x286c>
  403ee0:	add	x1, sp, #0x48
  403ee4:	add	x23, x20, #0x1
  403ee8:	mov	x0, x23
  403eec:	strb	w21, [sp, #72]
  403ef0:	strb	wzr, [sp, #73]
  403ef4:	bl	402690 <ferror@plt+0xf80>
  403ef8:	add	x1, x20, x0
  403efc:	str	x0, [x24]
  403f00:	ldrsb	w1, [x1, #1]
  403f04:	cmp	w1, #0x0
  403f08:	ccmp	w21, w1, #0x0, ne  // ne = any
  403f0c:	b.ne	403fa4 <ferror@plt+0x2894>  // b.any
  403f10:	add	x0, x0, #0x2
  403f14:	add	x21, x20, x0
  403f18:	ldrsb	w1, [x20, x0]
  403f1c:	cbz	w1, 403f2c <ferror@plt+0x281c>
  403f20:	mov	x0, x22
  403f24:	bl	401610 <strchr@plt>
  403f28:	cbz	x0, 403fa4 <ferror@plt+0x2894>
  403f2c:	mov	x20, x23
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	str	x21, [x19]
  403f38:	mov	x0, x20
  403f3c:	ldp	x19, x20, [sp, #16]
  403f40:	ldp	x21, x22, [sp, #32]
  403f44:	ldp	x29, x30, [sp], #80
  403f48:	ret
  403f4c:	mov	x1, x22
  403f50:	mov	x0, x20
  403f54:	bl	401680 <strcspn@plt>
  403f58:	str	x0, [x24]
  403f5c:	add	x0, x20, x0
  403f60:	ldp	x23, x24, [sp, #48]
  403f64:	str	x0, [x19]
  403f68:	mov	x0, x20
  403f6c:	ldp	x19, x20, [sp, #16]
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldp	x29, x30, [sp], #80
  403f78:	ret
  403f7c:	mov	x1, x22
  403f80:	mov	x0, x20
  403f84:	bl	402690 <ferror@plt+0xf80>
  403f88:	str	x0, [x24]
  403f8c:	add	x21, x20, x0
  403f90:	ldrsb	w1, [x20, x0]
  403f94:	cbz	w1, 403fc4 <ferror@plt+0x28b4>
  403f98:	mov	x0, x22
  403f9c:	bl	401610 <strchr@plt>
  403fa0:	cbnz	x0, 403fc4 <ferror@plt+0x28b4>
  403fa4:	ldp	x23, x24, [sp, #48]
  403fa8:	str	x20, [x19]
  403fac:	mov	x20, #0x0                   	// #0
  403fb0:	mov	x0, x20
  403fb4:	ldp	x19, x20, [sp, #16]
  403fb8:	ldp	x21, x22, [sp, #32]
  403fbc:	ldp	x29, x30, [sp], #80
  403fc0:	ret
  403fc4:	ldp	x23, x24, [sp, #48]
  403fc8:	str	x21, [x19]
  403fcc:	mov	x0, x20
  403fd0:	ldp	x19, x20, [sp, #16]
  403fd4:	ldp	x21, x22, [sp, #32]
  403fd8:	ldp	x29, x30, [sp], #80
  403fdc:	ret
  403fe0:	mov	x20, #0x0                   	// #0
  403fe4:	mov	x0, x20
  403fe8:	ldp	x19, x20, [sp, #16]
  403fec:	ldp	x21, x22, [sp, #32]
  403ff0:	ldp	x29, x30, [sp], #80
  403ff4:	ret
  403ff8:	stp	x29, x30, [sp, #-32]!
  403ffc:	mov	x29, sp
  404000:	str	x19, [sp, #16]
  404004:	mov	x19, x0
  404008:	b	404014 <ferror@plt+0x2904>
  40400c:	cmp	w0, #0xa
  404010:	b.eq	404034 <ferror@plt+0x2924>  // b.none
  404014:	mov	x0, x19
  404018:	bl	4014d0 <fgetc@plt>
  40401c:	cmn	w0, #0x1
  404020:	b.ne	40400c <ferror@plt+0x28fc>  // b.any
  404024:	mov	w0, #0x1                   	// #1
  404028:	ldr	x19, [sp, #16]
  40402c:	ldp	x29, x30, [sp], #32
  404030:	ret
  404034:	mov	w0, #0x0                   	// #0
  404038:	ldr	x19, [sp, #16]
  40403c:	ldp	x29, x30, [sp], #32
  404040:	ret
  404044:	nop
  404048:	sub	sp, sp, #0x450
  40404c:	stp	x29, x30, [sp]
  404050:	mov	x29, sp
  404054:	stp	x21, x22, [sp, #32]
  404058:	mov	x22, x1
  40405c:	mov	x21, x2
  404060:	mov	x1, #0x18                  	// #24
  404064:	stp	x23, x24, [sp, #48]
  404068:	mov	x23, x0
  40406c:	mov	x24, x3
  404070:	mov	x0, #0x1                   	// #1
  404074:	bl	4014f0 <calloc@plt>
  404078:	cbz	x0, 40411c <ferror@plt+0x2a0c>
  40407c:	stp	x19, x20, [sp, #16]
  404080:	mov	x19, x0
  404084:	str	x24, [x0]
  404088:	cbz	x21, 4041ac <ferror@plt+0x2a9c>
  40408c:	add	x0, sp, #0x48
  404090:	mov	x1, x21
  404094:	mov	x2, #0x100                 	// #256
  404098:	bl	4013c0 <mbstowcs@plt>
  40409c:	cbnz	x0, 404130 <ferror@plt+0x2a20>
  4040a0:	mov	x0, x21
  4040a4:	bl	4013a0 <strlen@plt>
  4040a8:	mov	w20, w0
  4040ac:	cmp	w20, #0x0
  4040b0:	b.gt	40414c <ferror@plt+0x2a3c>
  4040b4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4040b8:	mov	x2, x24
  4040bc:	add	x0, x19, #0x8
  4040c0:	add	x1, x1, #0x9e8
  4040c4:	bl	401430 <asprintf@plt>
  4040c8:	tbnz	w0, #31, 40415c <ferror@plt+0x2a4c>
  4040cc:	ldr	x2, [x23]
  4040d0:	cbz	x2, 4040e8 <ferror@plt+0x29d8>
  4040d4:	nop
  4040d8:	ldr	x3, [x2, #16]
  4040dc:	cbz	x3, 404178 <ferror@plt+0x2a68>
  4040e0:	mov	x2, x3
  4040e4:	cbnz	x2, 4040d8 <ferror@plt+0x29c8>
  4040e8:	str	x19, [x23]
  4040ec:	cmp	w20, #0x0
  4040f0:	b.gt	404184 <ferror@plt+0x2a74>
  4040f4:	ldr	x0, [x19, #8]
  4040f8:	mov	w20, #0x0                   	// #0
  4040fc:	cbz	x0, 404184 <ferror@plt+0x2a74>
  404100:	bl	4013a0 <strlen@plt>
  404104:	mov	w20, w0
  404108:	ldr	w0, [x22]
  40410c:	cmp	w0, w20
  404110:	csel	w0, w0, w20, ge  // ge = tcont
  404114:	ldp	x19, x20, [sp, #16]
  404118:	str	w0, [x22]
  40411c:	ldp	x29, x30, [sp]
  404120:	ldp	x21, x22, [sp, #32]
  404124:	ldp	x23, x24, [sp, #48]
  404128:	add	sp, sp, #0x450
  40412c:	ret
  404130:	add	x0, sp, #0x48
  404134:	mov	x1, #0x100                 	// #256
  404138:	str	wzr, [sp, #1096]
  40413c:	bl	401480 <wcswidth@plt>
  404140:	mov	w20, w0
  404144:	cmp	w20, #0x0
  404148:	b.le	4040b4 <ferror@plt+0x29a4>
  40414c:	mov	x0, x21
  404150:	bl	401500 <strdup@plt>
  404154:	str	x0, [x19, #8]
  404158:	cbnz	x0, 4040cc <ferror@plt+0x29bc>
  40415c:	mov	x0, x19
  404160:	ldp	x29, x30, [sp]
  404164:	ldp	x19, x20, [sp, #16]
  404168:	ldp	x21, x22, [sp, #32]
  40416c:	ldp	x23, x24, [sp, #48]
  404170:	add	sp, sp, #0x450
  404174:	b	4015d0 <free@plt>
  404178:	str	x19, [x2, #16]
  40417c:	cmp	w20, #0x0
  404180:	b.le	4040f4 <ferror@plt+0x29e4>
  404184:	ldr	w0, [x22]
  404188:	ldp	x29, x30, [sp]
  40418c:	cmp	w0, w20
  404190:	csel	w0, w0, w20, ge  // ge = tcont
  404194:	ldp	x19, x20, [sp, #16]
  404198:	str	w0, [x22]
  40419c:	ldp	x21, x22, [sp, #32]
  4041a0:	ldp	x23, x24, [sp, #48]
  4041a4:	add	sp, sp, #0x450
  4041a8:	ret
  4041ac:	mov	w20, #0x0                   	// #0
  4041b0:	b	4040b4 <ferror@plt+0x29a4>
  4041b4:	nop
  4041b8:	cbz	x0, 4041e0 <ferror@plt+0x2ad0>
  4041bc:	ldr	x0, [x0]
  4041c0:	cbnz	x0, 4041d0 <ferror@plt+0x2ac0>
  4041c4:	b	4041dc <ferror@plt+0x2acc>
  4041c8:	ldr	x0, [x0, #16]
  4041cc:	cbz	x0, 4041dc <ferror@plt+0x2acc>
  4041d0:	ldr	x2, [x0]
  4041d4:	cmp	x2, x1
  4041d8:	b.ne	4041c8 <ferror@plt+0x2ab8>  // b.any
  4041dc:	ret
  4041e0:	mov	x0, #0x0                   	// #0
  4041e4:	ret
  4041e8:	mov	x1, #0x10                  	// #16
  4041ec:	mov	x0, #0x1                   	// #1
  4041f0:	b	4014f0 <calloc@plt>
  4041f4:	nop
  4041f8:	stp	x29, x30, [sp, #-48]!
  4041fc:	mov	x29, sp
  404200:	stp	x19, x20, [sp, #16]
  404204:	ldr	x19, [x0]
  404208:	str	x21, [sp, #32]
  40420c:	mov	x21, x0
  404210:	cbz	x19, 404234 <ferror@plt+0x2b24>
  404214:	nop
  404218:	mov	x20, x19
  40421c:	ldr	x19, [x19, #16]
  404220:	ldr	x0, [x20, #8]
  404224:	bl	4015d0 <free@plt>
  404228:	mov	x0, x20
  40422c:	bl	4015d0 <free@plt>
  404230:	cbnz	x19, 404218 <ferror@plt+0x2b08>
  404234:	mov	x0, x21
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldr	x21, [sp, #32]
  404240:	ldp	x29, x30, [sp], #48
  404244:	b	4015d0 <free@plt>
  404248:	stp	x29, x30, [sp, #-32]!
  40424c:	mov	x29, sp
  404250:	stp	x19, x20, [sp, #16]
  404254:	mov	x20, x0
  404258:	mov	x19, x1
  40425c:	cbz	x0, 40428c <ferror@plt+0x2b7c>
  404260:	ldr	x2, [x0]
  404264:	cbnz	x2, 404274 <ferror@plt+0x2b64>
  404268:	b	40428c <ferror@plt+0x2b7c>
  40426c:	ldr	x2, [x2, #16]
  404270:	cbz	x2, 40428c <ferror@plt+0x2b7c>
  404274:	ldr	x4, [x2]
  404278:	cmp	x19, x4
  40427c:	b.ne	40426c <ferror@plt+0x2b5c>  // b.any
  404280:	ldp	x19, x20, [sp, #16]
  404284:	ldp	x29, x30, [sp], #32
  404288:	ret
  40428c:	mov	w0, w19
  404290:	bl	401590 <getpwuid@plt>
  404294:	mov	x2, x0
  404298:	cbz	x0, 4042a0 <ferror@plt+0x2b90>
  40429c:	ldr	x2, [x0]
  4042a0:	mov	x3, x19
  4042a4:	add	x1, x20, #0x8
  4042a8:	mov	x0, x20
  4042ac:	ldp	x19, x20, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #32
  4042b4:	b	404048 <ferror@plt+0x2938>
  4042b8:	stp	x29, x30, [sp, #-32]!
  4042bc:	mov	x29, sp
  4042c0:	stp	x19, x20, [sp, #16]
  4042c4:	mov	x20, x0
  4042c8:	mov	x19, x1
  4042cc:	cbz	x0, 4042fc <ferror@plt+0x2bec>
  4042d0:	ldr	x2, [x0]
  4042d4:	cbnz	x2, 4042e4 <ferror@plt+0x2bd4>
  4042d8:	b	4042fc <ferror@plt+0x2bec>
  4042dc:	ldr	x2, [x2, #16]
  4042e0:	cbz	x2, 4042fc <ferror@plt+0x2bec>
  4042e4:	ldr	x4, [x2]
  4042e8:	cmp	x19, x4
  4042ec:	b.ne	4042dc <ferror@plt+0x2bcc>  // b.any
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x29, x30, [sp], #32
  4042f8:	ret
  4042fc:	mov	w0, w19
  404300:	bl	4016d0 <getgrgid@plt>
  404304:	mov	x2, x0
  404308:	cbz	x0, 404310 <ferror@plt+0x2c00>
  40430c:	ldr	x2, [x0]
  404310:	mov	x3, x19
  404314:	add	x1, x20, #0x8
  404318:	mov	x0, x20
  40431c:	ldp	x19, x20, [sp, #16]
  404320:	ldp	x29, x30, [sp], #32
  404324:	b	404048 <ferror@plt+0x2938>
  404328:	stp	x29, x30, [sp, #-64]!
  40432c:	mov	x29, sp
  404330:	stp	x19, x20, [sp, #16]
  404334:	adrp	x20, 415000 <ferror@plt+0x138f0>
  404338:	add	x20, x20, #0xdf0
  40433c:	stp	x21, x22, [sp, #32]
  404340:	adrp	x21, 415000 <ferror@plt+0x138f0>
  404344:	add	x21, x21, #0xde8
  404348:	sub	x20, x20, x21
  40434c:	mov	w22, w0
  404350:	stp	x23, x24, [sp, #48]
  404354:	mov	x23, x1
  404358:	mov	x24, x2
  40435c:	bl	401338 <memcpy@plt-0x38>
  404360:	cmp	xzr, x20, asr #3
  404364:	b.eq	404390 <ferror@plt+0x2c80>  // b.none
  404368:	asr	x20, x20, #3
  40436c:	mov	x19, #0x0                   	// #0
  404370:	ldr	x3, [x21, x19, lsl #3]
  404374:	mov	x2, x24
  404378:	add	x19, x19, #0x1
  40437c:	mov	x1, x23
  404380:	mov	w0, w22
  404384:	blr	x3
  404388:	cmp	x20, x19
  40438c:	b.ne	404370 <ferror@plt+0x2c60>  // b.any
  404390:	ldp	x19, x20, [sp, #16]
  404394:	ldp	x21, x22, [sp, #32]
  404398:	ldp	x23, x24, [sp, #48]
  40439c:	ldp	x29, x30, [sp], #64
  4043a0:	ret
  4043a4:	nop
  4043a8:	ret
  4043ac:	nop
  4043b0:	adrp	x2, 416000 <ferror@plt+0x148f0>
  4043b4:	mov	x1, #0x0                   	// #0
  4043b8:	ldr	x2, [x2, #480]
  4043bc:	b	401410 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004043c0 <.fini>:
  4043c0:	stp	x29, x30, [sp, #-16]!
  4043c4:	mov	x29, sp
  4043c8:	ldp	x29, x30, [sp], #16
  4043cc:	ret
