<module name="RT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_RT_COMPONENT" acronym="L3_RT_COMPONENT" offset="0x0" width="64" description="This register identifies the component to which this register block belongs.">
    <bitfield id="Reserved" width="32" begin="63" end="32" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CODE" width="16" begin="31" end="16" resetval="See." description="Component Code" range="" rwaccess="R"/>
    <bitfield id="REV" width="16" begin="15" end="0" resetval="See." description="Revision of the component" range="" rwaccess="R"/>
  </register>
  <register id="L3_RT_NETWORK" acronym="L3_RT_NETWORK" offset="0x10" width="64" description="This register identifies the interconnect and is present only in the register target.">
    <bitfield id="ID" width="32" begin="63" end="32" resetval="0x00000000" description="Unique Interconnect ID" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="32" begin="31" end="0" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="L3_RT_INITID_READBACK" acronym="L3_RT_INITID_READBACK" offset="0x70" width="64" description="This register is used by initiators to discover their own identity.">
    <bitfield id="Reserved" width="56" begin="63" end="8" resetval="0x00000000000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INITID" width="8" begin="7" end="0" resetval="0x18" description="Returns initiator ID of core thread that initiated the read" range="" rwaccess="R"/>
  </register>
  <register id="L3_RT_NETWORK_CONTROL" acronym="L3_RT_NETWORK_CONTROL" offset="0x78" width="64" description="It controls such interconnect wide functions as the timeout base scale and the disabling of fine grained hardware clock gating.">
    <bitfield id="Reserved" width="7" begin="63" end="57" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCK_GATE_DISABLE" width="1" begin="56" end="56" resetval="0" description="Overrides fine grained hardware clock gating" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="45" begin="55" end="11" resetval="0x000000000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_BASE" width="3" begin="10" end="8" resetval="0x0" description="Timeout base period in register target clock cyclesProgram the timeout base period. Each of the agent timeout features is programmed as a multiple of the timeout base period. These timeout bases are: ." range="" rwaccess="RW">
      <bitenum value="0" token="TIMEOUT_BASE_0" description="Timeout disabled"/>
      <bitenum value="1" token="TIMEOUT_BASE_1" description="L3 interconnect clock cycles divided by 64"/>
      <bitenum value="2" token="TIMEOUT_BASE_2" description="L3 interconnect clock cycles divided by 256"/>
      <bitenum value="3" token="TIMEOUT_BASE_3" description="L3 interconnect clock cycles divided by 1024"/>
      <bitenum value="4" token="TIMEOUT_BASE_4" description="L3 interconnect clock cycles divided by 4096"/>
    </bitfield>
    <bitfield id="Reserved" width="8" begin="7" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
</module>
