{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k70tfbv676-1",
      "gen_directory": "../../../../core1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "pc_0": "",
      "instructions_0": "",
      "ifid_0": "",
      "registers_0": "",
      "idex_0": "",
      "alu_0": "",
      "exwb_0": "",
      "fwd_0": ""
    },
    "components": {
      "pc_0": {
        "vlnv": "xilinx.com:module_ref:pc:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_pc_0_0",
        "xci_path": "ip\\design_1_pc_0_0\\design_1_pc_0_0.xci",
        "inst_hier_path": "pc_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "jmpto": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "jmp": {
            "direction": "I"
          },
          "pc": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "instructions_0": {
        "vlnv": "xilinx.com:module_ref:instructions:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_instructions_0_0",
        "xci_path": "ip\\design_1_instructions_0_0\\design_1_instructions_0_0.xci",
        "inst_hier_path": "instructions_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instructions",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "ic": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc": {
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        }
      },
      "ifid_0": {
        "vlnv": "xilinx.com:module_ref:ifid:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ifid_0_0",
        "xci_path": "ip\\design_1_ifid_0_0\\design_1_ifid_0_0.xci",
        "inst_hier_path": "ifid_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ifid",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "readreg1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "readreg2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "writedst": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ic": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "writedata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "jmp": {
            "direction": "O"
          },
          "jmpto": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "flag": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "icid": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "icwb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "regwrite": {
            "direction": "O"
          },
          "resultwb": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_registers_0_0",
        "xci_path": "ip\\design_1_registers_0_0\\design_1_registers_0_0.xci",
        "inst_hier_path": "registers_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "regwrite": {
            "direction": "I"
          },
          "readreg1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "readreg2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writedst": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writedata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "idex_0": {
        "vlnv": "xilinx.com:module_ref:idex:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_idex_0_0",
        "xci_path": "ip\\design_1_idex_0_0\\design_1_idex_0_0.xci",
        "inst_hier_path": "idex_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "idex",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "data1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "a": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "icid": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "icex": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "alucontrol": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "alu_0": {
        "vlnv": "xilinx.com:module_ref:alu:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_alu_0_0",
        "xci_path": "ip\\design_1_alu_0_0\\design_1_alu_0_0.xci",
        "inst_hier_path": "alu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alucontrol": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "flag": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "exwb_0": {
        "vlnv": "xilinx.com:module_ref:exwb:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_exwb_0_0",
        "xci_path": "ip\\design_1_exwb_0_0\\design_1_exwb_0_0.xci",
        "inst_hier_path": "exwb_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "exwb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "icex": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "icwb": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "result": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "resultwb": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "fwd_0": {
        "vlnv": "xilinx.com:module_ref:fwd:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_fwd_0_0",
        "xci_path": "ip\\design_1_fwd_0_0\\design_1_fwd_0_0.xci",
        "inst_hier_path": "fwd_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fwd",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "icex": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rw": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "fwdsignalr1": {
            "direction": "O"
          },
          "fwdsignalr2": {
            "direction": "O"
          },
          "dataout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "alu_0_flag": {
        "ports": [
          "alu_0/flag",
          "ifid_0/flag"
        ]
      },
      "alu_0_result": {
        "ports": [
          "alu_0/result",
          "exwb_0/result"
        ]
      },
      "exwb_0_icwb": {
        "ports": [
          "exwb_0/icwb",
          "ifid_0/icwb"
        ]
      },
      "exwb_0_resultwb": {
        "ports": [
          "exwb_0/resultwb",
          "ifid_0/resultwb"
        ]
      },
      "idex_0_a": {
        "ports": [
          "idex_0/a",
          "alu_0/a"
        ]
      },
      "idex_0_alucontrol": {
        "ports": [
          "idex_0/alucontrol",
          "alu_0/alucontrol"
        ]
      },
      "idex_0_b": {
        "ports": [
          "idex_0/b",
          "alu_0/b"
        ]
      },
      "idex_0_icex": {
        "ports": [
          "idex_0/icex",
          "exwb_0/icex"
        ]
      },
      "ifid_0_icid": {
        "ports": [
          "ifid_0/icid",
          "idex_0/icid"
        ]
      },
      "ifid_0_readreg1": {
        "ports": [
          "ifid_0/readreg1",
          "registers_0/readreg1"
        ]
      },
      "ifid_0_readreg2": {
        "ports": [
          "ifid_0/readreg2",
          "registers_0/readreg2"
        ]
      },
      "ifid_0_regwrite": {
        "ports": [
          "ifid_0/regwrite",
          "registers_0/regwrite"
        ]
      },
      "ifid_0_writedata": {
        "ports": [
          "ifid_0/writedata",
          "registers_0/writedata"
        ]
      },
      "ifid_0_writedst": {
        "ports": [
          "ifid_0/writedst",
          "registers_0/writedst"
        ]
      },
      "instructions_0_ic": {
        "ports": [
          "instructions_0/ic",
          "ifid_0/ic"
        ]
      },
      "pc_0_pc": {
        "ports": [
          "pc_0/pc",
          "instructions_0/pc"
        ]
      },
      "registers_0_data1": {
        "ports": [
          "registers_0/data1",
          "idex_0/data1"
        ]
      },
      "registers_0_data2": {
        "ports": [
          "registers_0/data2",
          "idex_0/data2"
        ]
      }
    }
  }
}