[SETTINGS]
UUT_module%SchemaUNI%
TB_module%SchemaUNI_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\Z585\Desktop\LDtrecias\Test1\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%SchemaUNI_TB.v%
MACRO_FILE%SchemaUNI_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%work%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
A0%in%wire%NO%NOCLK%
A1%in%wire%NO%NOCLK%
clock%in%wire%NO%NOCLK%
D0%in%wire%NO%NOCLK%
D1%in%wire%NO%NOCLK%
D2%in%wire%NO%NOCLK%
D3%in%wire%NO%NOCLK%
D4%in%wire%NO%NOCLK%
D5%in%wire%NO%NOCLK%
D6%in%wire%NO%NOCLK%
D7%in%wire%NO%NOCLK%
DL%in%wire%NO%NOCLK%
DR%in%wire%NO%NOCLK%
Q0%out%wire%NO%NOCLK%
Q1%out%wire%NO%NOCLK%
Q2%out%wire%NO%NOCLK%
Q3%out%wire%NO%NOCLK%
Q4%out%wire%NO%NOCLK%
Q5%out%wire%NO%NOCLK%
Q6%out%wire%NO%NOCLK%
Q7%out%wire%NO%NOCLK%
reset%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.v

