{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416924629406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416924629407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 09:10:29 2014 " "Processing started: Tue Nov 25 09:10:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416924629407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416924629407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416924629407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/d5m_pll.qip " "Tcl Script File V/d5m_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/d5m_pll.qip " "set_global_assignment -name QIP_FILE V/d5m_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1416924629528 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1416924629528 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/ControlPanel/mem_init/meminit.qip " "Tcl Script File software/ControlPanel/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/ControlPanel/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/ControlPanel/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1416924629529 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1416924629529 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.qip " "Tcl Script File DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.qip -library DE1_SoC_QSYS " "set_global_assignment -name QIP_FILE DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_audio.qip -library DE1_SoC_QSYS" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1416924629529 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1416924629529 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_0.qip " "Tcl Script File DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_0.qip " "set_global_assignment -name QIP_FILE DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1416924629529 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1416924629529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1416924629989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_lcd " "Found entity 1: lvds_lcd" {  } { { "lvds_lcd.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/lvds_lcd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_out.v 1 1 " "Found 1 design units, including 1 entities, in source file image_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_out " "Found entity 1: image_out" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630106 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_touch_config.v(113) " "Verilog HDL information at i2c_touch_config.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416924630134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_multi_touch/terasic_multi_touch.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_multi_touch/terasic_multi_touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630143 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_touch_controller " "Found entity 2: i2c_touch_controller" {  } { { "ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630143 ""} { "Info" "ISGN_ENTITY_NAME" "3 touch_fifo " "Found entity 3: touch_fifo" {  } { { "ip/TERASIC_MULTI_TOUCH/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/ip/TERASIC_MULTI_TOUCH/touch_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630143 ""} { "Info" "ISGN_ENTITY_NAME" "4 TERASIC_MULTI_TOUCH " "Found entity 4: TERASIC_MULTI_TOUCH" {  } { { "ip/TERASIC_MULTI_TOUCH/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/ip/TERASIC_MULTI_TOUCH/TERASIC_MULTI_TOUCH.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630143 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT_8.v " "Can't analyze file -- file V/SEG7_LUT_8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630145 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT.v " "Can't analyze file -- file V/SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630147 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/Reset_Delay.v " "Can't analyze file -- file V/Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630149 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/RAW2RGB.v " "Can't analyze file -- file V/RAW2RGB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630151 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/Line_Buffer.v " "Can't analyze file -- file V/Line_Buffer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630153 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_Controller.v " "Can't analyze file -- file V/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630155 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/I2C_CCD_Config.v " "Can't analyze file -- file V/I2C_CCD_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/CCD_Capture.v " "Can't analyze file -- file V/CCD_Capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630159 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_golden_top.v(311) " "Verilog HDL Module Instantiation warning at DE1_SOC_golden_top.v(311): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 311 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1416924630161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_golden_top.v(322) " "Verilog HDL Module Instantiation warning at DE1_SOC_golden_top.v(322): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 322 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1416924630161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_golden_top.v(438) " "Verilog HDL Module Instantiation warning at DE1_SOC_golden_top.v(438): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1416924630161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630161 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/IR_divide.v " "Can't analyze file -- file V/IR_divide.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1416924630163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper_001 " "Found entity 1: DE1_SoC_QSYS_irq_mapper_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_001.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630199 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630212 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630218 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_id_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_id_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630221 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_addr_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_addr_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/credit_producer.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630262 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_id_router_004 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_id_router_004" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630265 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_id_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_id_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630267 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_addr_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_addr_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_touch_config.v(113) " "Verilog HDL information at i2c_touch_config.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416924630295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/terasic_multi_touch.v 4 4 " "Found 4 design units, including 4 entities, in source file de1_soc_qsys/synthesis/submodules/terasic_multi_touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630305 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_touch_controller " "Found entity 2: i2c_touch_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630305 ""} { "Info" "ISGN_ENTITY_NAME" "3 touch_fifo " "Found entity 3: touch_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630305 ""} { "Info" "ISGN_ENTITY_NAME" "4 TERASIC_MULTI_TOUCH " "Found entity 4: TERASIC_MULTI_TOUCH" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630318 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924630320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package " "Found design unit 1: alt_vipvfr131_common_package" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630607 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630622 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630624 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630633 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630635 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416924630649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416924630657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416924630666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0 " "Found entity 1: DE1_SoC_QSYS_hps_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io_border " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io_border" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_fpga_interfaces " "Found entity 1: DE1_SoC_QSYS_hps_0_fpga_interfaces" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid " "Found entity 1: DE1_SoC_QSYS_sysid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924630797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924630797 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL_DCLK DE1_SOC_golden_top.v(273) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(273): created implicit net for \"MTL_DCLK\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL_TOUCH_I2C_SDA DE1_SOC_golden_top.v(432) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(432): created implicit net for \"MTL_TOUCH_I2C_SDA\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 432 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL_TOUCH_I2C_SCL DE1_SOC_golden_top.v(433) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(433): created implicit net for \"MTL_TOUCH_I2C_SCL\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL_TOUCH_INT_n DE1_SOC_golden_top.v(434) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(434): created implicit net for \"MTL_TOUCH_INT_n\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1416924630811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416924631112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MTL_DCLK DE1_SOC_golden_top.v(273) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(273): object \"MTL_DCLK\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924631113 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk_vga_33 DE1_SOC_golden_top.v(249) " "Verilog HDL warning at DE1_SOC_golden_top.v(249): object clk_vga_33 used but never assigned" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1416924631113 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nonsense DE1_SOC_golden_top.v(292) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(292): object \"nonsense\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924631113 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txin DE1_SOC_golden_top.v(300) " "Verilog HDL or VHDL warning at DE1_SOC_golden_top.v(300): object \"txin\" assigned a value but never read" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924631113 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LVDS_CONTRAST DE1_SOC_golden_top.v(245) " "Output port \"LVDS_CONTRAST\" at DE1_SOC_golden_top.v(245) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924631114 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_out image_out:im1 " "Elaborating entity \"image_out\" for hierarchy \"image_out:im1\"" {  } { { "DE1_SOC_golden_top.v" "im1" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 image_out.v(56) " "Verilog HDL assignment warning at image_out.v(56): truncated value with size 8 to match size of target (7)" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924631124 "|DE1_SOC_golden_top|image_out:im1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 image_out.v(57) " "Verilog HDL assignment warning at image_out.v(57): truncated value with size 8 to match size of target (7)" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924631125 "|DE1_SOC_golden_top|image_out:im1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "38 7 image_out.v(59) " "Verilog HDL assignment warning at image_out.v(59): truncated value with size 38 to match size of target (7)" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924631125 "|DE1_SOC_golden_top|image_out:im1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 image_out.v(86) " "Verilog HDL assignment warning at image_out.v(86): truncated value with size 32 to match size of target (11)" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924631125 "|DE1_SOC_golden_top|image_out:im1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 image_out.v(89) " "Verilog HDL assignment warning at image_out.v(89): truncated value with size 32 to match size of target (11)" {  } { { "image_out.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/image_out.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924631125 "|DE1_SOC_golden_top|image_out:im1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_lcd lvds_lcd:lcd0 " "Elaborating entity \"lvds_lcd\" for hierarchy \"lvds_lcd:lcd0\"" {  } { { "DE1_SOC_golden_top.v" "lcd0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lvds_lcd.v" "ALTLVDS_TX_component" { Text "C:/altera/13.1/project/MTL_HPS-test/lvds_lcd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lvds_lcd.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/lvds_lcd.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 1 " "Parameter \"coreclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 490.0 Mbps " "Parameter \"data_rate\" = \"490.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 7 " "Parameter \"deserialization_factor\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 14286 " "Parameter \"inclock_period\" = \"14286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_lcd " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_lcd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 7 " "Parameter \"outclock_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 10204 " "Parameter \"outclock_phase_shift\" = \"10204\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Dual-Regional clock " "Parameter \"outclock_resource\" = \"Dual-Regional clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 490 " "Parameter \"output_data_rate\" = \"490\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 70.000000 MHz " "Parameter \"refclk_frequency\" = \"70.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631161 ""}  } { { "lvds_lcd.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/lvds_lcd.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924631161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_lcd_lvds_tx1.v 2 2 " "Found 2 design units, including 2 entities, in source file db/lvds_lcd_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl " "Found entity 1: lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl" {  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631216 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_lcd_lvds_tx1 " "Found entity 2: lvds_lcd_lvds_tx1" {  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_lcd_lvds_tx1 lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated " "Elaborating entity \"lvds_lcd_lvds_tx1\" for hierarchy \"lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl:coreclk_buf " "Elaborating entity \"lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl\" for hierarchy \"lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl:coreclk_buf\"" {  } { { "db/lvds_lcd_lvds_tx1.v" "coreclk_buf" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect lvds_lcd_lvds_tx1.v(48) " "Verilog HDL or VHDL warning at lvds_lcd_lvds_tx1.v(48): object \"clkselect\" assigned a value but never read" {  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924631224 "|DE1_SOC_golden_top|lvds_lcd:lcd0|altlvds_tx:ALTLVDS_TX_component|lvds_lcd_lvds_tx1:auto_generated|lvds_lcd_lvds_tx1_lvds_lcd_altclkctrl:coreclk_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "DE1_SOC_golden_top.v" "u0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_onchip_memory2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE1_SoC_QSYS_onchip_memory2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "onchip_memory2" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE1_SoC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631410 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924631410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emj1 " "Found entity 1: altsyncram_emj1" {  } { { "db/altsyncram_emj1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_emj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated " "Elaborating entity \"altsyncram_emj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_emj1.tdf" "decode3" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_emj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_emj1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_emj1.tdf" "mux2" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_emj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "jtag_uart" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924631810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631811 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924631811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924631942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924631942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924631944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924632000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924632000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924632059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924632059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924632117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924632117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924632225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632225 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924632225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid:sysid " "Elaborating entity \"DE1_SoC_QSYS_sysid\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid:sysid\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sysid" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll_sys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE1_SoC_QSYS_pll_sys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll_sys" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "altera_pll_i" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924632281 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924632281 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632281 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632281 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1416924632281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924632281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 70.000000 MHz " "Parameter \"output_clock_frequency1\" = \"70.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632282 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924632282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0 " "Elaborating entity \"DE1_SoC_QSYS_hps_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "hps_0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_fpga_interfaces DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SoC_QSYS_hps_0_fpga_interfaces\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "fpga_interfaces" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "hps_io" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io_border DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io_border\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "border" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924632414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632420 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1416924632421 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632466 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1416924632470 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924632470 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416924632476 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632476 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/altera/13.1/project/MTL_HPS-test/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/altera/13.1/project/MTL_HPS-test/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1416924632541 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/altera/13.1/project/MTL_HPS-test/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/altera/13.1/project/MTL_HPS-test/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1416924632542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924632556 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924632556 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632571 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632571 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632571 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416924632571 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632731 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924632731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924632782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924632782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632969 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1416924632970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924632982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633019 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633020 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633020 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633020 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633020 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924633020 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_itc_0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924633421 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alt_vipitc131_IS2Vid.sv(1024) " "Verilog HDL Case Statement warning at alt_vipitc131_IS2Vid.sv(1024): incomplete case statement has no default case item" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1024 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1416924633433 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1028 " "Parameter \"lpm_numwords\" = \"1028\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633631 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924633631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ppq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ppq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ppq1 " "Found entity 1: dcfifo_ppq1" {  } { { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ppq1 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated " "Elaborating entity \"dcfifo_ppq1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_gray2bin_qab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ppq1.tdf" "rdptr_g_gray2bin" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_ppq1.tdf" "rdptr_g1p" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_ppq1.tdf" "wrptr_g1p" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_us91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_us91 " "Found entity 1: altsyncram_us91" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_us91 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram " "Elaborating entity \"altsyncram_us91\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\"" {  } { { "db/dcfifo_ppq1.tdf" "fifo_ram" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_ppq1.tdf" "rdaclr" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_ppq1.tdf" "rs_brp" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_ppq1.tdf" "rs_dgwp" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "C:/altera/13.1/project/MTL_HPS-test/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924633995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924633995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_ppq1.tdf" "ws_dgrp" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924633997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924634008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924634008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe18" { Text "C:/altera/13.1/project/MTL_HPS-test/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924634067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924634067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ppq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924634135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924634135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ppq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_vfr_0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634867 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634872 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634873 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[16\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[16\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[17\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[17\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[18\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[18\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[19\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[19\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[20\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[20\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634874 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[21\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[21\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[22\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[22\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[23\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[23\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[24\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[24\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[25\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[25\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[26\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[26\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[27\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[27\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[28\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[28\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[29\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[29\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[30\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[30\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[31\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[31\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924634875 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634879 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924634897 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924634910 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924634910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88s1 " "Found entity 1: altsyncram_88s1" {  } { { "db/altsyncram_88s1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_88s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88s1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_88s1:auto_generated " "Elaborating entity \"altsyncram_88s1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_88s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635017 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_88s1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_88s1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1416924635024 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_88s1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924635041 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635044 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1416924635044 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924635055 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 50 " "Parameter \"WIDTH_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 50 " "Parameter \"WIDTH_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635063 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924635063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eor1 " "Found entity 1: altsyncram_eor1" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eor1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated " "Elaborating entity \"altsyncram_eor1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635128 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1416924635130 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635219 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416924635222 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924635225 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635232 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635233 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635233 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635266 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416924635271 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924635274 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635306 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635306 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635306 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635306 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635306 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635307 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635308 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635344 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416924635346 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924635346 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416924635350 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416924635351 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416924635351 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1416924635351 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635353 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635354 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635355 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635356 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416924635357 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_MULTI_TOUCH DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0 " "Elaborating entity \"TERASIC_MULTI_TOUCH\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "terasic_multi_touch_0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_MULTI_TOUCH.v(234) " "Verilog HDL assignment warning at TERASIC_MULTI_TOUCH.v(234): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924635387 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "i2c_touch_config_inst" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_controller DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller " "Elaborating entity \"i2c_touch_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" "u_i2c_touch_controller" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_fifo DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst " "Elaborating entity \"touch_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "touch_fifo_inst" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "scfifo_component" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 60 " "Parameter \"almost_full_value\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 80 " "Parameter \"lpm_width\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635480 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924635480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jad1 " "Found entity 1: scfifo_jad1" {  } { { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jad1 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated " "Elaborating entity \"scfifo_jad1\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3t91 " "Found entity 1: a_dpfifo_3t91" {  } { { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3t91 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo " "Elaborating entity \"a_dpfifo_3t91\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\"" {  } { { "db/scfifo_jad1.tdf" "dpfifo" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5k1 " "Found entity 1: altsyncram_j5k1" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5k1 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram " "Elaborating entity \"altsyncram_j5k1\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\"" {  } { { "db/a_dpfifo_3t91.tdf" "FIFOram" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3t91.tdf" "almost_full_comparer" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_3t91.tdf" "three_comparison" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_g2b:rd_ptr_msb " "Elaborating entity \"cntr_g2b\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_g2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3t91.tdf" "rd_ptr_msb" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t27 " "Found entity 1: cntr_t27" {  } { { "db/cntr_t27.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cntr_t27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t27 DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_t27:usedw_counter " "Elaborating entity \"cntr_t27\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_t27:usedw_counter\"" {  } { { "db/a_dpfifo_3t91.tdf" "usedw_counter" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416924635845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416924635845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_h2b:wr_ptr " "Elaborating entity \"cntr_h2b\" for hierarchy \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|cntr_h2b:wr_ptr\"" {  } { { "db/a_dpfifo_3t91.tdf" "wr_ptr" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924635854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_multi_touch_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_multi_touch_0_avalon_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "terasic_multi_touch_0_avalon_slave_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_addr_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_addr_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "addr_router" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "id_router" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "id_router_004" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004:id_router_004\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004:id_router_004\|DE1_SoC_QSYS_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "burst_adapter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_xbar_mux_004" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_xbar_demux_004" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924636991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924637047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637047 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416924637047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "agent_pipeline_001" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_1" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_cmd_qos altera_merlin_axi_slave_ni.sv(233) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object \"write_cmd_qos\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924637642 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cmd_qos altera_merlin_axi_slave_ni.sv(250) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object \"read_cmd_qos\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924637643 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(443) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924637646 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(674) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(674): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416924637650 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_addr_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_addr_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "addr_router" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(156) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(156): object \"address\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924637921 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "id_router" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "limiter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_xbar_demux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924637991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_xbar_mux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_xbar_demux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_xbar_mux" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "width_adapter" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638071 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416924638087 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1416924638087 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "width_adapter_002" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924638149 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416924638149 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "crosser" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "limiter_pipeline" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "agent_pipeline" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "agent_pipeline_002" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper_001:irq_mapper_001\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper_001" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_001" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416924638602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[15\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[15\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[14\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[14\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[13\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[13\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[12\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[12\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[11\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[11\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[10\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|x1\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "x1\[10\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 163 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[15\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[15\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[14\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[14\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[13\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[13\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[12\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[12\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[11\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[11\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[10\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[10\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[9\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|y1\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "y1\[9\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[63\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[63\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[63\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[62\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[62\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[62\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[61\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[61\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[61\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[60\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[60\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[60\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[59\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[59\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[59\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[58\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[58\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[58\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[57\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[57\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[57\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[47\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[47\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[47\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[46\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[46\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[46\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[45\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[45\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[45\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[44\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[44\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[44\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[43\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[43\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[43\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[42\] " "Net \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|fifo_data\[42\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[42\]" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 189 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416924642240 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 39 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 71 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 103 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 135 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 167 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 199 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 231 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 263 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 295 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 327 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 359 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 391 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 423 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 455 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 487 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 519 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 551 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 583 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 615 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 647 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 679 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 711 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 743 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 775 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 807 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 839 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 871 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 903 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 935 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 967 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 999 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1031 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1063 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1095 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1127 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1159 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1191 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1223 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1255 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1287 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1319 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1351 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1383 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1415 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1447 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[45\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1479 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[46\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1511 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[47\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1543 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[48\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1575 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[49\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1607 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[50\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1639 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[51\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1671 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[52\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1703 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[53\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1735 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[54\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1767 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[55\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1799 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[56\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1831 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[57\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1863 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[58\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1895 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[59\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1927 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[60\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1959 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[61\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 1991 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[62\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2023 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[63\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2055 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[64\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2087 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[65\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2119 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[66\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2151 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[67\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2183 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[68\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2215 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[69\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2247 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[70\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2279 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[71\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2311 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[72\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2343 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[73\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2375 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[74\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2407 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[75\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2439 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[76\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2471 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[77\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2503 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[78\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2535 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[79\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_jad1:auto_generated\|a_dpfifo_3t91:dpfifo\|altsyncram_j5k1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_j5k1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_j5k1.tdf" 2567 2 0 } } { "db/a_dpfifo_3t91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/a_dpfifo_3t91.tdf" 45 2 0 } } { "db/scfifo_jad1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/scfifo_jad1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 222 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 536 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|TERASIC_MULTI_TOUCH:terasic_multi_touch_0|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_jad1:auto_generated|a_dpfifo_3t91:dpfifo|altsyncram_j5k1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[18\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 617 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[19\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 649 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[22\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_eor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_eor1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_eor1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 265 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[8\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 297 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[15\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 521 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[16\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 553 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[23\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 777 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[24\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 809 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 841 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 873 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 905 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 937 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 969 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 1001 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 1033 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_ppq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/altsyncram_us91.tdf" 1065 2 0 } } { "db/dcfifo_ppq1.tdf" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/dcfifo_ppq1.tdf" 65 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 487 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924644352 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_ppq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1416924644352 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1416924644352 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\|I2C_SDAT~synth " "Converted tri-state buffer \"DE1_SoC_QSYS:u0\|TERASIC_MULTI_TOUCH:terasic_multi_touch_0\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\|I2C_SDAT~synth\" feeding internal logic into a wire" {  } { { "DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SoC_QSYS/synthesis/submodules/i2c_touch_config.v" 249 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1416924647756 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416924647756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1416924654481 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 156 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924658692 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1416924658692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LVDS_PWM_OUT VCC " "Pin \"LVDS_PWM_OUT\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416924658696 "|DE1_SOC_golden_top|LVDS_PWM_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LVDS_CONTRAST GND " "Pin \"LVDS_CONTRAST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416924658696 "|DE1_SOC_golden_top|LVDS_CONTRAST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416924658696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924660382 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1488 " "1488 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1416924662169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "DE1_SoC_QSYS_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"DE1_SoC_QSYS_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924662862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416924663208 "|DE1_SOC_golden_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416924663208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924663389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.map.smsg " "Generated suppressed messages file C:/altera/13.1/project/MTL_HPS-test/DE1_SOC_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416924663927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "43 0 7 0 0 " "Adding 43 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416924665941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416924665941 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_outclkena " "RST port on the PLL is not properly connected on instance lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_outclkena. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1416924666593 ""}  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 387 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1416924666593 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_outclk " "RST port on the PLL is not properly connected on instance lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_outclk. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1416924666600 ""}  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 374 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1416924666600 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_ena " "RST port on the PLL is not properly connected on instance lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_ena. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1416924666606 ""}  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 347 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1416924666606 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_fclk " "RST port on the PLL is not properly connected on instance lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_fclk. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1416924666613 ""}  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 361 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1416924666613 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_sclk " "RST port on the PLL is not properly connected on instance lvds_lcd:lcd0\|altlvds_tx:ALTLVDS_TX_component\|lvds_lcd_lvds_tx1:auto_generated\|pll_sclk. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1416924666636 ""}  } { { "db/lvds_lcd_lvds_tx1.v" "" { Text "C:/altera/13.1/project/MTL_HPS-test/db/lvds_lcd_lvds_tx1.v" 401 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1416924666636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10760 " "Implemented 10760 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9459 " "Implemented 9459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_RAMS" "496 " "Implemented 496 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1416924667346 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1416924667346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416924667346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416924667512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 09:11:07 2014 " "Processing ended: Tue Nov 25 09:11:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416924667512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416924667512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416924667512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416924667512 ""}
