

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sat Jul 22 15:50:49 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  7.947 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.286 us|  0.286 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_186   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        8|        8|  63.579 ns|  63.579 ns|    1|    1|      yes|
        |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s_fu_192      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s      |        1|        1|   7.947 ns|   7.947 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_202  |dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        4|        4|  31.790 ns|  31.790 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_212    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |       18|       18|   0.143 us|   0.143 us|    1|    1|      yes|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       16|   0|  31877|  45812|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    438|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       16|   0|  32315|  45814|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       16|   0|    112|    318|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_186   |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        0|   0|  25844|  32594|    0|
    |grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_202  |dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        0|   0|   2293|   4683|    0|
    |grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s_fu_192      |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s      |        0|   0|    205|    336|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_212    |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s    |       16|   0|   3535|   8199|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                       |                                                                 |       16|   0|  31877|  45812|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_212_ap_start_reg  |   1|   0|    1|          0|
    |layer2_out_V_0_reg_433                                                                 |  16|   0|   16|          0|
    |layer2_out_V_1_reg_438                                                                 |  16|   0|   16|          0|
    |layer2_out_V_2_reg_443                                                                 |  16|   0|   16|          0|
    |layer2_out_V_3_reg_448                                                                 |  16|   0|   16|          0|
    |layer2_out_V_5_reg_453                                                                 |  16|   0|   16|          0|
    |layer2_out_V_6_reg_458                                                                 |  16|   0|   16|          0|
    |layer4_out_V_0_reg_463                                                                 |   8|   0|    8|          0|
    |layer4_out_V_1_reg_468                                                                 |   8|   0|    8|          0|
    |layer4_out_V_2_reg_473                                                                 |   8|   0|    8|          0|
    |layer4_out_V_3_reg_478                                                                 |   8|   0|    8|          0|
    |layer4_out_V_5_reg_483                                                                 |   8|   0|    8|          0|
    |layer4_out_V_6_reg_488                                                                 |   8|   0|    8|          0|
    |layer5_out_V_0_reg_493                                                                 |  16|   0|   16|          0|
    |layer5_out_V_10_reg_543                                                                |  16|   0|   16|          0|
    |layer5_out_V_11_reg_548                                                                |  16|   0|   16|          0|
    |layer5_out_V_12_reg_553                                                                |  16|   0|   16|          0|
    |layer5_out_V_13_reg_558                                                                |  16|   0|   16|          0|
    |layer5_out_V_14_reg_563                                                                |  16|   0|   16|          0|
    |layer5_out_V_15_reg_568                                                                |  16|   0|   16|          0|
    |layer5_out_V_1_reg_498                                                                 |  16|   0|   16|          0|
    |layer5_out_V_2_reg_503                                                                 |  16|   0|   16|          0|
    |layer5_out_V_3_reg_508                                                                 |  16|   0|   16|          0|
    |layer5_out_V_4_reg_513                                                                 |  16|   0|   16|          0|
    |layer5_out_V_5_reg_518                                                                 |  16|   0|   16|          0|
    |layer5_out_V_6_reg_523                                                                 |  16|   0|   16|          0|
    |layer5_out_V_7_reg_528                                                                 |  16|   0|   16|          0|
    |layer5_out_V_8_reg_533                                                                 |  16|   0|   16|          0|
    |layer5_out_V_9_reg_538                                                                 |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 438|   0|  438|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object |    C Type    |
+----------------------+-----+------+------------+---------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|fc1_input             |   in|  2192|     ap_none|      fc1_input|       pointer|
|layer7_out_0          |  out|    16|      ap_vld|   layer7_out_0|       pointer|
|layer7_out_0_ap_vld   |  out|     1|      ap_vld|   layer7_out_0|       pointer|
|layer7_out_1          |  out|    16|      ap_vld|   layer7_out_1|       pointer|
|layer7_out_1_ap_vld   |  out|     1|      ap_vld|   layer7_out_1|       pointer|
|layer7_out_2          |  out|    16|      ap_vld|   layer7_out_2|       pointer|
|layer7_out_2_ap_vld   |  out|     1|      ap_vld|   layer7_out_2|       pointer|
|layer7_out_3          |  out|    16|      ap_vld|   layer7_out_3|       pointer|
|layer7_out_3_ap_vld   |  out|     1|      ap_vld|   layer7_out_3|       pointer|
|layer7_out_4          |  out|    16|      ap_vld|   layer7_out_4|       pointer|
|layer7_out_4_ap_vld   |  out|     1|      ap_vld|   layer7_out_4|       pointer|
|layer7_out_5          |  out|    16|      ap_vld|   layer7_out_5|       pointer|
|layer7_out_5_ap_vld   |  out|     1|      ap_vld|   layer7_out_5|       pointer|
|layer7_out_6          |  out|    16|      ap_vld|   layer7_out_6|       pointer|
|layer7_out_6_ap_vld   |  out|     1|      ap_vld|   layer7_out_6|       pointer|
|layer7_out_7          |  out|    16|      ap_vld|   layer7_out_7|       pointer|
|layer7_out_7_ap_vld   |  out|     1|      ap_vld|   layer7_out_7|       pointer|
|layer7_out_8          |  out|    16|      ap_vld|   layer7_out_8|       pointer|
|layer7_out_8_ap_vld   |  out|     1|      ap_vld|   layer7_out_8|       pointer|
|layer7_out_9          |  out|    16|      ap_vld|   layer7_out_9|       pointer|
|layer7_out_9_ap_vld   |  out|     1|      ap_vld|   layer7_out_9|       pointer|
|layer7_out_10         |  out|    16|      ap_vld|  layer7_out_10|       pointer|
|layer7_out_10_ap_vld  |  out|     1|      ap_vld|  layer7_out_10|       pointer|
|layer7_out_11         |  out|    16|      ap_vld|  layer7_out_11|       pointer|
|layer7_out_11_ap_vld  |  out|     1|      ap_vld|  layer7_out_11|       pointer|
|layer7_out_12         |  out|    16|      ap_vld|  layer7_out_12|       pointer|
|layer7_out_12_ap_vld  |  out|     1|      ap_vld|  layer7_out_12|       pointer|
|layer7_out_13         |  out|    16|      ap_vld|  layer7_out_13|       pointer|
|layer7_out_13_ap_vld  |  out|     1|      ap_vld|  layer7_out_13|       pointer|
|layer7_out_14         |  out|    16|      ap_vld|  layer7_out_14|       pointer|
|layer7_out_14_ap_vld  |  out|     1|      ap_vld|  layer7_out_14|       pointer|
|layer7_out_15         |  out|    16|      ap_vld|  layer7_out_15|       pointer|
|layer7_out_15_ap_vld  |  out|     1|      ap_vld|  layer7_out_15|       pointer|
+----------------------+-----+------+------------+---------------+--------------+

