============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 13:29:41 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (956 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 38 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2263 instances
RUN-0007 : 883 luts, 1185 seqs, 126 mslices, 34 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2463 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1953 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     163     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     14      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 38
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2261 instances, 883 luts, 1185 seqs, 160 slices, 33 macros(160 instances: 126 mslices 34 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1107 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 298533
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 206360, overlap = 2
PHY-3002 : Step(2): len = 167463, overlap = 2
PHY-3002 : Step(3): len = 117537, overlap = 5.84375
PHY-3002 : Step(4): len = 103224, overlap = 15
PHY-3002 : Step(5): len = 80909.4, overlap = 23.375
PHY-3002 : Step(6): len = 75427.8, overlap = 28.4688
PHY-3002 : Step(7): len = 65427.2, overlap = 31.5
PHY-3002 : Step(8): len = 64063.6, overlap = 33.0625
PHY-3002 : Step(9): len = 62387.9, overlap = 42.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53076e-05
PHY-3002 : Step(10): len = 58762.8, overlap = 38.6875
PHY-3002 : Step(11): len = 58533.9, overlap = 39.875
PHY-3002 : Step(12): len = 59117.3, overlap = 35.625
PHY-3002 : Step(13): len = 58935.1, overlap = 31.2188
PHY-3002 : Step(14): len = 57943.6, overlap = 23.1562
PHY-3002 : Step(15): len = 57687.2, overlap = 23.6875
PHY-3002 : Step(16): len = 54850.6, overlap = 23.75
PHY-3002 : Step(17): len = 54774.8, overlap = 23.4062
PHY-3002 : Step(18): len = 54495.6, overlap = 23.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.06152e-05
PHY-3002 : Step(19): len = 54105.1, overlap = 23.8438
PHY-3002 : Step(20): len = 54138.5, overlap = 23.5312
PHY-3002 : Step(21): len = 54782.7, overlap = 22.9062
PHY-3002 : Step(22): len = 55323.9, overlap = 21.6562
PHY-3002 : Step(23): len = 54328.6, overlap = 19.5312
PHY-3002 : Step(24): len = 54301.9, overlap = 19.4688
PHY-3002 : Step(25): len = 53983.7, overlap = 18.3438
PHY-3002 : Step(26): len = 53914.4, overlap = 19.25
PHY-3002 : Step(27): len = 52847.8, overlap = 22.375
PHY-3002 : Step(28): len = 53491.7, overlap = 24.7812
PHY-3002 : Step(29): len = 51775.4, overlap = 25.0625
PHY-3002 : Step(30): len = 51413.5, overlap = 24.8438
PHY-3002 : Step(31): len = 50829, overlap = 22.5
PHY-3002 : Step(32): len = 50974, overlap = 22.625
PHY-3002 : Step(33): len = 51363.1, overlap = 27.7812
PHY-3002 : Step(34): len = 50971.4, overlap = 27.0625
PHY-3002 : Step(35): len = 49685.4, overlap = 27.625
PHY-3002 : Step(36): len = 48888.9, overlap = 24.9062
PHY-3002 : Step(37): len = 46888.5, overlap = 24.375
PHY-3002 : Step(38): len = 46852.6, overlap = 24.4688
PHY-3002 : Step(39): len = 46757.5, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.12304e-05
PHY-3002 : Step(40): len = 46160, overlap = 24.7812
PHY-3002 : Step(41): len = 46158.5, overlap = 24.8125
PHY-3002 : Step(42): len = 46524.1, overlap = 19.875
PHY-3002 : Step(43): len = 46974.1, overlap = 18.8125
PHY-3002 : Step(44): len = 46284.2, overlap = 21.6875
PHY-3002 : Step(45): len = 46206.4, overlap = 22.0625
PHY-3002 : Step(46): len = 45863.2, overlap = 22.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000122461
PHY-3002 : Step(47): len = 45696.6, overlap = 22.6562
PHY-3002 : Step(48): len = 45728.2, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97701e-06
PHY-3002 : Step(49): len = 46772, overlap = 67.0938
PHY-3002 : Step(50): len = 47176.7, overlap = 70.0312
PHY-3002 : Step(51): len = 43440.1, overlap = 86.9688
PHY-3002 : Step(52): len = 43306.2, overlap = 97.625
PHY-3002 : Step(53): len = 42870.3, overlap = 103.406
PHY-3002 : Step(54): len = 40120.6, overlap = 109.531
PHY-3002 : Step(55): len = 38319.9, overlap = 109.531
PHY-3002 : Step(56): len = 38994.6, overlap = 110.281
PHY-3002 : Step(57): len = 37219.4, overlap = 111.781
PHY-3002 : Step(58): len = 36468.2, overlap = 113.938
PHY-3002 : Step(59): len = 36756, overlap = 119.031
PHY-3002 : Step(60): len = 36556.4, overlap = 122.844
PHY-3002 : Step(61): len = 35652.2, overlap = 121.906
PHY-3002 : Step(62): len = 36565.7, overlap = 122.156
PHY-3002 : Step(63): len = 38039.3, overlap = 118.156
PHY-3002 : Step(64): len = 38169.3, overlap = 109.625
PHY-3002 : Step(65): len = 36282.4, overlap = 99.6875
PHY-3002 : Step(66): len = 36045.9, overlap = 98.5312
PHY-3002 : Step(67): len = 36383.4, overlap = 97.3438
PHY-3002 : Step(68): len = 34353.6, overlap = 97.875
PHY-3002 : Step(69): len = 35069.1, overlap = 98.8438
PHY-3002 : Step(70): len = 35498.3, overlap = 99.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.95403e-06
PHY-3002 : Step(71): len = 32765.8, overlap = 98.8125
PHY-3002 : Step(72): len = 33291.9, overlap = 98.75
PHY-3002 : Step(73): len = 33291.9, overlap = 98.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.52236e-06
PHY-3002 : Step(74): len = 36347.1, overlap = 91.0938
PHY-3002 : Step(75): len = 37667.1, overlap = 89.5
PHY-3002 : Step(76): len = 36532.8, overlap = 81.0312
PHY-3002 : Step(77): len = 34991.2, overlap = 79.25
PHY-3002 : Step(78): len = 35300.1, overlap = 78.4375
PHY-3002 : Step(79): len = 36016.4, overlap = 76.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.50447e-05
PHY-3002 : Step(80): len = 35398.3, overlap = 73.5625
PHY-3002 : Step(81): len = 36184.2, overlap = 71.6562
PHY-3002 : Step(82): len = 38698.5, overlap = 65.125
PHY-3002 : Step(83): len = 39634.6, overlap = 65.8438
PHY-3002 : Step(84): len = 37218.3, overlap = 68.6562
PHY-3002 : Step(85): len = 35706.9, overlap = 68.5625
PHY-3002 : Step(86): len = 35792.4, overlap = 66.9688
PHY-3002 : Step(87): len = 35910.8, overlap = 68.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.00894e-05
PHY-3002 : Step(88): len = 35890.7, overlap = 66.4688
PHY-3002 : Step(89): len = 36528.1, overlap = 65.2188
PHY-3002 : Step(90): len = 37698.2, overlap = 61.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.01788e-05
PHY-3002 : Step(91): len = 37512.8, overlap = 58.75
PHY-3002 : Step(92): len = 39011.3, overlap = 53.9375
PHY-3002 : Step(93): len = 39337.6, overlap = 46.8125
PHY-3002 : Step(94): len = 38952.7, overlap = 41.625
PHY-3002 : Step(95): len = 38524.1, overlap = 43.9688
PHY-3002 : Step(96): len = 38797.6, overlap = 44.3125
PHY-3002 : Step(97): len = 38090.9, overlap = 44.125
PHY-3002 : Step(98): len = 37633.5, overlap = 43.5
PHY-3002 : Step(99): len = 37219.3, overlap = 42.2188
PHY-3002 : Step(100): len = 37712, overlap = 40.7812
PHY-3002 : Step(101): len = 37974.7, overlap = 38.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120358
PHY-3002 : Step(102): len = 37714.4, overlap = 35.8438
PHY-3002 : Step(103): len = 38266.9, overlap = 36.3438
PHY-3002 : Step(104): len = 38542.1, overlap = 36.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000240715
PHY-3002 : Step(105): len = 39539, overlap = 32.4062
PHY-3002 : Step(106): len = 39998, overlap = 30.2812
PHY-3002 : Step(107): len = 40646.5, overlap = 27.7188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47767e-05
PHY-3002 : Step(108): len = 40651.9, overlap = 86.5
PHY-3002 : Step(109): len = 41859.1, overlap = 82.3438
PHY-3002 : Step(110): len = 41675.6, overlap = 76.375
PHY-3002 : Step(111): len = 40004.8, overlap = 83.3438
PHY-3002 : Step(112): len = 38587.5, overlap = 81.2812
PHY-3002 : Step(113): len = 37957.9, overlap = 86.1875
PHY-3002 : Step(114): len = 36910.2, overlap = 88.9375
PHY-3002 : Step(115): len = 36659.7, overlap = 87.375
PHY-3002 : Step(116): len = 35222.4, overlap = 87.5312
PHY-3002 : Step(117): len = 35453.3, overlap = 85.5
PHY-3002 : Step(118): len = 35555.8, overlap = 86.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95535e-05
PHY-3002 : Step(119): len = 36312.1, overlap = 77.3125
PHY-3002 : Step(120): len = 37062.1, overlap = 74.125
PHY-3002 : Step(121): len = 37362, overlap = 69.0312
PHY-3002 : Step(122): len = 36992.7, overlap = 66.5312
PHY-3002 : Step(123): len = 36464.3, overlap = 68.2188
PHY-3002 : Step(124): len = 36446, overlap = 70.5312
PHY-3002 : Step(125): len = 36446, overlap = 70.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139107
PHY-3002 : Step(126): len = 36937.6, overlap = 68.0938
PHY-3002 : Step(127): len = 37569.9, overlap = 64.9688
PHY-3002 : Step(128): len = 37569.9, overlap = 64.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000248371
PHY-3002 : Step(129): len = 38027.7, overlap = 62.8125
PHY-3002 : Step(130): len = 38657.6, overlap = 59.9688
PHY-3002 : Step(131): len = 39451.8, overlap = 58.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000401865
PHY-3002 : Step(132): len = 39198.8, overlap = 57.875
PHY-3002 : Step(133): len = 39211.5, overlap = 56.7812
PHY-3002 : Step(134): len = 39248.8, overlap = 56.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000650218
PHY-3002 : Step(135): len = 39681.4, overlap = 56.3438
PHY-3002 : Step(136): len = 40288.5, overlap = 56.9688
PHY-3002 : Step(137): len = 41514, overlap = 55.0312
PHY-3002 : Step(138): len = 41793.6, overlap = 50.5
PHY-3002 : Step(139): len = 41657.4, overlap = 49.875
PHY-3002 : Step(140): len = 41457.7, overlap = 50.6562
PHY-3002 : Step(141): len = 41332.4, overlap = 49.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00105205
PHY-3002 : Step(142): len = 41570.3, overlap = 47.625
PHY-3002 : Step(143): len = 41921.3, overlap = 45.8438
PHY-3002 : Step(144): len = 42188.9, overlap = 46.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00170222
PHY-3002 : Step(145): len = 42303.9, overlap = 46.9375
PHY-3002 : Step(146): len = 42608.2, overlap = 47.1875
PHY-3002 : Step(147): len = 43065.5, overlap = 47.4062
PHY-3002 : Step(148): len = 43521, overlap = 45.1875
PHY-3002 : Step(149): len = 43995.8, overlap = 45.7812
PHY-3002 : Step(150): len = 44358.7, overlap = 43.5312
PHY-3002 : Step(151): len = 44553.4, overlap = 44.6875
PHY-3002 : Step(152): len = 44660.3, overlap = 43.5312
PHY-3002 : Step(153): len = 44759.8, overlap = 43.7812
PHY-3002 : Step(154): len = 44835.4, overlap = 43.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00275419
PHY-3002 : Step(155): len = 44990.8, overlap = 43.5312
PHY-3002 : Step(156): len = 45120.2, overlap = 44.3438
PHY-3002 : Step(157): len = 45212.5, overlap = 44.5312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00445628
PHY-3002 : Step(158): len = 45314.4, overlap = 44.5312
PHY-3002 : Step(159): len = 45481.9, overlap = 44.5625
PHY-3002 : Step(160): len = 45651.1, overlap = 43.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.97 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2463.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 66856, over cnt = 364(3%), over = 1082, worst = 15
PHY-1001 : End global iterations;  0.234276s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 52.99, top5 = 42.24, top10 = 36.79, top15 = 33.09.
PHY-1001 : End incremental global routing;  0.269912s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11168, tnet num: 2461, tinst num: 2261, tnode num: 15608, tedge num: 17898.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.336434s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.654911s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (38.2%)

OPT-1001 : Current memory(MB): used = 189, reserve = 160, peak = 189.
OPT-1001 : End physical optimization;  0.679834s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (39.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 883 LUT to BLE ...
SYN-4008 : Packed 883 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 999 remaining SEQ's ...
SYN-4005 : Packed 654 SEQ with LUT/SLICE
SYN-4006 : 67 single LUT's are left
SYN-4006 : 345 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1228/1493 primitive instances ...
PHY-3001 : End packing;  0.152584s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.7%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 978 instances
RUN-1001 : 471 mslices, 472 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2299 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1743 nets have 2 pins
RUN-1001 : 381 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 976 instances, 943 slices, 33 macros(160 instances: 126 mslices 34 lslices)
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 49361, Over = 83.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5262e-05
PHY-3002 : Step(161): len = 46207.7, overlap = 79.25
PHY-3002 : Step(162): len = 45800.2, overlap = 85
PHY-3002 : Step(163): len = 44644.9, overlap = 91.25
PHY-3002 : Step(164): len = 43791, overlap = 95.75
PHY-3002 : Step(165): len = 43437.1, overlap = 96.75
PHY-3002 : Step(166): len = 42955, overlap = 100.25
PHY-3002 : Step(167): len = 42695.2, overlap = 96.5
PHY-3002 : Step(168): len = 42348.2, overlap = 96.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.05241e-05
PHY-3002 : Step(169): len = 43215.7, overlap = 93.75
PHY-3002 : Step(170): len = 43862.6, overlap = 93.5
PHY-3002 : Step(171): len = 44100.5, overlap = 90
PHY-3002 : Step(172): len = 44103.9, overlap = 86.5
PHY-3002 : Step(173): len = 43982.9, overlap = 86
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75446e-05
PHY-3002 : Step(174): len = 44872.1, overlap = 85.5
PHY-3002 : Step(175): len = 45795.7, overlap = 83.25
PHY-3002 : Step(176): len = 46612.4, overlap = 77
PHY-3002 : Step(177): len = 46909.6, overlap = 77.75
PHY-3002 : Step(178): len = 46979.7, overlap = 75.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016676
PHY-3002 : Step(179): len = 47574.7, overlap = 72.75
PHY-3002 : Step(180): len = 48194.2, overlap = 69.75
PHY-3002 : Step(181): len = 48629.6, overlap = 68.75
PHY-3002 : Step(182): len = 48988.3, overlap = 66
PHY-3002 : Step(183): len = 49243.4, overlap = 68
PHY-3002 : Step(184): len = 49456.9, overlap = 67.75
PHY-3002 : Step(185): len = 49672.9, overlap = 64.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00028396
PHY-3002 : Step(186): len = 49903.3, overlap = 63.25
PHY-3002 : Step(187): len = 50703.3, overlap = 63.25
PHY-3002 : Step(188): len = 51948, overlap = 63
PHY-3002 : Step(189): len = 52616.2, overlap = 61
PHY-3002 : Step(190): len = 52837.1, overlap = 58.75
PHY-3002 : Step(191): len = 52958.6, overlap = 59.75
PHY-3002 : Step(192): len = 53299.4, overlap = 62.75
PHY-3002 : Step(193): len = 53524.8, overlap = 60.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.343839s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (31.8%)

PHY-3001 : Trial Legalized: Len = 60277.1
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108079
PHY-3002 : Step(194): len = 54614.3, overlap = 28
PHY-3002 : Step(195): len = 53575.4, overlap = 43.5
PHY-3002 : Step(196): len = 52530.8, overlap = 49
PHY-3002 : Step(197): len = 52148.2, overlap = 52.25
PHY-3002 : Step(198): len = 51675.3, overlap = 52.5
PHY-3002 : Step(199): len = 51351.2, overlap = 54.75
PHY-3002 : Step(200): len = 51091.9, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000205532
PHY-3002 : Step(201): len = 51540.6, overlap = 55.25
PHY-3002 : Step(202): len = 51979.4, overlap = 54.5
PHY-3002 : Step(203): len = 52382.5, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000384973
PHY-3002 : Step(204): len = 52639, overlap = 54.25
PHY-3002 : Step(205): len = 53256.8, overlap = 54
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000622886
PHY-3002 : Step(206): len = 53422.1, overlap = 51.75
PHY-3002 : Step(207): len = 54280.3, overlap = 51.5
PHY-3002 : Step(208): len = 55642.2, overlap = 52
PHY-3002 : Step(209): len = 56073.9, overlap = 50.5
PHY-3002 : Step(210): len = 56221.8, overlap = 49.75
PHY-3002 : Step(211): len = 56483.4, overlap = 47
PHY-3002 : Step(212): len = 56640.7, overlap = 46.25
PHY-3002 : Step(213): len = 56798.7, overlap = 44.75
PHY-3002 : Step(214): len = 56860.9, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102618
PHY-3002 : Step(215): len = 57031.1, overlap = 45
PHY-3002 : Step(216): len = 57378.5, overlap = 46.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00166036
PHY-3002 : Step(217): len = 57487.2, overlap = 45.75
PHY-3002 : Step(218): len = 58285.5, overlap = 42.5
PHY-3002 : Step(219): len = 59716.2, overlap = 40.5
PHY-3002 : Step(220): len = 59885.2, overlap = 38.75
PHY-3002 : Step(221): len = 59904.5, overlap = 37
PHY-3002 : Step(222): len = 59943.7, overlap = 35.75
PHY-3002 : Step(223): len = 60051.9, overlap = 36.5
PHY-3002 : Step(224): len = 60213.4, overlap = 36.75
PHY-3002 : Step(225): len = 60468.4, overlap = 37
PHY-3002 : Step(226): len = 60575, overlap = 37.5
PHY-3002 : Step(227): len = 60723.6, overlap = 38.5
PHY-3002 : Step(228): len = 60845.3, overlap = 38.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00268646
PHY-3002 : Step(229): len = 60930.6, overlap = 38
PHY-3002 : Step(230): len = 61129.2, overlap = 39.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00434669
PHY-3002 : Step(231): len = 61237.9, overlap = 38.5
PHY-3002 : Step(232): len = 61626.6, overlap = 37.5
PHY-3002 : Step(233): len = 62292.4, overlap = 38
PHY-3002 : Step(234): len = 62500.7, overlap = 37.75
PHY-3002 : Step(235): len = 62610.2, overlap = 38.5
PHY-3002 : Step(236): len = 62751.3, overlap = 38.5
PHY-3002 : Step(237): len = 62968.6, overlap = 35.5
PHY-3002 : Step(238): len = 63196.1, overlap = 36.5
PHY-3002 : Step(239): len = 63318.7, overlap = 36.5
PHY-3002 : Step(240): len = 63445.8, overlap = 36.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00703295
PHY-3002 : Step(241): len = 63480.6, overlap = 37.25
PHY-3002 : Step(242): len = 63573.8, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 65884.7, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 930 tiles.
PHY-3001 : End spreading;  0.007008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 65998.7, Over = 0
RUN-1003 : finish command "place" in  7.848395s wall, 1.984375s user + 0.765625s system = 2.750000s CPU (35.0%)

RUN-1004 : used memory is 171 MB, reserved memory is 142 MB, peak memory is 189 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 978 instances
RUN-1001 : 471 mslices, 472 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2299 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1743 nets have 2 pins
RUN-1001 : 381 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9888, tnet num: 2297, tinst num: 976, tnode num: 13202, tedge num: 16164.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 471 mslices, 472 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1558 clock pins, and constraint 3308 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 89368, over cnt = 282(2%), over = 406, worst = 5
PHY-1002 : len = 91192, over cnt = 138(1%), over = 184, worst = 4
PHY-1002 : len = 93384, over cnt = 10(0%), over = 13, worst = 3
PHY-1002 : len = 93472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.422355s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.6%)

PHY-1001 : Congestion index: top1 = 48.96, top5 = 39.09, top10 = 35.26, top15 = 32.57.
PHY-1001 : End global routing;  0.472920s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (33.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 231, reserve = 202, peak = 231.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 317, reserve = 289, peak = 317.
PHY-1001 : End build detailed router design. 1.848345s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (41.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.377942s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.7%)

PHY-1001 : Current memory(MB): used = 329, reserve = 302, peak = 329.
PHY-1001 : End phase 1; 0.380026s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 303352, over cnt = 406(0%), over = 418, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 330, reserve = 303, peak = 330.
PHY-1001 : End initial routed; 3.209608s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (42.8%)

PHY-1001 : Current memory(MB): used = 330, reserve = 303, peak = 330.
PHY-1001 : End phase 2; 3.209657s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (42.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 285440, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.650890s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (31.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 282280, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.240955s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.066868s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (46.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.029911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.034991s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.049862s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.081790s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 282256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.030005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 282120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.024490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 158 feed throughs used by 68 nets
PHY-1001 : End commit to database; 0.351298s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.5%)

PHY-1001 : Current memory(MB): used = 346, reserve = 320, peak = 346.
PHY-1001 : End phase 3; 2.626662s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (35.1%)

PHY-1003 : Routed, final wirelength = 282120
PHY-1001 : Current memory(MB): used = 347, reserve = 320, peak = 347.
PHY-1001 : End export database. 0.008877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.189030s wall, 3.265625s user + 0.046875s system = 3.312500s CPU (40.5%)

RUN-1003 : finish command "route" in  9.170563s wall, 3.718750s user + 0.046875s system = 3.765625s CPU (41.1%)

RUN-1004 : used memory is 296 MB, reserved memory is 275 MB, peak memory is 347 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1252   out of   5824   21.50%
#reg                     1186   out of   5824   20.36%
#le                      1595
  #lut only               409   out of   1595   25.64%
  #reg only               343   out of   1595   21.50%
  #lut&reg                843   out of   1595   52.85%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        624
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        131
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0    28
#4        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1595   |1092    |160     |1192    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1587   |1088    |156     |1184    |0       |1       |
|    u_foc_controller   |foc_controller     |628    |429     |156     |236     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |275    |181     |85      |65      |0       |1       |
|        u_as5600_read  |i2c_register_read  |275    |181     |85      |65      |0       |0       |
|      u_hall_encoder   |hall_encoder       |174    |107     |33      |98      |0       |0       |
|        u_divider      |Divider            |108    |67      |18      |64      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1722  
    #2          2       219   
    #3          3       125   
    #4          4        36   
    #5        5-10       68   
    #6        11-50      92   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     2.99            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 976
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2299, pip num: 23142
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 158
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 775 valid insts, and 60784 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.288365s wall, 9.578125s user + 0.062500s system = 9.640625s CPU (421.3%)

RUN-1004 : used memory is 297 MB, reserved memory is 277 MB, peak memory is 477 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_132941.log"
