# SOC-Design-flow-of-ZYNQ-7000-FPGA
Created a basic interrupt counter to demonstrate the interaction between PL and PS of Zedboard FPGA.
