

================================================================
== Vivado HLS Report for 'Loop_memset_AB_proc1'
================================================================
* Date:           Wed Oct 19 18:07:50 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|      115| 0.980 us | 1.150 us |   98|  115|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_AB   |       23|       23|         6|          -|          -|     4|    no    |
        | + memset_AB  |        3|        3|         1|          -|          -|     4|    no    |
        |- loadA       |       16|       16|         3|          2|          1|     8|    yes   |
        |- partialsum  |       72|       72|         9|          -|          -|     8|    no    |
        | + ps_i       |        6|        6|         4|          1|          1|     4|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|   1909|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    308|    -|
|Register         |        0|      -|     664|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|     664|   2281|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_memset_AB_prbkb  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln28_1_fu_568_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln28_2_fu_572_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln28_3_fu_576_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln28_fu_564_p2                |     *    |      3|  0|   20|          32|          32|
    |add_ln28_1_fu_599_p2              |     +    |      0|  0|   39|          32|          32|
    |add_ln28_2_fu_614_p2              |     +    |      0|  0|   39|          32|          32|
    |add_ln28_3_fu_629_p2              |     +    |      0|  0|   39|          32|          32|
    |add_ln28_4_fu_554_p2              |     +    |      0|  0|   15|           7|           7|
    |add_ln28_fu_584_p2                |     +    |      0|  0|   39|          32|          32|
    |add_ln7_1_fu_300_p2               |     +    |      0|  0|   10|           1|           2|
    |add_ln7_fu_294_p2                 |     +    |      0|  0|   10|           2|           1|
    |i_1_fu_531_p2                     |     +    |      0|  0|   12|           3|           1|
    |i_fu_436_p2                       |     +    |      0|  0|   13|           4|           1|
    |k_fu_499_p2                       |     +    |      0|  0|   13|           4|           1|
    |and_ln7_1_fu_396_p2               |    and   |      0|  0|  128|         128|         128|
    |and_ln7_2_fu_402_p2               |    and   |      0|  0|  128|           1|         128|
    |and_ln7_fu_384_p2                 |    and   |      0|  0|  128|         128|         128|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state9                   |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op103         |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op70          |    and   |      0|  0|    2|           1|           1|
    |icmp_ln13_fu_430_p2               |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln22_fu_493_p2               |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln25_fu_525_p2               |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln7_1_fu_421_p2              |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln7_2_fu_320_p2              |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln7_fu_415_p2                |   icmp   |      0|  0|    8|           2|           2|
    |lshr_ln7_fu_378_p2                |   lshr   |      0|  0|  423|           2|         128|
    |AB_d0                             |    or    |      0|  0|  128|           1|         128|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |empty_51_fu_314_p2                |    or    |      0|  0|    7|           7|           5|
    |select_ln7_1_fu_342_p3            |  select  |      0|  0|    8|           1|           8|
    |select_ln7_2_fu_364_p3            |  select  |      0|  0|    2|           1|           1|
    |select_ln7_fu_334_p3              |  select  |      0|  0|    8|           1|           8|
    |shl_ln7_1_fu_372_p2               |    shl   |      0|  0|  423|           2|         128|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln17_fu_465_p2                |    xor   |      0|  0|    5|           4|           5|
    |xor_ln7_1_fu_390_p2               |    xor   |      0|  0|  128|           2|         128|
    |xor_ln7_fu_350_p2                 |    xor   |      0|  0|    8|           8|           7|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |     12|  0| 1909|         595|        1235|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |AB_address0                   |  21|          4|    2|          8|
    |A_address0                    |  21|          4|    5|         20|
    |A_address1                    |  15|          3|    5|         15|
    |A_d0                          |  15|          3|   32|         96|
    |A_d1                          |  15|          3|   32|         96|
    |Arows_V_a_0_blk_n             |   9|          2|    1|          2|
    |Arows_V_a_1_blk_n             |   9|          2|    1|          2|
    |Arows_V_a_2_blk_n             |   9|          2|    1|          2|
    |Arows_V_a_3_blk_n             |   9|          2|    1|          2|
    |Bcols_V_a_0_blk_n             |   9|          2|    1|          2|
    |Bcols_V_a_1_blk_n             |   9|          2|    1|          2|
    |Bcols_V_a_2_blk_n             |   9|          2|    1|          2|
    |Bcols_V_a_3_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_259_p4  |   9|          2|    4|          8|
    |i1_0_reg_278                  |   9|          2|    3|          6|
    |i_0_reg_255                   |   9|          2|    4|          8|
    |k_0_reg_267                   |   9|          2|    4|          8|
    |phi_ln7_1_reg_244             |   9|          2|    2|          4|
    |phi_ln7_2_reg_235             |   9|          2|  128|        256|
    |phi_ln7_reg_223               |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 308|         66|  236|        564|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |AB_addr_1_reg_761        |    2|   0|    2|          0|
    |AB_addr_reg_652          |    2|   0|    2|          0|
    |A_load_reg_767           |   32|   0|   32|          0|
    |add_ln7_reg_657          |    2|   0|    2|          0|
    |ap_CS_fsm                |   10|   0|   10|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |    1|   0|    1|          0|
    |i1_0_reg_278             |    3|   0|    3|          0|
    |i_0_reg_255              |    4|   0|    4|          0|
    |i_reg_693                |    4|   0|    4|          0|
    |icmp_ln13_reg_689        |    1|   0|    1|          0|
    |icmp_ln25_reg_747        |    1|   0|    1|          0|
    |k_0_reg_267              |    4|   0|    4|          0|
    |k_reg_717                |    4|   0|    4|          0|
    |mul_ln28_1_reg_780       |   32|   0|   32|          0|
    |mul_ln28_2_reg_785       |   32|   0|   32|          0|
    |mul_ln28_3_reg_790       |   32|   0|   32|          0|
    |mul_ln28_reg_775         |   32|   0|   32|          0|
    |phi_ln7_1_reg_244        |    2|   0|    2|          0|
    |phi_ln7_2_reg_235        |  128|   0|  128|          0|
    |phi_ln7_reg_223          |    2|   0|    2|          0|
    |tmp_a_1_05_reg_722       |   32|   0|   32|          0|
    |tmp_a_1_16_reg_727       |   32|   0|   32|          0|
    |tmp_a_1_27_reg_732       |   32|   0|   32|          0|
    |tmp_a_1_38_reg_737       |   32|   0|   32|          0|
    |tmp_a_23_reg_698         |   32|   0|   32|          0|
    |tmp_a_34_reg_703         |   32|   0|   32|          0|
    |xor_ln17_reg_708         |    4|   0|    4|          0|
    |zext_ln28_reg_742        |    4|   0|    7|          3|
    |AB_addr_1_reg_761        |   64|  32|    2|          0|
    |icmp_ln25_reg_747        |   64|  32|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  664|  64|  542|          3|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_memset_AB_proc1 | return value |
|AB_address0          | out |    2|  ap_memory |          AB          |     array    |
|AB_ce0               | out |    1|  ap_memory |          AB          |     array    |
|AB_we0               | out |    1|  ap_memory |          AB          |     array    |
|AB_d0                | out |  128|  ap_memory |          AB          |     array    |
|AB_q0                |  in |  128|  ap_memory |          AB          |     array    |
|AB_address1          | out |    2|  ap_memory |          AB          |     array    |
|AB_ce1               | out |    1|  ap_memory |          AB          |     array    |
|AB_we1               | out |    1|  ap_memory |          AB          |     array    |
|AB_d1                | out |  128|  ap_memory |          AB          |     array    |
|it                   |  in |   32|   ap_none  |          it          |    scalar    |
|Arows_V_a_0_dout     |  in |   32|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_read     | out |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_1_dout     |  in |   32|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_read     | out |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_2_dout     |  in |   32|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_read     | out |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_3_dout     |  in |   32|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_read     | out |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Bcols_V_a_0_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_read     | out |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_1_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_read     | out |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_2_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_read     | out |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_3_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_read     | out |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

