--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml LS74LS190.twx LS74LS190.ncd -o LS74LS190.twr LS74LS190.pcf
-ucf sn74la190.ucf

Design file:              LS74LS190.ncd
Physical constraint file: LS74LS190.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk100Mhz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |    2.314(R)|    0.033(R)|Clk100Mhz_BUFGP   |   0.000|
UD          |    2.078(R)|    0.116(R)|Clk100Mhz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk100Mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Seg<0>      |    9.411(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<1>      |    9.739(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<2>      |   10.701(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<3>      |    9.553(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<4>      |    9.685(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<5>      |    9.209(R)|Clk100Mhz_BUFGP   |   0.000|
Seg<6>      |    9.629(R)|Clk100Mhz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100Mhz      |    4.524|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 15 15:11:17 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



