SIM ?= icarus
TOPLEVEL_LANG ?= verilog

# ðŸ”§ Verilog ì†ŒìŠ¤ëŠ” 'TOPLEVEL' ë³€ìˆ˜ ê¸°ì¤€ìœ¼ë¡œ ì§€ì •
VERILOG_SOURCES := $(wildcard $(PWD)/../generated/verilog/*.sv)

TOPLEVEL = $(MODULE_NAME)
MODULE = tb_$(MODULE_NAME)

include $(shell cocotb-config --makefiles)/Makefile.sim

