git clone --depth 1 --no-tags https://github.com/0Kasperski0/KAUE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257503772
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Pipelined_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257655551
git clone --depth 1 --no-tags https://github.com/mugadza/MyClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257717263
git clone --depth 1 --no-tags https://github.com/anands-repo/SoftAssociativeMemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257976378
git clone --depth 1 --no-tags https://github.com/NirajKinnal/IEEE-SMP-2020-Ass-1-Q-1-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256758806
git clone --depth 1 --no-tags https://github.com/amanahuja62/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256969035
git clone --depth 1 --no-tags https://github.com/leo-dh/50002_1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258702542
git clone --depth 1 --no-tags https://github.com/RickyTino/CatnipSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262692436
git clone --depth 1 --no-tags https://github.com/swathi710/syr2k-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262327287
git clone --depth 1 --no-tags https://github.com/AARakin/ECE552_CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262936063
git clone --depth 1 --no-tags https://github.com/maheshbhatk/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262540845
git clone --depth 1 --no-tags https://github.com/unnatr2/ECE385_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261652827
git clone --depth 1 --no-tags https://github.com/sortofamudkip/Computer-Architecture-HW-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263097495
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262174296
git clone --depth 1 --no-tags https://github.com/GarretCarmouche/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262610963
git clone --depth 1 --no-tags https://github.com/m-alansary/MIPS-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262710505
git clone --depth 1 --no-tags https://github.com/hjz0206/16FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264090617
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264886873
git clone --depth 1 --no-tags https://github.com/Luca-parr/synthesis_and_opt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257908371
git clone --depth 1 --no-tags https://github.com/johnnycck/DIC_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257536179
git clone --depth 1 --no-tags https://github.com/jackychiangtw/files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265843920
git clone --depth 1 --no-tags https://github.com/boothse-osu/ece272-design-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265457250
git clone --depth 1 --no-tags https://github.com/moste00/SPI___version2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264030062
git clone --depth 1 --no-tags https://github.com/diggitall/deneme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264027198
git clone --depth 1 --no-tags https://github.com/Kyouma48596/verilog-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264357230
git clone --depth 1 --no-tags https://github.com/fmahmoo3/FinalProject_GoneFishIn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263566618
git clone --depth 1 --no-tags https://github.com/websterbei/MIPS-CPU-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265144454
git clone --depth 1 --no-tags https://github.com/mikusnowy/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265132877
git clone --depth 1 --no-tags https://github.com/ManiaciaChao/lab-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265297984
git clone --depth 1 --no-tags https://github.com/jakub-guzewicz/Sycy_Reference_Model_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259443811
git clone --depth 1 --no-tags https://github.com/jmkoenig/EE480Proj4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260065959
git clone --depth 1 --no-tags https://github.com/pcotret/hello_zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260256138
git clone --depth 1 --no-tags https://github.com/LuukEsselbrugge/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261426419
git clone --depth 1 --no-tags https://github.com/yangtau/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259341382
git clone --depth 1 --no-tags https://github.com/Tyreyn/RS-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259597706
git clone --depth 1 --no-tags https://github.com/Kiran760043/Gray-Code-to-Binary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262618619
git clone --depth 1 --no-tags https://github.com/Trilledya/ECE-583-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260307691
git clone --depth 1 --no-tags https://github.com/xiaolingyi/fpga_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262703609
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/example-src-sink-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261933195
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262176408
git clone --depth 1 --no-tags https://github.com/Hannsel101/MIPS_32bit_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262237535
git clone --depth 1 --no-tags https://github.com/rdguerrerom/VHDL_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262230015
git clone --depth 1 --no-tags https://github.com/ACESLabUCSD/TriLoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261377261
git clone --depth 1 --no-tags https://github.com/crispyMangos/SHA3_512.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264341947
git clone --depth 1 --no-tags https://github.com/ruchirjain24/rj240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264216955
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/FpgaI2Ccontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265856683
git clone --depth 1 --no-tags https://github.com/hyp3rflow/COSE221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259588173
git clone --depth 1 --no-tags https://github.com/t9d62/HDL-DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259583373
git clone --depth 1 --no-tags https://github.com/parth7stark/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261167768
git clone --depth 1 --no-tags https://github.com/esteezy/Mock-Adler32-Checksum-Offload-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263230434
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/verilog-Digital-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263309483
git clone --depth 1 --no-tags https://github.com/kgubbi/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263481513
git clone --depth 1 --no-tags https://github.com/richardboone/ece_224a_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263490519
git clone --depth 1 --no-tags https://github.com/Evan8456/B58Cards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263538924
git clone --depth 1 --no-tags https://github.com/alex-aleyan/de1soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262615021
git clone --depth 1 --no-tags https://github.com/agungmini/verilogPING_SRF04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261000938
git clone --depth 1 --no-tags https://github.com/ReethuVinta/Resource-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257504435
git clone --depth 1 --no-tags https://github.com/ManiNandadeep/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260021499
git clone --depth 1 --no-tags https://github.com/DnailZ/COLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258914370
git clone --depth 1 --no-tags https://github.com/YXL76/ParkingLot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258770442
git clone --depth 1 --no-tags https://github.com/SeungminHwang/KAIST-EE312.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258625939
git clone --depth 1 --no-tags https://github.com/zdzwie/Verilog_Ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258793270
git clone --depth 1 --no-tags https://github.com/amanahuja62/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256978970
git clone --depth 1 --no-tags https://github.com/mohit11511/Design-and-FPGA-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258419321
git clone --depth 1 --no-tags https://github.com/surajbidnur/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258165007
git clone --depth 1 --no-tags https://github.com/DACS-BAKKER/lc-3-processor-wspencerhurst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257945741
git clone --depth 1 --no-tags https://github.com/kokkoroQwQ/diyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265888935
git clone --depth 1 --no-tags https://github.com/ritamdas2/RISC-V-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265975516
git clone --depth 1 --no-tags https://github.com/Kiran760043/Linear-Feedback-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264814241
git clone --depth 1 --no-tags https://github.com/nelgau/hicart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264101286
git clone --depth 1 --no-tags https://github.com/Kiran760043/Excess-3-to-BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263154204
git clone --depth 1 --no-tags https://github.com/hm-ysjiang/CompOrgTeam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261505625
git clone --depth 1 --no-tags https://github.com/Firefox2100/CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262920893
git clone --depth 1 --no-tags https://github.com/kichunya/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257388108
git clone --depth 1 --no-tags https://github.com/liotahuf/UVM_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257620858
git clone --depth 1 --no-tags https://github.com/Tersur/ECE200_MIPS_PIPELINE_FORWARDING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258026094
git clone --depth 1 --no-tags https://github.com/mgpixel/fpga-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257126371
git clone --depth 1 --no-tags https://github.com/Kiran760043/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258645932
git clone --depth 1 --no-tags https://github.com/BrianYu24/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257780984
git clone --depth 1 --no-tags https://github.com/ludaolaonahai/lianghua.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259547942
git clone --depth 1 --no-tags https://github.com/rushmakes/DigitalCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260990749
git clone --depth 1 --no-tags https://github.com/PanChrzan/RS-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261112854
git clone --depth 1 --no-tags https://github.com/Megamemnon/b1CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258920626
git clone --depth 1 --no-tags https://github.com/Megamemnon/bram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258918753
git clone --depth 1 --no-tags https://github.com/Kiran760043/ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258915105
git clone --depth 1 --no-tags https://github.com/Saikovsky/PUL_74HC595.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259253781
git clone --depth 1 --no-tags https://github.com/prizesilvers2/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265154271
git clone --depth 1 --no-tags https://github.com/hejingjing2020/virilog-cpu-architect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261948281
git clone --depth 1 --no-tags https://github.com/kanungoramakrishna/rv5Design_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261967981
git clone --depth 1 --no-tags https://github.com/nj04707/Virtual-Keypad-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262475647
git clone --depth 1 --no-tags https://github.com/eunnati1/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260053223
git clone --depth 1 --no-tags https://github.com/jordanpenard/FPGA-LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259959063
git clone --depth 1 --no-tags https://github.com/NightMachinery/TOY_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262022476
git clone --depth 1 --no-tags https://github.com/SUGAMZA/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261621069
git clone --depth 1 --no-tags https://github.com/Hooje/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261761541
git clone --depth 1 --no-tags https://github.com/anguyen234247/Team18EIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261572839
git clone --depth 1 --no-tags https://github.com/Jennifer-Zheng/instruction-queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264046997
git clone --depth 1 --no-tags https://github.com/simonace/MDIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264058565
