<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="171310fs"></ZoomStartTime>
      <ZoomEndTime time="343738fs"></ZoomEndTime>
      <Cursor1Time time="255000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="105"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="42" />
   <wvobject fp_name="/testbench/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/id0/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/id0/op3" type="array">
      <obj_property name="ElementShortName">op3[5:0]</obj_property>
      <obj_property name="ObjectShortName">op3[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/id0/op2" type="array">
      <obj_property name="ElementShortName">op2[4:0]</obj_property>
      <obj_property name="ObjectShortName">op2[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs" type="array">
      <obj_property name="ElementShortName">regs[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[0:31][31:0]</obj_property>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[0]" type="array">
         <obj_property name="ElementShortName">[0][31:0]</obj_property>
         <obj_property name="ObjectShortName">[0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[1]" type="array">
         <obj_property name="ElementShortName">[1][31:0]</obj_property>
         <obj_property name="ObjectShortName">[1][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[2]" type="array">
         <obj_property name="ElementShortName">[2][31:0]</obj_property>
         <obj_property name="ObjectShortName">[2][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[3]" type="array">
         <obj_property name="ElementShortName">[3][31:0]</obj_property>
         <obj_property name="ObjectShortName">[3][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[4]" type="array">
         <obj_property name="ElementShortName">[4][31:0]</obj_property>
         <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[5]" type="array">
         <obj_property name="ElementShortName">[5][31:0]</obj_property>
         <obj_property name="ObjectShortName">[5][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[6]" type="array">
         <obj_property name="ElementShortName">[6][31:0]</obj_property>
         <obj_property name="ObjectShortName">[6][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[7]" type="array">
         <obj_property name="ElementShortName">[7][31:0]</obj_property>
         <obj_property name="ObjectShortName">[7][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[8]" type="array">
         <obj_property name="ElementShortName">[8][31:0]</obj_property>
         <obj_property name="ObjectShortName">[8][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[9]" type="array">
         <obj_property name="ElementShortName">[9][31:0]</obj_property>
         <obj_property name="ObjectShortName">[9][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[10]" type="array">
         <obj_property name="ElementShortName">[10][31:0]</obj_property>
         <obj_property name="ObjectShortName">[10][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[11]" type="array">
         <obj_property name="ElementShortName">[11][31:0]</obj_property>
         <obj_property name="ObjectShortName">[11][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[12]" type="array">
         <obj_property name="ElementShortName">[12][31:0]</obj_property>
         <obj_property name="ObjectShortName">[12][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[13]" type="array">
         <obj_property name="ElementShortName">[13][31:0]</obj_property>
         <obj_property name="ObjectShortName">[13][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[14]" type="array">
         <obj_property name="ElementShortName">[14][31:0]</obj_property>
         <obj_property name="ObjectShortName">[14][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[15]" type="array">
         <obj_property name="ElementShortName">[15][31:0]</obj_property>
         <obj_property name="ObjectShortName">[15][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[16]" type="array">
         <obj_property name="ElementShortName">[16][31:0]</obj_property>
         <obj_property name="ObjectShortName">[16][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[17]" type="array">
         <obj_property name="ElementShortName">[17][31:0]</obj_property>
         <obj_property name="ObjectShortName">[17][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[18]" type="array">
         <obj_property name="ElementShortName">[18][31:0]</obj_property>
         <obj_property name="ObjectShortName">[18][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[19]" type="array">
         <obj_property name="ElementShortName">[19][31:0]</obj_property>
         <obj_property name="ObjectShortName">[19][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[20]" type="array">
         <obj_property name="ElementShortName">[20][31:0]</obj_property>
         <obj_property name="ObjectShortName">[20][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[21]" type="array">
         <obj_property name="ElementShortName">[21][31:0]</obj_property>
         <obj_property name="ObjectShortName">[21][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[22]" type="array">
         <obj_property name="ElementShortName">[22][31:0]</obj_property>
         <obj_property name="ObjectShortName">[22][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[23]" type="array">
         <obj_property name="ElementShortName">[23][31:0]</obj_property>
         <obj_property name="ObjectShortName">[23][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[24]" type="array">
         <obj_property name="ElementShortName">[24][31:0]</obj_property>
         <obj_property name="ObjectShortName">[24][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[25]" type="array">
         <obj_property name="ElementShortName">[25][31:0]</obj_property>
         <obj_property name="ObjectShortName">[25][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[26]" type="array">
         <obj_property name="ElementShortName">[26][31:0]</obj_property>
         <obj_property name="ObjectShortName">[26][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[27]" type="array">
         <obj_property name="ElementShortName">[27][31:0]</obj_property>
         <obj_property name="ObjectShortName">[27][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[28]" type="array">
         <obj_property name="ElementShortName">[28][31:0]</obj_property>
         <obj_property name="ObjectShortName">[28][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[29]" type="array">
         <obj_property name="ElementShortName">[29][31:0]</obj_property>
         <obj_property name="ObjectShortName">[29][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[30]" type="array">
         <obj_property name="ElementShortName">[30][31:0]</obj_property>
         <obj_property name="ObjectShortName">[30][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[31]" type="array">
         <obj_property name="ElementShortName">[31][31:0]</obj_property>
         <obj_property name="ObjectShortName">[31][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[0]" type="array">
         <obj_property name="ElementShortName">[0][31:0]</obj_property>
         <obj_property name="ObjectShortName">[0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[1]" type="array">
         <obj_property name="ElementShortName">[1][31:0]</obj_property>
         <obj_property name="ObjectShortName">[1][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[2]" type="array">
         <obj_property name="ElementShortName">[2][31:0]</obj_property>
         <obj_property name="ObjectShortName">[2][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[3]" type="array">
         <obj_property name="ElementShortName">[3][31:0]</obj_property>
         <obj_property name="ObjectShortName">[3][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[4]" type="array">
         <obj_property name="ElementShortName">[4][31:0]</obj_property>
         <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[5]" type="array">
         <obj_property name="ElementShortName">[5][31:0]</obj_property>
         <obj_property name="ObjectShortName">[5][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[6]" type="array">
         <obj_property name="ElementShortName">[6][31:0]</obj_property>
         <obj_property name="ObjectShortName">[6][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[7]" type="array">
         <obj_property name="ElementShortName">[7][31:0]</obj_property>
         <obj_property name="ObjectShortName">[7][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[8]" type="array">
         <obj_property name="ElementShortName">[8][31:0]</obj_property>
         <obj_property name="ObjectShortName">[8][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[9]" type="array">
         <obj_property name="ElementShortName">[9][31:0]</obj_property>
         <obj_property name="ObjectShortName">[9][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[10]" type="array">
         <obj_property name="ElementShortName">[10][31:0]</obj_property>
         <obj_property name="ObjectShortName">[10][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[11]" type="array">
         <obj_property name="ElementShortName">[11][31:0]</obj_property>
         <obj_property name="ObjectShortName">[11][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[12]" type="array">
         <obj_property name="ElementShortName">[12][31:0]</obj_property>
         <obj_property name="ObjectShortName">[12][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[13]" type="array">
         <obj_property name="ElementShortName">[13][31:0]</obj_property>
         <obj_property name="ObjectShortName">[13][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[14]" type="array">
         <obj_property name="ElementShortName">[14][31:0]</obj_property>
         <obj_property name="ObjectShortName">[14][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[15]" type="array">
         <obj_property name="ElementShortName">[15][31:0]</obj_property>
         <obj_property name="ObjectShortName">[15][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[16]" type="array">
         <obj_property name="ElementShortName">[16][31:0]</obj_property>
         <obj_property name="ObjectShortName">[16][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[17]" type="array">
         <obj_property name="ElementShortName">[17][31:0]</obj_property>
         <obj_property name="ObjectShortName">[17][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[18]" type="array">
         <obj_property name="ElementShortName">[18][31:0]</obj_property>
         <obj_property name="ObjectShortName">[18][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[19]" type="array">
         <obj_property name="ElementShortName">[19][31:0]</obj_property>
         <obj_property name="ObjectShortName">[19][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[20]" type="array">
         <obj_property name="ElementShortName">[20][31:0]</obj_property>
         <obj_property name="ObjectShortName">[20][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[21]" type="array">
         <obj_property name="ElementShortName">[21][31:0]</obj_property>
         <obj_property name="ObjectShortName">[21][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[22]" type="array">
         <obj_property name="ElementShortName">[22][31:0]</obj_property>
         <obj_property name="ObjectShortName">[22][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[23]" type="array">
         <obj_property name="ElementShortName">[23][31:0]</obj_property>
         <obj_property name="ObjectShortName">[23][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[24]" type="array">
         <obj_property name="ElementShortName">[24][31:0]</obj_property>
         <obj_property name="ObjectShortName">[24][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[25]" type="array">
         <obj_property name="ElementShortName">[25][31:0]</obj_property>
         <obj_property name="ObjectShortName">[25][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[26]" type="array">
         <obj_property name="ElementShortName">[26][31:0]</obj_property>
         <obj_property name="ObjectShortName">[26][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[27]" type="array">
         <obj_property name="ElementShortName">[27][31:0]</obj_property>
         <obj_property name="ObjectShortName">[27][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[28]" type="array">
         <obj_property name="ElementShortName">[28][31:0]</obj_property>
         <obj_property name="ObjectShortName">[28][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[29]" type="array">
         <obj_property name="ElementShortName">[29][31:0]</obj_property>
         <obj_property name="ObjectShortName">[29][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[30]" type="array">
         <obj_property name="ElementShortName">[30][31:0]</obj_property>
         <obj_property name="ObjectShortName">[30][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/single_cycle0/mycpu0/regfile1/regs[31]" type="array">
         <obj_property name="ElementShortName">[31][31:0]</obj_property>
         <obj_property name="ObjectShortName">[31][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/ex0/reg1_i" type="array">
      <obj_property name="ElementShortName">reg1_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_i[31:0]</obj_property>
      <obj_property name="Radix">OCTALRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/ex0/reg2_i" type="array">
      <obj_property name="ElementShortName">reg2_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_i[31:0]</obj_property>
      <obj_property name="Radix">OCTALRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/inst_rom_addr" type="array">
      <obj_property name="ElementShortName">inst_rom_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_rom_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/inst_rom_rdata" type="array">
      <obj_property name="ElementShortName">inst_rom_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_rom_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_addr" type="array">
      <obj_property name="ElementShortName">data_ram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_wdata" type="array">
      <obj_property name="ElementShortName">data_ram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_wen" type="logic">
      <obj_property name="ElementShortName">data_ram_wen</obj_property>
      <obj_property name="ObjectShortName">data_ram_wen</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_rdata" type="array">
      <obj_property name="ElementShortName">data_ram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/inst_rom_rdata" type="array">
      <obj_property name="ElementShortName">inst_rom_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_rom_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/inst_rom_addr" type="array">
      <obj_property name="ElementShortName">inst_rom_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_rom_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_rdata" type="array">
      <obj_property name="ElementShortName">data_ram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_addr" type="array">
      <obj_property name="ElementShortName">data_ram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_wdata" type="array">
      <obj_property name="ElementShortName">data_ram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_ram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/data_ram_wen" type="logic">
      <obj_property name="ElementShortName">data_ram_wen</obj_property>
      <obj_property name="ObjectShortName">data_ram_wen</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg1_read" type="logic">
      <obj_property name="ElementShortName">reg1_read</obj_property>
      <obj_property name="ObjectShortName">reg1_read</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg2_read" type="logic">
      <obj_property name="ElementShortName">reg2_read</obj_property>
      <obj_property name="ObjectShortName">reg2_read</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg1_data" type="array">
      <obj_property name="ElementShortName">reg1_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg2_data" type="array">
      <obj_property name="ElementShortName">reg2_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg1_addr" type="array">
      <obj_property name="ElementShortName">reg1_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/reg2_addr" type="array">
      <obj_property name="ElementShortName">reg2_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/ex_aluop_o" type="array">
      <obj_property name="ElementShortName">ex_aluop_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_aluop_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/ex_reg2_o" type="array">
      <obj_property name="ElementShortName">ex_reg2_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_reg2_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem_wreg_o" type="logic">
      <obj_property name="ElementShortName">mem_wreg_o</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_o</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem_wd_o" type="array">
      <obj_property name="ElementShortName">mem_wd_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wd_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem_wdata_o" type="array">
      <obj_property name="ElementShortName">mem_wdata_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wdata_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/wb_wd" type="array">
      <obj_property name="ElementShortName">wb_wd[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/wb_wreg" type="logic">
      <obj_property name="ElementShortName">wb_wreg</obj_property>
      <obj_property name="ObjectShortName">wb_wreg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/wb_wdata" type="array">
      <obj_property name="ElementShortName">wb_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/id_branch_flag_o" type="logic">
      <obj_property name="ElementShortName">id_branch_flag_o</obj_property>
      <obj_property name="ObjectShortName">id_branch_flag_o</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem0/mem_we" type="logic">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem0/mem_we_o" type="logic">
      <obj_property name="ElementShortName">mem_we_o</obj_property>
      <obj_property name="ObjectShortName">mem_we_o</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/single_cycle0/mycpu0/mem0/aluop_i" type="array">
      <obj_property name="ElementShortName">aluop_i[4:0]</obj_property>
      <obj_property name="ObjectShortName">aluop_i[4:0]</obj_property>
   </wvobject>
</wave_config>
