//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 1 .b8 input_buffer[1];
.global .align 1 .b8 input_noise_L0[1];
.global .align 4 .f32 isL1;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4isL1E[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename4isL1E[6] = {102, 108, 111, 97, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4isL1E = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic4isL1E[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4isL1E[1];

.visible .entry _Z6oxMainv(

)
{
	.reg .pred 	%p<53>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<345>;
	.reg .b32 	%r<84>;
	.reg .b64 	%rd<67>;


	ld.global.f32 	%f52, [isL1];
	setp.gt.f32	%p4, %f52, 0f3F000000;
	ld.global.v2.u32 	{%r1, %r2}, [pixelID];
	cvt.u64.u32	%rd1, %r1;
	cvt.u64.u32	%rd2, %r2;
	@%p4 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_2:
	mov.u64 	%rd58, input_noise_L0;
	cvta.global.u64 	%rd23, %rd58;
	mov.u32 	%r29, 2;
	mov.u32 	%r24, 8;
	mov.u64 	%rd57, 0;
	// inline asm
	call (%rd22), _rt_buffer_get_64, (%rd23, %r29, %r24, %rd1, %rd2, %rd57, %rd57);
	// inline asm
	ld.global.v2.u32 	{%r31, %r32}, [pixelID];
	cvt.u64.u32	%rd30, %r31;
	cvt.u64.u32	%rd31, %r32;
	// inline asm
	call (%rd28), _rt_buffer_get_64, (%rd23, %r29, %r24, %rd30, %rd31, %rd57, %rd57);
	// inline asm
	ld.global.v2.u32 	{%r35, %r36}, [pixelID];
	cvt.u64.u32	%rd36, %r35;
	cvt.u64.u32	%rd37, %r36;
	// inline asm
	call (%rd34), _rt_buffer_get_64, (%rd23, %r29, %r24, %rd36, %rd37, %rd57, %rd57);
	// inline asm
	ld.global.v2.u32 	{%r39, %r40}, [pixelID];
	cvt.u64.u32	%rd42, %r39;
	cvt.u64.u32	%rd43, %r40;
	mov.u64 	%rd59, input_buffer;
	cvta.global.u64 	%rd41, %rd59;
	mov.u32 	%r30, 16;
	// inline asm
	call (%rd40), _rt_buffer_get_64, (%rd41, %r29, %r30, %rd42, %rd43, %rd57, %rd57);
	// inline asm
	ld.f32 	%f333, [%rd40];
	ld.global.v2.u32 	{%r43, %r44}, [pixelID];
	cvt.u64.u32	%rd48, %r43;
	cvt.u64.u32	%rd49, %r44;
	// inline asm
	call (%rd46), _rt_buffer_get_64, (%rd41, %r29, %r30, %rd48, %rd49, %rd57, %rd57);
	// inline asm
	ld.f32 	%f334, [%rd46+4];
	ld.global.v2.u32 	{%r47, %r48}, [pixelID];
	cvt.u64.u32	%rd54, %r47;
	cvt.u64.u32	%rd55, %r48;
	// inline asm
	call (%rd52), _rt_buffer_get_64, (%rd41, %r29, %r30, %rd54, %rd55, %rd57, %rd57);
	// inline asm
	ld.f32 	%f335, [%rd52+8];
	bra.uni 	BB0_3;

BB0_1:
	mov.u64 	%rd21, input_noise_L0;
	cvta.global.u64 	%rd4, %rd21;
	mov.u32 	%r9, 2;
	mov.u32 	%r10, 8;
	mov.u64 	%rd20, 0;
	// inline asm
	call (%rd3), _rt_buffer_get_64, (%rd4, %r9, %r10, %rd1, %rd2, %rd20, %rd20);
	// inline asm
	ld.u16 	%rs1, [%rd3];
	// inline asm
	{  cvt.f32.f16 %f333, %rs1;}

	// inline asm
	ld.global.v2.u32 	{%r11, %r12}, [pixelID];
	cvt.u64.u32	%rd11, %r11;
	cvt.u64.u32	%rd12, %r12;
	// inline asm
	call (%rd9), _rt_buffer_get_64, (%rd4, %r9, %r10, %rd11, %rd12, %rd20, %rd20);
	// inline asm
	ld.u16 	%rs2, [%rd9+2];
	// inline asm
	{  cvt.f32.f16 %f334, %rs2;}

	// inline asm
	ld.global.v2.u32 	{%r15, %r16}, [pixelID];
	cvt.u64.u32	%rd17, %r15;
	cvt.u64.u32	%rd18, %r16;
	// inline asm
	call (%rd15), _rt_buffer_get_64, (%rd4, %r9, %r10, %rd17, %rd18, %rd20, %rd20);
	// inline asm
	ld.u16 	%rs3, [%rd15+4];
	// inline asm
	{  cvt.f32.f16 %f335, %rs3;}

	// inline asm

BB0_3:
	mul.f32 	%f58, %f334, 0f40800000;
	mul.f32 	%f59, %f333, 0f40800000;
	max.f32 	%f60, %f59, %f58;
	mul.f32 	%f61, %f335, 0f40800000;
	max.f32 	%f62, %f60, %f61;
	add.f32 	%f63, %f62, 0f3F800000;
	rcp.rn.f32 	%f64, %f63;
	mul.f32 	%f10, %f59, %f64;
	mul.f32 	%f11, %f58, %f64;
	mul.f32 	%f12, %f61, %f64;
	abs.f32 	%f14, %f10;
	setp.lt.f32	%p5, %f14, 0f00800000;
	mul.f32 	%f68, %f14, 0f4B800000;
	selp.f32	%f69, 0fC3170000, 0fC2FE0000, %p5;
	selp.f32	%f70, %f68, %f14, %p5;
	mov.b32 	 %r51, %f70;
	and.b32  	%r52, %r51, 8388607;
	or.b32  	%r53, %r52, 1065353216;
	mov.b32 	 %f71, %r53;
	shr.u32 	%r54, %r51, 23;
	cvt.rn.f32.u32	%f72, %r54;
	add.f32 	%f73, %f69, %f72;
	setp.gt.f32	%p6, %f71, 0f3FB504F3;
	mul.f32 	%f74, %f71, 0f3F000000;
	add.f32 	%f75, %f73, 0f3F800000;
	selp.f32	%f76, %f74, %f71, %p6;
	selp.f32	%f77, %f75, %f73, %p6;
	add.f32 	%f78, %f76, 0fBF800000;
	add.f32 	%f57, %f76, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f56,%f57;
	// inline asm
	add.f32 	%f79, %f78, %f78;
	mul.f32 	%f80, %f56, %f79;
	mul.f32 	%f81, %f80, %f80;
	mov.f32 	%f82, 0f3C4CAF63;
	mov.f32 	%f83, 0f3B18F0FE;
	fma.rn.f32 	%f84, %f83, %f81, %f82;
	mov.f32 	%f85, 0f3DAAAABD;
	fma.rn.f32 	%f86, %f84, %f81, %f85;
	mul.rn.f32 	%f87, %f86, %f81;
	mul.rn.f32 	%f88, %f87, %f80;
	sub.f32 	%f89, %f78, %f80;
	neg.f32 	%f90, %f80;
	add.f32 	%f91, %f89, %f89;
	fma.rn.f32 	%f92, %f90, %f78, %f91;
	mul.rn.f32 	%f93, %f56, %f92;
	add.f32 	%f94, %f88, %f80;
	sub.f32 	%f95, %f80, %f94;
	add.f32 	%f96, %f88, %f95;
	add.f32 	%f97, %f93, %f96;
	add.f32 	%f98, %f94, %f97;
	sub.f32 	%f99, %f94, %f98;
	add.f32 	%f100, %f97, %f99;
	mov.f32 	%f101, 0f3F317200;
	mul.rn.f32 	%f102, %f77, %f101;
	mov.f32 	%f103, 0f35BFBE8E;
	mul.rn.f32 	%f104, %f77, %f103;
	add.f32 	%f105, %f102, %f98;
	sub.f32 	%f106, %f102, %f105;
	add.f32 	%f107, %f98, %f106;
	add.f32 	%f108, %f100, %f107;
	add.f32 	%f109, %f104, %f108;
	add.f32 	%f110, %f105, %f109;
	sub.f32 	%f111, %f105, %f110;
	add.f32 	%f112, %f109, %f111;
	mov.f32 	%f113, 0f3EE8BA2E;
	mul.rn.f32 	%f114, %f113, %f110;
	neg.f32 	%f115, %f114;
	fma.rn.f32 	%f116, %f113, %f110, %f115;
	fma.rn.f32 	%f117, %f113, %f112, %f116;
	mov.f32 	%f118, 0f00000000;
	fma.rn.f32 	%f119, %f118, %f110, %f117;
	add.rn.f32 	%f120, %f114, %f119;
	neg.f32 	%f121, %f120;
	add.rn.f32 	%f122, %f114, %f121;
	add.rn.f32 	%f123, %f122, %f119;
	mov.b32 	 %r55, %f120;
	setp.eq.s32	%p7, %r55, 1118925336;
	add.s32 	%r56, %r55, -1;
	mov.b32 	 %f124, %r56;
	add.f32 	%f125, %f123, 0f37000000;
	selp.f32	%f126, %f124, %f120, %p7;
	selp.f32	%f15, %f125, %f123, %p7;
	mul.f32 	%f127, %f126, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f128, %f127;
	mov.f32 	%f129, 0fBF317200;
	fma.rn.f32 	%f130, %f128, %f129, %f126;
	mov.f32 	%f131, 0fB5BFBE8E;
	fma.rn.f32 	%f132, %f128, %f131, %f130;
	mul.f32 	%f133, %f132, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f134, %f133;
	add.f32 	%f135, %f128, 0f00000000;
	ex2.approx.f32 	%f136, %f135;
	mul.f32 	%f137, %f134, %f136;
	setp.lt.f32	%p8, %f126, 0fC2D20000;
	selp.f32	%f138, 0f00000000, %f137, %p8;
	setp.gt.f32	%p9, %f126, 0f42D20000;
	selp.f32	%f336, 0f7F800000, %f138, %p9;
	setp.eq.f32	%p10, %f336, 0f7F800000;
	@%p10 bra 	BB0_5;

	fma.rn.f32 	%f336, %f336, %f15, %f336;

BB0_5:
	mov.f32 	%f308, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f307, %f308;
	fma.rn.f32 	%f306, %f307, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f305, %f306;
	setp.lt.f32	%p11, %f10, 0f00000000;
	setp.eq.f32	%p12, %f305, 0f3F800000;
	and.pred  	%p1, %p11, %p12;
	mov.b32 	 %r57, %f336;
	xor.b32  	%r58, %r57, -2147483648;
	mov.b32 	 %f139, %r58;
	selp.f32	%f338, %f139, %f336, %p1;
	setp.eq.f32	%p13, %f10, 0f00000000;
	@%p13 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	add.f32 	%f142, %f10, %f10;
	selp.f32	%f338, %f142, 0f00000000, %p12;
	bra.uni 	BB0_9;

BB0_6:
	setp.geu.f32	%p14, %f10, 0f00000000;
	@%p14 bra 	BB0_9;

	mov.f32 	%f332, 0f3EE8BA2E;
	cvt.rzi.f32.f32	%f141, %f332;
	setp.neu.f32	%p15, %f141, 0f3EE8BA2E;
	selp.f32	%f338, 0f7FFFFFFF, %f338, %p15;

BB0_9:
	abs.f32 	%f309, %f10;
	add.f32 	%f143, %f309, 0f3EE8BA2E;
	mov.b32 	 %r59, %f143;
	setp.lt.s32	%p17, %r59, 2139095040;
	@%p17 bra 	BB0_14;

	abs.f32 	%f330, %f10;
	setp.gtu.f32	%p18, %f330, 0f7F800000;
	@%p18 bra 	BB0_13;
	bra.uni 	BB0_11;

BB0_13:
	add.f32 	%f338, %f10, 0f3EE8BA2E;
	bra.uni 	BB0_14;

BB0_11:
	abs.f32 	%f331, %f10;
	setp.neu.f32	%p19, %f331, 0f7F800000;
	@%p19 bra 	BB0_14;

	selp.f32	%f338, 0fFF800000, 0f7F800000, %p1;

BB0_14:
	mov.f32 	%f318, 0fB5BFBE8E;
	mov.f32 	%f317, 0fBF317200;
	mov.f32 	%f316, 0f00000000;
	mov.f32 	%f315, 0f35BFBE8E;
	mov.f32 	%f314, 0f3F317200;
	mov.f32 	%f313, 0f3DAAAABD;
	mov.f32 	%f312, 0f3C4CAF63;
	mov.f32 	%f311, 0f3B18F0FE;
	mov.f32 	%f310, 0f3EE8BA2E;
	setp.eq.f32	%p20, %f10, 0f3F800000;
	selp.f32	%f146, 0f3F800000, %f338, %p20;
	cvt.sat.f32.f32	%f26, %f146;
	abs.f32 	%f27, %f11;
	setp.lt.f32	%p21, %f27, 0f00800000;
	mul.f32 	%f147, %f27, 0f4B800000;
	selp.f32	%f148, 0fC3170000, 0fC2FE0000, %p21;
	selp.f32	%f149, %f147, %f27, %p21;
	mov.b32 	 %r60, %f149;
	and.b32  	%r61, %r60, 8388607;
	or.b32  	%r62, %r61, 1065353216;
	mov.b32 	 %f150, %r62;
	shr.u32 	%r63, %r60, 23;
	cvt.rn.f32.u32	%f151, %r63;
	add.f32 	%f152, %f148, %f151;
	setp.gt.f32	%p22, %f150, 0f3FB504F3;
	mul.f32 	%f153, %f150, 0f3F000000;
	add.f32 	%f154, %f152, 0f3F800000;
	selp.f32	%f155, %f153, %f150, %p22;
	selp.f32	%f156, %f154, %f152, %p22;
	add.f32 	%f157, %f155, 0fBF800000;
	add.f32 	%f145, %f155, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f144,%f145;
	// inline asm
	add.f32 	%f158, %f157, %f157;
	mul.f32 	%f159, %f144, %f158;
	mul.f32 	%f160, %f159, %f159;
	fma.rn.f32 	%f163, %f311, %f160, %f312;
	fma.rn.f32 	%f165, %f163, %f160, %f313;
	mul.rn.f32 	%f166, %f165, %f160;
	mul.rn.f32 	%f167, %f166, %f159;
	sub.f32 	%f168, %f157, %f159;
	neg.f32 	%f169, %f159;
	add.f32 	%f170, %f168, %f168;
	fma.rn.f32 	%f171, %f169, %f157, %f170;
	mul.rn.f32 	%f172, %f144, %f171;
	add.f32 	%f173, %f167, %f159;
	sub.f32 	%f174, %f159, %f173;
	add.f32 	%f175, %f167, %f174;
	add.f32 	%f176, %f172, %f175;
	add.f32 	%f177, %f173, %f176;
	sub.f32 	%f178, %f173, %f177;
	add.f32 	%f179, %f176, %f178;
	mul.rn.f32 	%f181, %f156, %f314;
	mul.rn.f32 	%f183, %f156, %f315;
	add.f32 	%f184, %f181, %f177;
	sub.f32 	%f185, %f181, %f184;
	add.f32 	%f186, %f177, %f185;
	add.f32 	%f187, %f179, %f186;
	add.f32 	%f188, %f183, %f187;
	add.f32 	%f189, %f184, %f188;
	sub.f32 	%f190, %f184, %f189;
	add.f32 	%f191, %f188, %f190;
	mul.rn.f32 	%f193, %f310, %f189;
	neg.f32 	%f194, %f193;
	fma.rn.f32 	%f195, %f310, %f189, %f194;
	fma.rn.f32 	%f196, %f310, %f191, %f195;
	fma.rn.f32 	%f198, %f316, %f189, %f196;
	add.rn.f32 	%f199, %f193, %f198;
	neg.f32 	%f200, %f199;
	add.rn.f32 	%f201, %f193, %f200;
	add.rn.f32 	%f202, %f201, %f198;
	mov.b32 	 %r64, %f199;
	setp.eq.s32	%p23, %r64, 1118925336;
	add.s32 	%r65, %r64, -1;
	mov.b32 	 %f203, %r65;
	add.f32 	%f204, %f202, 0f37000000;
	selp.f32	%f205, %f203, %f199, %p23;
	selp.f32	%f28, %f204, %f202, %p23;
	mul.f32 	%f206, %f205, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f207, %f206;
	fma.rn.f32 	%f209, %f207, %f317, %f205;
	fma.rn.f32 	%f211, %f207, %f318, %f209;
	mul.f32 	%f212, %f211, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f213, %f212;
	add.f32 	%f214, %f207, 0f00000000;
	ex2.approx.f32 	%f215, %f214;
	mul.f32 	%f216, %f213, %f215;
	setp.lt.f32	%p24, %f205, 0fC2D20000;
	selp.f32	%f217, 0f00000000, %f216, %p24;
	setp.gt.f32	%p25, %f205, 0f42D20000;
	selp.f32	%f339, 0f7F800000, %f217, %p25;
	setp.eq.f32	%p26, %f339, 0f7F800000;
	@%p26 bra 	BB0_16;

	fma.rn.f32 	%f339, %f339, %f28, %f339;

BB0_16:
	setp.lt.f32	%p27, %f11, 0f00000000;
	and.pred  	%p2, %p27, %p12;
	mov.b32 	 %r66, %f339;
	xor.b32  	%r67, %r66, -2147483648;
	mov.b32 	 %f218, %r67;
	selp.f32	%f341, %f218, %f339, %p2;
	setp.eq.f32	%p29, %f11, 0f00000000;
	@%p29 bra 	BB0_19;
	bra.uni 	BB0_17;

BB0_19:
	add.f32 	%f221, %f11, %f11;
	selp.f32	%f341, %f221, 0f00000000, %p12;
	bra.uni 	BB0_20;

BB0_17:
	setp.geu.f32	%p30, %f11, 0f00000000;
	@%p30 bra 	BB0_20;

	mov.f32 	%f329, 0f3EE8BA2E;
	cvt.rzi.f32.f32	%f220, %f329;
	setp.neu.f32	%p31, %f220, 0f3EE8BA2E;
	selp.f32	%f341, 0f7FFFFFFF, %f341, %p31;

BB0_20:
	add.f32 	%f222, %f27, 0f3EE8BA2E;
	mov.b32 	 %r68, %f222;
	setp.lt.s32	%p33, %r68, 2139095040;
	@%p33 bra 	BB0_25;

	setp.gtu.f32	%p34, %f27, 0f7F800000;
	@%p34 bra 	BB0_24;
	bra.uni 	BB0_22;

BB0_24:
	add.f32 	%f341, %f11, 0f3EE8BA2E;
	bra.uni 	BB0_25;

BB0_22:
	setp.neu.f32	%p35, %f27, 0f7F800000;
	@%p35 bra 	BB0_25;

	selp.f32	%f341, 0fFF800000, 0f7F800000, %p2;

BB0_25:
	mov.f32 	%f327, 0fB5BFBE8E;
	mov.f32 	%f326, 0fBF317200;
	mov.f32 	%f325, 0f00000000;
	mov.f32 	%f324, 0f35BFBE8E;
	mov.f32 	%f323, 0f3F317200;
	mov.f32 	%f322, 0f3DAAAABD;
	mov.f32 	%f321, 0f3C4CAF63;
	mov.f32 	%f320, 0f3B18F0FE;
	mov.f32 	%f319, 0f3EE8BA2E;
	setp.eq.f32	%p36, %f11, 0f3F800000;
	selp.f32	%f225, 0f3F800000, %f341, %p36;
	cvt.sat.f32.f32	%f39, %f225;
	abs.f32 	%f40, %f12;
	setp.lt.f32	%p37, %f40, 0f00800000;
	mul.f32 	%f226, %f40, 0f4B800000;
	selp.f32	%f227, 0fC3170000, 0fC2FE0000, %p37;
	selp.f32	%f228, %f226, %f40, %p37;
	mov.b32 	 %r69, %f228;
	and.b32  	%r70, %r69, 8388607;
	or.b32  	%r71, %r70, 1065353216;
	mov.b32 	 %f229, %r71;
	shr.u32 	%r72, %r69, 23;
	cvt.rn.f32.u32	%f230, %r72;
	add.f32 	%f231, %f227, %f230;
	setp.gt.f32	%p38, %f229, 0f3FB504F3;
	mul.f32 	%f232, %f229, 0f3F000000;
	add.f32 	%f233, %f231, 0f3F800000;
	selp.f32	%f234, %f232, %f229, %p38;
	selp.f32	%f235, %f233, %f231, %p38;
	add.f32 	%f236, %f234, 0fBF800000;
	add.f32 	%f224, %f234, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f223,%f224;
	// inline asm
	add.f32 	%f237, %f236, %f236;
	mul.f32 	%f238, %f223, %f237;
	mul.f32 	%f239, %f238, %f238;
	fma.rn.f32 	%f242, %f320, %f239, %f321;
	fma.rn.f32 	%f244, %f242, %f239, %f322;
	mul.rn.f32 	%f245, %f244, %f239;
	mul.rn.f32 	%f246, %f245, %f238;
	sub.f32 	%f247, %f236, %f238;
	neg.f32 	%f248, %f238;
	add.f32 	%f249, %f247, %f247;
	fma.rn.f32 	%f250, %f248, %f236, %f249;
	mul.rn.f32 	%f251, %f223, %f250;
	add.f32 	%f252, %f246, %f238;
	sub.f32 	%f253, %f238, %f252;
	add.f32 	%f254, %f246, %f253;
	add.f32 	%f255, %f251, %f254;
	add.f32 	%f256, %f252, %f255;
	sub.f32 	%f257, %f252, %f256;
	add.f32 	%f258, %f255, %f257;
	mul.rn.f32 	%f260, %f235, %f323;
	mul.rn.f32 	%f262, %f235, %f324;
	add.f32 	%f263, %f260, %f256;
	sub.f32 	%f264, %f260, %f263;
	add.f32 	%f265, %f256, %f264;
	add.f32 	%f266, %f258, %f265;
	add.f32 	%f267, %f262, %f266;
	add.f32 	%f268, %f263, %f267;
	sub.f32 	%f269, %f263, %f268;
	add.f32 	%f270, %f267, %f269;
	mul.rn.f32 	%f272, %f319, %f268;
	neg.f32 	%f273, %f272;
	fma.rn.f32 	%f274, %f319, %f268, %f273;
	fma.rn.f32 	%f275, %f319, %f270, %f274;
	fma.rn.f32 	%f277, %f325, %f268, %f275;
	add.rn.f32 	%f278, %f272, %f277;
	neg.f32 	%f279, %f278;
	add.rn.f32 	%f280, %f272, %f279;
	add.rn.f32 	%f281, %f280, %f277;
	mov.b32 	 %r73, %f278;
	setp.eq.s32	%p39, %r73, 1118925336;
	add.s32 	%r74, %r73, -1;
	mov.b32 	 %f282, %r74;
	add.f32 	%f283, %f281, 0f37000000;
	selp.f32	%f284, %f282, %f278, %p39;
	selp.f32	%f41, %f283, %f281, %p39;
	mul.f32 	%f285, %f284, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f286, %f285;
	fma.rn.f32 	%f288, %f286, %f326, %f284;
	fma.rn.f32 	%f290, %f286, %f327, %f288;
	mul.f32 	%f291, %f290, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f292, %f291;
	add.f32 	%f293, %f286, 0f00000000;
	ex2.approx.f32 	%f294, %f293;
	mul.f32 	%f295, %f292, %f294;
	setp.lt.f32	%p40, %f284, 0fC2D20000;
	selp.f32	%f296, 0f00000000, %f295, %p40;
	setp.gt.f32	%p41, %f284, 0f42D20000;
	selp.f32	%f342, 0f7F800000, %f296, %p41;
	setp.eq.f32	%p42, %f342, 0f7F800000;
	@%p42 bra 	BB0_27;

	fma.rn.f32 	%f342, %f342, %f41, %f342;

BB0_27:
	setp.lt.f32	%p43, %f12, 0f00000000;
	and.pred  	%p3, %p43, %p12;
	mov.b32 	 %r75, %f342;
	xor.b32  	%r76, %r75, -2147483648;
	mov.b32 	 %f297, %r76;
	selp.f32	%f344, %f297, %f342, %p3;
	setp.eq.f32	%p45, %f12, 0f00000000;
	@%p45 bra 	BB0_30;
	bra.uni 	BB0_28;

BB0_30:
	add.f32 	%f300, %f12, %f12;
	selp.f32	%f344, %f300, 0f00000000, %p12;
	bra.uni 	BB0_31;

BB0_28:
	setp.geu.f32	%p46, %f12, 0f00000000;
	@%p46 bra 	BB0_31;

	mov.f32 	%f328, 0f3EE8BA2E;
	cvt.rzi.f32.f32	%f299, %f328;
	setp.neu.f32	%p47, %f299, 0f3EE8BA2E;
	selp.f32	%f344, 0f7FFFFFFF, %f344, %p47;

BB0_31:
	add.f32 	%f301, %f40, 0f3EE8BA2E;
	mov.b32 	 %r77, %f301;
	setp.lt.s32	%p49, %r77, 2139095040;
	@%p49 bra 	BB0_36;

	setp.gtu.f32	%p50, %f40, 0f7F800000;
	@%p50 bra 	BB0_35;
	bra.uni 	BB0_33;

BB0_35:
	add.f32 	%f344, %f12, 0f3EE8BA2E;
	bra.uni 	BB0_36;

BB0_33:
	setp.neu.f32	%p51, %f40, 0f7F800000;
	@%p51 bra 	BB0_36;

	selp.f32	%f344, 0fFF800000, 0f7F800000, %p3;

BB0_36:
	setp.eq.f32	%p52, %f12, 0f3F800000;
	selp.f32	%f302, 0f3F800000, %f344, %p52;
	ld.global.v2.u32 	{%r80, %r81}, [pixelID];
	cvt.u64.u32	%rd62, %r80;
	cvt.u64.u32	%rd63, %r81;
	mov.u64 	%rd66, input_buffer;
	cvta.global.u64 	%rd61, %rd66;
	mov.u32 	%r78, 2;
	mov.u32 	%r79, 16;
	mov.u64 	%rd65, 0;
	// inline asm
	call (%rd60), _rt_buffer_get_64, (%rd61, %r78, %r79, %rd62, %rd63, %rd65, %rd65);
	// inline asm
	cvt.sat.f32.f32	%f303, %f302;
	mov.f32 	%f304, 0f3F800000;
	st.v4.f32 	[%rd60], {%f26, %f39, %f303, %f304};
	ret;
}


