// Seed: 1545529534
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0$display
    ;
  end
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    inout tri0 id_0,
    input wire id_1
);
  logic [7:0] id_3;
  tri1 id_4;
  assign id_3[1 : 1] = 0;
  uwire id_5;
  assign id_5 = 1'b0;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = id_5;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
