# TCL File Generated by Component Editor 16.1
# Tue Jun 20 19:46:16 BRT 2017
# DO NOT MODIFY


# 
# FTDI "FTDI" v1.0
# Rodrigo França 2017.06.20.19:46:16
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module FTDI
# 
set_module_property DESCRIPTION ""
set_module_property NAME FTDI
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Rodrigo França"
set_module_property DISPLAY_NAME FTDI
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FTDI_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FTDI_BIDIR_PIN.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_PIN.vhd"
add_fileset_file FTDI_BIDIR_BUS.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_BUS.vhd"
add_fileset_file FTDI_DC_PIN.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_PIN.vhd"
add_fileset_file FTDI_DC_BUS.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_BUS.vhd"
add_fileset_file FTDI_REGISTERS_PCK.vhd VHDL PATH "FTDI/REGISTERS/FTDI_REGISTERS_PCK.vhd"
add_fileset_file FTDI_AVALON_READ.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_READ.vhd"
add_fileset_file FTDI_AVALON_WRITE.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_WRITE.vhd"
add_fileset_file FTDI_TOPLEVEL.vhd VHDL PATH "FTDI/FTDI_TOPLEVEL.vhd" TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL FTDI_component
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file FTDI_BIDIR_PIN.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_PIN.vhd"
add_fileset_file FTDI_BIDIR_BUS.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_BUS.vhd"
add_fileset_file FTDI_DC_PIN.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_PIN.vhd"
add_fileset_file FTDI_DC_BUS.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_BUS.vhd"
add_fileset_file FTDI_REGISTERS_PCK.vhd VHDL PATH "FTDI/REGISTERS/FTDI_REGISTERS_PCK.vhd"
add_fileset_file FTDI_AVALON_READ.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_READ.vhd"
add_fileset_file FTDI_AVALON_WRITE.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_WRITE.vhd"
add_fileset_file FTDI_TOPLEVEL.vhd VHDL PATH "FTDI/FTDI_TOPLEVEL.vhd" TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL FTDI_component
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file FTDI_BIDIR_PIN.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_PIN.vhd"
add_fileset_file FTDI_BIDIR_BUS.vhd VHDL PATH "FTDI/BIDIRECTIONAL_PINS/FTDI_BIDIR_BUS.vhd"
add_fileset_file FTDI_DC_PIN.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_PIN.vhd"
add_fileset_file FTDI_DC_BUS.vhd VHDL PATH "FTDI/DUAL_CLOCK_PINS/FTDI_DC_BUS.vhd"
add_fileset_file FTDI_REGISTERS_PCK.vhd VHDL PATH "FTDI/REGISTERS/FTDI_REGISTERS_PCK.vhd"
add_fileset_file FTDI_AVALON_READ.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_READ.vhd"
add_fileset_file FTDI_AVALON_WRITE.vhd VHDL PATH "FTDI/AVALON_BUS/FTDI_AVALON_WRITE.vhd"
add_fileset_file FTDI_TOPLEVEL.vhd VHDL PATH "FTDI/FTDI_TOPLEVEL.vhd" TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point FTDI_avalon_slave
# 
add_interface FTDI_avalon_slave avalon end
set_interface_property FTDI_avalon_slave addressUnits WORDS
set_interface_property FTDI_avalon_slave associatedClock FTDI_clock_sink
set_interface_property FTDI_avalon_slave associatedReset FTDI_reset_sink
set_interface_property FTDI_avalon_slave bitsPerSymbol 8
set_interface_property FTDI_avalon_slave burstOnBurstBoundariesOnly false
set_interface_property FTDI_avalon_slave burstcountUnits WORDS
set_interface_property FTDI_avalon_slave explicitAddressSpan 0
set_interface_property FTDI_avalon_slave holdTime 0
set_interface_property FTDI_avalon_slave linewrapBursts false
set_interface_property FTDI_avalon_slave maximumPendingReadTransactions 0
set_interface_property FTDI_avalon_slave maximumPendingWriteTransactions 0
set_interface_property FTDI_avalon_slave readLatency 0
set_interface_property FTDI_avalon_slave readWaitTime 1
set_interface_property FTDI_avalon_slave setupTime 0
set_interface_property FTDI_avalon_slave timingUnits Cycles
set_interface_property FTDI_avalon_slave writeWaitTime 0
set_interface_property FTDI_avalon_slave ENABLED true
set_interface_property FTDI_avalon_slave EXPORT_OF ""
set_interface_property FTDI_avalon_slave PORT_NAME_MAP ""
set_interface_property FTDI_avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property FTDI_avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port FTDI_avalon_slave FTDI_avalon_slave_address address Input 8
add_interface_port FTDI_avalon_slave FTDI_avalon_slave_read read Input 1
add_interface_port FTDI_avalon_slave FTDI_avalon_slave_readdata readdata Output 32
add_interface_port FTDI_avalon_slave FTDI_avalon_slave_write write Input 1
add_interface_port FTDI_avalon_slave FTDI_avalon_slave_writedata writedata Input 32
add_interface_port FTDI_avalon_slave FTDI_avalon_slave_waitrequest waitrequest Output 1
set_interface_assignment FTDI_avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment FTDI_avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment FTDI_avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment FTDI_avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point FTDI_clock_sink
# 
add_interface FTDI_clock_sink clock end
set_interface_property FTDI_clock_sink clockRate 100000000
set_interface_property FTDI_clock_sink ENABLED true
set_interface_property FTDI_clock_sink EXPORT_OF ""
set_interface_property FTDI_clock_sink PORT_NAME_MAP ""
set_interface_property FTDI_clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property FTDI_clock_sink SVD_ADDRESS_GROUP ""

add_interface_port FTDI_clock_sink clock_sink_clk clk Input 1


# 
# connection point FTDI_reset_sink
# 
add_interface FTDI_reset_sink reset end
set_interface_property FTDI_reset_sink associatedClock FTDI_clock_sink
set_interface_property FTDI_reset_sink synchronousEdges DEASSERT
set_interface_property FTDI_reset_sink ENABLED true
set_interface_property FTDI_reset_sink EXPORT_OF ""
set_interface_property FTDI_reset_sink PORT_NAME_MAP ""
set_interface_property FTDI_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property FTDI_reset_sink SVD_ADDRESS_GROUP ""

add_interface_port FTDI_reset_sink reset_sink_reset reset Input 1


# 
# connection point FTDI_conduit_end
# 
add_interface FTDI_conduit_end conduit end
set_interface_property FTDI_conduit_end associatedClock FTDI_clock_sink
set_interface_property FTDI_conduit_end associatedReset FTDI_reset_sink
set_interface_property FTDI_conduit_end ENABLED true
set_interface_property FTDI_conduit_end EXPORT_OF ""
set_interface_property FTDI_conduit_end PORT_NAME_MAP ""
set_interface_property FTDI_conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property FTDI_conduit_end SVD_ADDRESS_GROUP ""

add_interface_port FTDI_conduit_end FTDI_data ftdi_data_signal Bidir 32
add_interface_port FTDI_conduit_end FTDI_be ftdi_be_signal Bidir 4
add_interface_port FTDI_conduit_end FTDI_reset_n ftdi_reset_n_signal Output 1
add_interface_port FTDI_conduit_end FTDI_wakeup_n ftdi_wakeup_n_signal Bidir 1
add_interface_port FTDI_conduit_end FTDI_clock ftdi_clock_signal Input 1
add_interface_port FTDI_conduit_end FTDI_rxf_n ftdi_rxf_n_signal Input 1
add_interface_port FTDI_conduit_end FTDI_txe_n ftdi_txe_n_signal Input 1
add_interface_port FTDI_conduit_end FTDI_gpio ftdi_gpio_signal Bidir 2
add_interface_port FTDI_conduit_end FTDI_wr_n ftdi_wr_n_signal Output 1
add_interface_port FTDI_conduit_end FTDI_rd_n ftdi_rd_n_signal Output 1
add_interface_port FTDI_conduit_end FTDI_oe_n ftdi_oe_n_signal Output 1
add_interface_port FTDI_conduit_end FTDI_siwu_n ftdi_siwu_n_signal Output 1

