[DEBUG] Root children: 22
  child 0 (non-list or no head)
  child 1 tag="version"
  child 2 tag="generator"
  child 3 tag="uuid"
  child 4 tag="paper"
  child 5 tag="lib_symbols"
  child 6 tag="wire"
  child 7 tag="wire"
  child 8 tag="wire"
  child 9 tag="wire"
  child 10 tag="wire"
  child 11 tag="label"
  child 12 tag="label"
  child 13 tag="symbol"
  child 14 tag="symbol"
  child 15 tag="symbol"
  child 16 tag="symbol"
  child 17 tag="symbol"
  child 18 tag="symbol"
  child 19 tag="symbol"
  child 20 tag="symbol"
  child 21 tag="sheet_instances"
[BaselineBoard] appendRawPiece len=13761
kicad_sch  (children=22)
[UNHANDLED-PCB] tag="kicad_sch"
[BaselineBoard] appendRawPiece len=18
  version  (children=2)
[BaselineBoard] appendRawPiece len=20
  generator  (children=2)
[BaselineBoard] appendRawPiece len=43
  uuid  (children=2)
[BaselineBoard] appendRawPiece len=12
  paper  (children=2)
[BaselineBoard] appendRawPiece len=5505
  lib_symbols  (children=6)
[traverseAst] LIB_SYMBOLS depth=1 raw_len=5505
[BaselineBoard] setLibSymbolsRaw len=5505
[BaselineBoard] appendRawPiece len=5505
AstCleaner: handling lib_symbols at 0x7ffdfd0b10a0
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce02d0a0 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce01fb40 atom="exclude_from_sim"
    [1] addr=0x56f4ce01fb80 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce032e40 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce0331f0 atom="exclude_from_sim"
    [1] addr=0x56f4ce033230 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce0247b0 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce035f80 atom="exclude_from_sim"
    [1] addr=0x56f4ce035fc0 atom="no"
[UNHANDLED] cleanInner:mid addr=0x56f4ce037ff0 -> (mid 0.007800 2.509700 )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce0381d0 atom="mid"
    [1] addr=0x56f4ce038210 atom="0.007800"
    [2] addr=0x56f4ce038250 atom="2.509700"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce0228a0 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce03a000 atom="exclude_from_sim"
    [1] addr=0x56f4ce03a040 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce022200 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce03d8a0 atom="exclude_from_sim"
    [1] addr=0x56f4ce03d8e0 atom="no"
[handleLibSymbolsCleanNode] called, children=5
[WARNING] Duplicate lib_symbols differs; keeping first.
[traverseAst] LIB_SYMBOLS -> handleLibSymbolsCleanNode() called; libSymbolsRaw_len=5505
[BaselineBoard] appendRawPiece len=1073
    symbol  (children=14)
[BaselineBoard] appendRawPiece len=926
    symbol  (children=14)
[BaselineBoard] appendRawPiece len=1259
    symbol  (children=12)
[BaselineBoard] appendRawPiece len=1134
    symbol  (children=15)
[BaselineBoard] appendRawPiece len=1095
    symbol  (children=16)
[BaselineBoard] appendRawPiece len=140
  wire  (children=4)
[traverseAst] WIRE depth=1 raw_len=140
[BaselineBoard] appendRawPiece len=140
[handleWireFromClean] called for tag='wire'
[handleWire] PUSH (pts.node.pts) 134.619995,92.709999->134.619995,96.519997 ; added=1
[handleWire] saved 1 wire(s) from pts-children (deduped)
[traverseAst] WIRE -> handleWireFromClean() called; board wireCount=1
[BaselineBoard] appendRawPiece len=57
    pts  (children=3)
[BaselineBoard] appendRawPiece len=25
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=9
[BaselineBoard] appendRawPiece len=25
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=9
[BaselineBoard] appendRawPiece len=31
    stroke  (children=3)
    [UNHANDLED-PCB] tag="stroke"
[BaselineBoard] appendRawPiece len=9
      width  (children=2)
      [UNHANDLED-PCB] tag="width"
[BaselineBoard] appendRawPiece len=1
[BaselineBoard] appendRawPiece len=12
      type  (children=2)
      [UNHANDLED-PCB] tag="type"
[BaselineBoard] appendRawPiece len=5
[BaselineBoard] appendRawPiece len=43
    uuid  (children=2)
[BaselineBoard] appendRawPiece len=142
  wire  (children=4)
[traverseAst] WIRE depth=1 raw_len=142
[BaselineBoard] appendRawPiece len=142
[handleWireFromClean] called for tag='wire'
[handleWire] PUSH (pts.node.pts) 134.619995,104.139999->134.619995,109.220001 ; added=1
[handleWire] saved 1 wire(s) from pts-children (deduped)
[traverseAst] WIRE -> handleWireFromClean() called; board wireCount=2
[BaselineBoard] appendRawPiece len=59
    pts  (children=3)
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=31
    stroke  (children=3)
    [UNHANDLED-PCB] tag="stroke"
[BaselineBoard] appendRawPiece len=9
      width  (children=2)
      [UNHANDLED-PCB] tag="width"
[BaselineBoard] appendRawPiece len=1
[BaselineBoard] appendRawPiece len=12
      type  (children=2)
      [UNHANDLED-PCB] tag="type"
[BaselineBoard] appendRawPiece len=5
[BaselineBoard] appendRawPiece len=43
    uuid  (children=2)
[BaselineBoard] appendRawPiece len=140
  wire  (children=4)
[traverseAst] WIRE depth=1 raw_len=140
[BaselineBoard] appendRawPiece len=140
[handleWireFromClean] called for tag='wire'
[handleWire] PUSH (pts.node.pts) 121.919998,92.709999->134.619995,92.709999 ; added=1
[handleWire] saved 1 wire(s) from pts-children (deduped)
[traverseAst] WIRE -> handleWireFromClean() called; board wireCount=3
[BaselineBoard] appendRawPiece len=57
    pts  (children=3)
[BaselineBoard] appendRawPiece len=25
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=9
[BaselineBoard] appendRawPiece len=25
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=9
[BaselineBoard] appendRawPiece len=31
    stroke  (children=3)
    [UNHANDLED-PCB] tag="stroke"
[BaselineBoard] appendRawPiece len=9
      width  (children=2)
      [UNHANDLED-PCB] tag="width"
[BaselineBoard] appendRawPiece len=1
[BaselineBoard] appendRawPiece len=12
      type  (children=2)
      [UNHANDLED-PCB] tag="type"
[BaselineBoard] appendRawPiece len=5
[BaselineBoard] appendRawPiece len=43
    uuid  (children=2)
[BaselineBoard] appendRawPiece len=142
  wire  (children=4)
[traverseAst] WIRE depth=1 raw_len=142
[BaselineBoard] appendRawPiece len=142
[handleWireFromClean] called for tag='wire'
[handleWire] PUSH (pts.node.pts) 121.919998,107.949997->121.919998,109.220001 ; added=1
[handleWire] saved 1 wire(s) from pts-children (deduped)
[traverseAst] WIRE -> handleWireFromClean() called; board wireCount=4
[BaselineBoard] appendRawPiece len=59
    pts  (children=3)
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=31
    stroke  (children=3)
    [UNHANDLED-PCB] tag="stroke"
[BaselineBoard] appendRawPiece len=9
      width  (children=2)
      [UNHANDLED-PCB] tag="width"
[BaselineBoard] appendRawPiece len=1
[BaselineBoard] appendRawPiece len=12
      type  (children=2)
      [UNHANDLED-PCB] tag="type"
[BaselineBoard] appendRawPiece len=5
[BaselineBoard] appendRawPiece len=43
    uuid  (children=2)
[BaselineBoard] appendRawPiece len=142
  wire  (children=4)
[traverseAst] WIRE depth=1 raw_len=142
[BaselineBoard] appendRawPiece len=142
[handleWireFromClean] called for tag='wire'
[handleWire] PUSH (pts.node.pts) 121.919998,109.220001->134.619995,109.220001 ; added=1
[handleWire] saved 1 wire(s) from pts-children (deduped)
[traverseAst] WIRE -> handleWireFromClean() called; board wireCount=5
[BaselineBoard] appendRawPiece len=59
    pts  (children=3)
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=26
      xy  (children=3)
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=10
[BaselineBoard] appendRawPiece len=31
    stroke  (children=3)
    [UNHANDLED-PCB] tag="stroke"
[BaselineBoard] appendRawPiece len=9
      width  (children=2)
      [UNHANDLED-PCB] tag="width"
[BaselineBoard] appendRawPiece len=1
[BaselineBoard] appendRawPiece len=12
      type  (children=2)
      [UNHANDLED-PCB] tag="type"
[BaselineBoard] appendRawPiece len=5
[BaselineBoard] appendRawPiece len=43
    uuid  (children=2)
[BaselineBoard] appendRawPiece len=164
  label  (children=6)
[BaselineBoard] appendRawPiece len=170
  label  (children=6)
[BaselineBoard] appendRawPiece len=921
  symbol  (children=18)
[BaselineBoard] appendRawPiece len=897
  symbol  (children=17)
[BaselineBoard] appendRawPiece len=884
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=890
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=859
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=865
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=869
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=867
  symbol  (children=16)
[BaselineBoard] appendRawPiece len=39
  sheet_instances  (children=2)
  [UNHANDLED-PCB] tag="sheet_instances"
[BaselineBoard] appendRawPiece len=21
    path  (children=3)
    [UNHANDLED-PCB] tag="path"
[BaselineBoard] appendRawPiece len=3
[BaselineBoard] appendRawPiece len=10
      page  (children=2)
AstCleaner: handling lib_symbols at 0x56f4ce04aee0
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce041d30 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce028e20 atom="exclude_from_sim"
    [1] addr=0x56f4ce028e60 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce050b20 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce0313b0 atom="exclude_from_sim"
    [1] addr=0x56f4ce0313f0 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce0247b0 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce0346e0 atom="exclude_from_sim"
    [1] addr=0x56f4ce034720 atom="no"
[UNHANDLED] cleanInner:mid addr=0x56f4ce037ff0 -> (mid 0.007800 2.509700 )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce0456f0 atom="mid"
    [1] addr=0x56f4ce045730 atom="0.007800"
    [2] addr=0x56f4ce045770 atom="2.509700"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce0228a0 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce047150 atom="exclude_from_sim"
    [1] addr=0x56f4ce047190 atom="no"
[UNHANDLED] cleanInner:exclude_from_sim addr=0x56f4ce022200 -> (exclude_from_sim no )
  children details (child_index: addr type extra):
    [0] addr=0x56f4ce02a8e0 atom="exclude_from_sim"
    [1] addr=0x56f4ce02a920 atom="no"
[appendRawPieceFromClean] piece_head='<kicad_sch>
  <version> attrs{value:20230819 }
  <generator> attrs{value:eeschema }
  <paper> attrs{value:"A4" }
  <lib_symbols>
  <symbol> property{"Reference"'...
[BaselineBoard] appendRawPiece len=17396 head="kicad_sch"
[walkSchematicOnce] cleanedRoot children=20
[walkSchematicOnce] child tag='version' children=0
[appendRawPieceFromClean] piece_head='<version> attrs{value:20230819 }'...
[BaselineBoard] appendRawPiece len=32 head="version"
[walkSchematicOnce] child tag='generator' children=0
[appendRawPieceFromClean] piece_head='<generator> attrs{value:eeschema }'...
[BaselineBoard] appendRawPiece len=34 head="generator"
[walkSchematicOnce] child tag='paper' children=0
[appendRawPieceFromClean] piece_head='<paper> attrs{value:"A4" }'...
[BaselineBoard] appendRawPiece len=26 head="paper"
[walkSchematicOnce] child tag='lib_symbols' children=5
[handleLibSymbolsCleanNode] called, children=5
[WARNING] Duplicate lib_symbols differs; keeping first.
[walkSchematicOnce] child tag='wire' children=1
[handleWireFromClean] called for tag='wire'
[handleWire] saved 1 wire(s) from clean.pts
[walkSchematicOnce] child tag='wire' children=1
[handleWireFromClean] called for tag='wire'
[handleWire] saved 1 wire(s) from clean.pts
[walkSchematicOnce] child tag='wire' children=1
[handleWireFromClean] called for tag='wire'
[handleWire] saved 1 wire(s) from clean.pts
[walkSchematicOnce] child tag='wire' children=1
[handleWireFromClean] called for tag='wire'
[handleWire] saved 1 wire(s) from clean.pts
[walkSchematicOnce] child tag='wire' children=1
[handleWireFromClean] called for tag='wire'
[handleWire] saved 1 wire(s) from clean.pts
[walkSchematicOnce] child tag='label' children=4
[handleTextFromClean] called for tag='label'
[handleText] failed to convert text to shape
[walkSchematicOnce] child tag='label' children=4
[handleTextFromClean] called for tag='label'
[handleText] failed to convert text to shape
[walkSchematicOnce] child tag='symbol' children=16
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=16
[walkSchematicOnce] child tag='symbol' children=15
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=15
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='symbol' children=14
[handleSymbolFromClean] lib_id='(none)' tag='symbol' children=14
[walkSchematicOnce] child tag='sheet_instances' children=1
[appendRawPieceFromClean] piece_head='<sheet_instances>
  <path> attrs{page:"1" }'...
[BaselineBoard] appendRawPiece len=43 head="sheet_instances"
=== SUMMARY === junctionShapes=0 wireShapes=10 symbols=8 rawPieces=108
=== DUMP wires: count=10 ===
 wire[0] start=(134.62,92.71) end=(134.62,96.52)
 wire[1] start=(134.62,104.14) end=(134.62,109.22)
 wire[2] start=(121.92,92.71) end=(134.62,92.71)
 wire[3] start=(121.92,109.22) end=(121.92,107.95)
 wire[4] start=(121.92,109.22) end=(134.62,109.22)
 wire[5] start=(134.62,92.71) end=(134.62,96.52)
 wire[6] start=(134.62,104.14) end=(134.62,109.22)
 wire[7] start=(121.92,92.71) end=(134.62,92.71)
 wire[8] start=(121.92,109.22) end=(121.92,107.95)
 wire[9] start=(121.92,109.22) end=(134.62,109.22)
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
[main] writing KiCad S-expr via b->dumpKiCad(std::cout)
[dumpKiCad] dumping board...
[dumpKiCad] done.
