#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Nov 15 19:23:17 2015
# Process ID: 6388
# Log file: C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/planAhead_run_3/planAhead.log
# Journal file: C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property package_pin "" [get_ports [list  INIT]]
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin K14 [get_ports INIT]
endgroup
set_property iostandard LVCMOS33 [get_ports [list INIT]]
set_property iostandard LVCMOS33 [get_ports [list OUT1]]
set_property iostandard LVCMOS33 [get_ports [list OUT2]]
set_property iostandard LVCMOS33 [get_ports [list OUT3]]
set_property iostandard LVCMOS33 [get_ports [list OUT4]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property slew FAST [get_ports [list OUT1]]
set_property slew FAST [get_ports [list OUT2]]
set_property slew FAST [get_ports [list OUT3]]
set_property slew FAST [get_ports [list OUT4]]
set_property drive 24 [get_ports [list OUT1]]
set_property drive 24 [get_ports [list OUT2]]
set_property drive 24 [get_ports [list OUT3]]
set_property drive 24 [get_ports [list OUT4]]
startgroup
set_property package_pin N5 [get_ports OUT1]
endgroup
startgroup
set_property package_pin P6 [get_ports OUT2]
endgroup
startgroup
set_property package_pin T6 [get_ports OUT3]
endgroup
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin V6 [get_ports OUT4]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {HIGH_LEVEL_LIMIT[6]} {HIGH_LEVEL_LIMIT[5]} {HIGH_LEVEL_LIMIT[4]} {HIGH_LEVEL_LIMIT[3]} {HIGH_LEVEL_LIMIT[2]} {HIGH_LEVEL_LIMIT[1]} {HIGH_LEVEL_LIMIT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {LOW_LEVEL_LIMIT[6]} {LOW_LEVEL_LIMIT[5]} {LOW_LEVEL_LIMIT[4]} {LOW_LEVEL_LIMIT[3]} {LOW_LEVEL_LIMIT[2]} {LOW_LEVEL_LIMIT[1]} {LOW_LEVEL_LIMIT[0]}]]
startgroup
set_property package_pin H14 [get_ports {HIGH_LEVEL_LIMIT[6]}]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[4]}]]
startgroup
set_property package_pin G18 [get_ports {HIGH_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[3]}]]
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin H16 [get_ports INIT]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[6]}]]
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[5]}]]
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[4]}]]
startgroup
set_property package_pin G14 [get_ports {HIGH_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {HIGH_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F16 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin F16 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {HIGH_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {HIGH_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin A15 [get_ports {HIGH_LEVEL_LIMIT[1]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {HIGH_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {HIGH_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin F10 [get_ports {LOW_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {LOW_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {LOW_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {LOW_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {LOW_LEVEL_LIMIT[3]}]
endgroup
set_property package_pin "" [get_ports [list  {LOW_LEVEL_LIMIT[3]}]]
startgroup
set_property package_pin C9 [get_ports {LOW_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {LOW_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin C8 [get_ports {LOW_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {LOW_LEVEL_LIMIT[1]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {LOW_LEVEL_LIMIT[0]}]
endgroup
save_constraints
