Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Datos\Proyecto\PlacaSpartan3A\Avnet\Avnet_UPC\pcores\" "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s400aft256-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'MB_Error' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_IC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M_AXI_DC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_DCache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_DCache_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_ICache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'Trace_Jump_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M0_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M0_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M0_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S0_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M1_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M1_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M1_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S1_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M2_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M2_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M2_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S2_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M3_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M3_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M3_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S3_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M4_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M4_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M4_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S4_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M5_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M5_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M5_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S5_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M6_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M6_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M6_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S6_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M7_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M7_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M7_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S7_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M8_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M8_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M8_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S8_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M9_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M9_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M9_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S9_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M10_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M10_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M10_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S10_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M11_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M11_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M11_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S11_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M12_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M12_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M12_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S12_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M13_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M13_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M13_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S13_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M14_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M14_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M14_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S14_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M15_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M15_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'M15_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'S15_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 1735: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'MPLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2321: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2577: Unconnected output port 'IP2INTC_Irpt' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2577: Unconnected output port 'GPIO2_IO_O' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2577: Unconnected output port 'GPIO2_IO_T' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2630: Unconnected output port 'IP2INTC_Irpt' of component 'cs_push_3bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2630: Unconnected output port 'GPIO_IO_O' of component 'cs_push_3bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2630: Unconnected output port 'GPIO_IO_T' of component 'cs_push_3bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2630: Unconnected output port 'GPIO2_IO_O' of component 'cs_push_3bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2630: Unconnected output port 'GPIO2_IO_T' of component 'cs_push_3bit_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2683: Unconnected output port 'Gpo' of component 'temp_sensor_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH1_Access_Full' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH1_ReadData_Control' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH1_ReadData_Data' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH1_ReadData_Exists' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH2_Access_Full' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH2_ReadData_Control' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH2_ReadData_Data' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH2_ReadData_Exists' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH3_Access_Full' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH3_ReadData_Control' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH3_ReadData_Data' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'MCH3_ReadData_Exists' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_QWEN' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_BEN' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_CE' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_ADV_LDN' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_LBON' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_CKEN' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2737: Unconnected output port 'Mem_RNW' of component 'flash_2mx16_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2831: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2831: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2831: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT1' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT2' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT3' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2884: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_AWREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_WREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_BRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_BVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_ARREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_RDATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_RRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'S_AXI_RVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_tdi' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_reset' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_shift' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_update' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_capture' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_sel1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'bscan_drck1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 2913: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'Peripheral_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3062: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3185: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3193: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3201: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3209: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3217: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3225: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3233: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3241: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3249: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3257: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3265: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3273: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3281: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3289: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3297: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3305: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3313: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3321: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3329: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3337: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3345: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd" line 3353: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Datos/Proyecto/PlacaSpartan3A/Avnet/Avnet_UPC/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign5<0:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/usb_uart_wrapper.ngc>.
Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/cs_push_3bit_wrapper.ngc>.
Reading core <../implementation/temp_sensor_wrapper.ngc>.
Reading core <../implementation/flash_2mx16_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/msp430_uart_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <usb_uart_wrapper> for timing and area information for instance <USB_UART>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <LEDS_4BIT>.
Loading core <cs_push_3bit_wrapper> for timing and area information for instance <CS_PUSH_3BIT>.
Loading core <temp_sensor_wrapper> for timing and area information for instance <TEMP_SENSOR>.
Loading core <flash_2mx16_wrapper> for timing and area information for instance <FLASH_2Mx16>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <msp430_uart_wrapper> for timing and area information for instance <MSP430_UART>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 11 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 11 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1_1> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH_2Mx16> is equivalent to the following FF/Latch : <FLASH_2Mx16/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 5497
#      GND                         : 20
#      INV                         : 85
#      LUT1                        : 35
#      LUT2                        : 559
#      LUT2_D                      : 21
#      LUT2_L                      : 19
#      LUT3                        : 1058
#      LUT3_D                      : 64
#      LUT3_L                      : 23
#      LUT4                        : 1950
#      LUT4_D                      : 61
#      LUT4_L                      : 45
#      MULT_AND                    : 78
#      MUXCY                       : 444
#      MUXCY_L                     : 228
#      MUXF5                       : 437
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 15
#      XORCY                       : 347
# FlipFlops/Latches                : 3398
#      FD                          : 269
#      FDC                         : 22
#      FDC_1                       : 5
#      FDCE                        : 14
#      FDE                         : 322
#      FDE_1                       : 8
#      FDP                         : 9
#      FDR                         : 1222
#      FDRE                        : 1063
#      FDRE_1                      : 1
#      FDRS                        : 68
#      FDRSE                       : 146
#      FDS                         : 163
#      FDSE                        : 86
# RAMS                             : 146
#      RAM16X1D                    : 128
#      RAMB16BWE                   : 18
# Shift Registers                  : 279
#      SRL16                       : 18
#      SRL16E                      : 220
#      SRLC16E                     : 41
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 57
#      IBUF                        : 6
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 28
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
# Others                           : 1
#      BSCAN_SPARTAN3A             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     2949  out of   3584    82%  
 Number of Slice Flip Flops:           3366  out of   7168    46%  
 Number of 4 input LUTs:               4455  out of   7168    62%  
    Number used as logic:              3920
    Number used as Shift registers:     279
    Number used as RAMs:                256
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    195    29%  
    IOB Flip Flops:                      32
 Number of BRAMs:                        18  out of     20    90%  
 Number of MULT18X18SIOs:                 3  out of     20    15%  
 Number of GCLKs:                         5  out of     24    20%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin           | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLKFX| 3572  |
mdm_0/mdm_0/drck_i                 | BUFG                                                   | 205   |
mdm_0/bscan_update1                | BUFG                                                   | 42    |
fpga_0_clk_1_sys_clk_pin           | IBUFG                                                  | 4     |
MSP430_UART/Interrupt              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_2)   | 1     |
USB_UART/Interrupt                 | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync1_3)   | 1     |
xps_timer_0/Interrupt              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)    | 1     |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                        | Buffer(FF name)                                                                             | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------+
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                     | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                  | 23    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                             | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                               | 12    |
fpga_0_rst_1_sys_rst_pin                                                                                                                                              | IBUF                                                                                        | 4     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst:Q)    | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/command_reg_0)         | 2     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                     | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                        | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                          | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk_TClk)| 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd1:O)     | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk)       | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd1:O)   | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_TClk)      | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step:Q)| NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/single_Step_TClk)      | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                     | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                         | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                     | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync1_3)                                        | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_2_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_2_or00001:O)                                                       | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_2)                                        | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 49.372ns (Maximum Frequency: 20.254MHz)
   Minimum input arrival time before clock: 4.823ns
   Maximum output required time after clock: 12.062ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 49.372ns (frequency: 20.254MHz)
  Total number of paths / destination ports: 246156 / 10683
-------------------------------------------------------------------------
Delay:               11.849ns (Levels of Logic = 38)
  Source:            microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       lmb_bram/lmb_bram/ramb16bwe_0 (RAM)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 4.2X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 4.2X

  Data Path: microblaze_0/microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to lmb_bram/lmb_bram/ramb16bwe_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             67   0.591   1.305  microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (microblaze_0/buffer_Addr<1>)
     LUT3:I2->O            1   0.648   0.563  microblaze_0/Area.Decode_I/PC_Incr_0_and00001 (microblaze_0/pc_Incr)
     LUT4:I0->O            1   0.648   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.844   0.563  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O           11   0.648   1.013  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
     end scope: 'microblaze_0'
     begin scope: 'ilmb'
     end scope: 'ilmb'
     begin scope: 'ilmb_cntlr'
     LUT3:I1->O           16   0.643   1.034  ilmb_cntlr/lmb_we_3_and00001 (BRAM_WEN_A<3>)
     end scope: 'ilmb_cntlr'
     begin scope: 'lmb_bram'
     begin scope: 'lmb_bram'
     RAMB16BWE:WEA3            0.897          ramb16bwe_12
    ----------------------------------------
    Total                     11.849ns (7.371ns logic, 4.478ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 11.798ns (frequency: 84.760MHz)
  Total number of paths / destination ports: 310 / 250
-------------------------------------------------------------------------
Delay:               5.899ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.500  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.643   0.423  JTAG_CONTROL_I/shifting_Data_SW0 (N32)
     LUT4:I3->O            9   0.648   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.648   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv1_INV_0 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv)
     FDR:R                     0.869          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      5.899ns (3.399ns logic, 2.500ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 14.736ns (frequency: 67.861MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               7.368ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.143  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.648   0.590  JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.648   0.730  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N6)
     LUT3:I0->O            2   0.648   0.590  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N26)
     LUT3:I0->O            9   0.648   0.820  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq00002 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.312          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
    ----------------------------------------
    Total                      7.368ns (3.495ns logic, 3.873ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 120 / 96
-------------------------------------------------------------------------
Offset:              4.518ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SHIFT to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.648   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.648   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv1_INV_0 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Shift_inv)
     FDR:R                     0.869          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.518ns (2.941ns logic, 1.577ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 157 / 67
-------------------------------------------------------------------------
Offset:              4.823ns (Levels of Logic = 12)
  Source:            fpga_0_TEMP_SENSOR_Scl_pin (PAD)
  Destination:       TEMP_SENSOR/TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_8 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 4.2X

  Data Path: fpga_0_TEMP_SENSOR_Scl_pin to TEMP_SENSOR/TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          14   0.849   1.143  iobuf_5 (fpga_0_TEMP_SENSOR_Scl_pin_I)
     begin scope: 'TEMP_SENSOR'
     LUT3:I0->O            1   0.648   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_lut<0> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_lut<0>)
     MUXCY:S->O            1   0.632   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<0> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<1> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<2> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<3> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<4> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<5> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<6> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<6>)
     MUXCY:CI->O           0   0.065   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<7> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_cy<7>)
     XORCY:CI->O           1   0.844   0.000  TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct_xor<8> (TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/Mcount_debounce_ct8)
     FDE:D                     0.252          TEMP_SENSOR/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_8
    ----------------------------------------
    Total                      4.823ns (3.680ns logic, 1.143ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.695ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.648   0.740  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.648   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.312          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      3.695ns (2.198ns logic, 1.497ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 76 / 49
-------------------------------------------------------------------------
Offset:              7.390ns (Levels of Logic = 4)
  Source:            TEMP_SENSOR/TEMP_SENSOR/X_IIC/IIC_CONTROL_I/arb_lost (FF)
  Destination:       fpga_0_TEMP_SENSOR_Sda_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 4.2X

  Data Path: TEMP_SENSOR/TEMP_SENSOR/X_IIC/IIC_CONTROL_I/arb_lost to fpga_0_TEMP_SENSOR_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.591   1.160  TEMP_SENSOR/X_IIC/IIC_CONTROL_I/arb_lost (TEMP_SENSOR/X_IIC/IIC_CONTROL_I/arb_lost)
     LUT4:I0->O            1   0.648   0.000  TEMP_SENSOR/X_IIC/IIC_CONTROL_I/Sda_T1 (TEMP_SENSOR/X_IIC/IIC_CONTROL_I/Sda_T)
     MUXF5:I0->O           1   0.276   0.420  TEMP_SENSOR/X_IIC/IIC_CONTROL_I/Sda_T_f5 (Sda_T)
     end scope: 'TEMP_SENSOR'
     IOBUF:T->IO               4.295          iobuf_4 (fpga_0_TEMP_SENSOR_Sda_pin)
    ----------------------------------------
    Total                      7.390ns (5.810ns logic, 1.580ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 122 / 1
-------------------------------------------------------------------------
Offset:              12.062ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.SRL16E_1 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.SRL16E_1 to mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         2   3.529   0.527  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.SRL16E_1 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/tdo_config_word1<0>)
     LUT3:I1->O            1   0.643   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO168_F (N470)
     MUXF5:I0->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO168 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO168)
     LUT4:I1->O            1   0.643   0.452  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO214 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO214)
     LUT4:I2->O            1   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO269_G (N473)
     MUXF5:I1->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO269 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO269)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO367_SW0 (N424)
     LUT4:I3->O            1   0.648   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO367 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.643   0.563  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.648   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                     12.062ns (8.597ns logic, 3.465ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              8.414ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.143  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.648   0.708  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.756   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO269 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO269)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO367_SW0 (N424)
     LUT4:I3->O            1   0.648   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO367 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.643   0.563  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.648   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                      8.414ns (4.577ns logic, 3.837ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.27 secs
 
--> 

Total memory usage is 175420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  479 (   0 filtered)
Number of infos    :   29 (   0 filtered)

