<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-tdecx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-tdecx-defs.h</h1><a href="cvmx-tdecx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-tdecx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon tdecx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_TDECX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_TDECX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a888fc7beed9eadd7c43c105238eb6ebb" title="cvmx-tdecx-defs.h">CVMX_TDECX_BIST_STATUS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_BIST_STATUS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600060ull) + ((offset) &amp; 1) * 32768;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a888fc7beed9eadd7c43c105238eb6ebb">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_BIST_STATUS0(offset) (CVMX_ADD_IO_SEG(0x00011800B3600060ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a74435d8e2d7dc7c40f9c148e57107d59">CVMX_TDECX_BIST_STATUS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_BIST_STATUS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600068ull) + ((offset) &amp; 1) * 32768;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a74435d8e2d7dc7c40f9c148e57107d59">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_BIST_STATUS1(offset) (CVMX_ADD_IO_SEG(0x00011800B3600068ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a51140d398b6ed6b72c56e0e52d25c181">CVMX_TDECX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600000ull) + ((offset) &amp; 1) * 32768;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a51140d398b6ed6b72c56e0e52d25c181">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800B3600000ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a8ae8cb87aa30695ea292946e8c1e941d">CVMX_TDECX_ECC_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ECC_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600050ull) + ((offset) &amp; 1) * 32768;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a8ae8cb87aa30695ea292946e8c1e941d">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ECC_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800B3600050ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a3dbf1cd021cb8d3a20acd0ed509e39f5">CVMX_TDECX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600008ull) + ((offset) &amp; 1) * 32768;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a3dbf1cd021cb8d3a20acd0ed509e39f5">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B3600008ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#afae9f47a757feb9dd4b0684b162d2df0">CVMX_TDECX_ERROR_ENABLE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ERROR_ENABLE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600040ull) + ((offset) &amp; 1) * 32768;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-tdecx-defs_8h.html#afae9f47a757feb9dd4b0684b162d2df0">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ERROR_ENABLE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3600040ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a22a6e60f70ddae70a47526490fe10163">CVMX_TDECX_ERROR_ENABLE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ERROR_ENABLE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600048ull) + ((offset) &amp; 1) * 32768;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a22a6e60f70ddae70a47526490fe10163">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ERROR_ENABLE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3600048ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a7c647c677268176225c5b9c126626a87">CVMX_TDECX_ERROR_SOURCE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ERROR_SOURCE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600030ull) + ((offset) &amp; 1) * 32768;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a7c647c677268176225c5b9c126626a87">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ERROR_SOURCE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3600030ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a182ddb1818d8b3d9d62040734be5d373">CVMX_TDECX_ERROR_SOURCE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_ERROR_SOURCE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600038ull) + ((offset) &amp; 1) * 32768;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a182ddb1818d8b3d9d62040734be5d373">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_ERROR_SOURCE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3600038ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#afbdfb9a81b636cde86b5a733910b28c9">CVMX_TDECX_HAB_JCFG0_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_HAB_JCFG0_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3602000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-tdecx-defs_8h.html#afbdfb9a81b636cde86b5a733910b28c9">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_HAB_JCFG0_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3602000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a47923f944c5f6e697797a596f114aedd">CVMX_TDECX_HAB_JCFG1_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_HAB_JCFG1_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3604000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a47923f944c5f6e697797a596f114aedd">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_HAB_JCFG1_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3604000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a6be4f47912683b7d8e8699d24ce98b94">CVMX_TDECX_HAB_JCFG2_RAMX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_HAB_JCFG2_RAMX_DATA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3606000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a6be4f47912683b7d8e8699d24ce98b94">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_HAB_JCFG2_RAMX_DATA(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3606000ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#acc5da36c96995ea13599af61e601e4c6">CVMX_TDECX_JCFG0_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_JCFG0_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600100ull) + ((offset) &amp; 1) * 32768;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-tdecx-defs_8h.html#acc5da36c96995ea13599af61e601e4c6">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_JCFG0_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3600100ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#ae19658b879ddb52a680be9eac8c0174e">CVMX_TDECX_JCFG1_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_JCFG1_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600108ull) + ((offset) &amp; 1) * 32768;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ae19658b879ddb52a680be9eac8c0174e">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_JCFG1_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3600108ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a91dcab699a7c774ac1592a1a373191bb">CVMX_TDECX_JCFG2_ECC_ERROR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_JCFG2_ECC_ERROR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600110ull) + ((offset) &amp; 1) * 32768;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a91dcab699a7c774ac1592a1a373191bb">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_JCFG2_ECC_ERROR(offset) (CVMX_ADD_IO_SEG(0x00011800B3600110ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#af0c012427e5505e9cc8381545b8f2400">CVMX_TDECX_SCRATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_SCRATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600080ull) + ((offset) &amp; 1) * 32768;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-tdecx-defs_8h.html#af0c012427e5505e9cc8381545b8f2400">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_SCRATCH(offset) (CVMX_ADD_IO_SEG(0x00011800B3600080ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#ae8a5e6506905f3aaeb425dee3d373af3">CVMX_TDECX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3600018ull) + ((offset) &amp; 1) * 32768;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ae8a5e6506905f3aaeb425dee3d373af3">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B3600018ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#af8c55989a8b09ac35a72d10fa33dd9cf">CVMX_TDECX_TC_CONFIG_ERR_FLAGS_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_CONFIG_ERR_FLAGS_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601040ull) + ((offset) &amp; 1) * 32768;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-tdecx-defs_8h.html#af8c55989a8b09ac35a72d10fa33dd9cf">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_CONFIG_ERR_FLAGS_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601040ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a19a8c5079e424b6028840a0f10248759">CVMX_TDECX_TC_CONFIG_REGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 12)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_CONFIG_REGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601400ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a19a8c5079e424b6028840a0f10248759">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_CONFIG_REGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3601400ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a1e1fab6feb32137317b6107a196d9769">CVMX_TDECX_TC_CONTROL_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_CONTROL_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601010ull) + ((offset) &amp; 1) * 32768;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a1e1fab6feb32137317b6107a196d9769">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_CONTROL_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601010ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#aca2cf05206c32bed48414e4d5a089bc3">CVMX_TDECX_TC_ERROR_MASK_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_ERROR_MASK_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601030ull) + ((offset) &amp; 1) * 32768;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-tdecx-defs_8h.html#aca2cf05206c32bed48414e4d5a089bc3">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_ERROR_MASK_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601030ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a8a91552d5e71944b899f3ad3d5caeacd">CVMX_TDECX_TC_ERROR_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_ERROR_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601038ull) + ((offset) &amp; 1) * 32768;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a8a91552d5e71944b899f3ad3d5caeacd">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_ERROR_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601038ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#acaf85837b15c6569482646d4695203b3">CVMX_TDECX_TC_MAIN_RESET_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_MAIN_RESET_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601000ull) + ((offset) &amp; 1) * 32768;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-tdecx-defs_8h.html#acaf85837b15c6569482646d4695203b3">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_MAIN_RESET_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601000ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a1bf6f1ee2178c0f340f8f155919252d4">CVMX_TDECX_TC_MAIN_START_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_MAIN_START_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601008ull) + ((offset) &amp; 1) * 32768;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a1bf6f1ee2178c0f340f8f155919252d4">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_MAIN_START_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601008ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a401d6c4229c99b0c4d98f7caefcb2d10">CVMX_TDECX_TC_MON_REGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_MON_REGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601300ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000ull) * 8;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a401d6c4229c99b0c4d98f7caefcb2d10">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_MON_REGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3601300ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x1000ull) * 8)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a1b21e34da19745c93972a65e1553735c">CVMX_TDECX_TC_STATUS0_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_STATUS0_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601020ull) + ((offset) &amp; 1) * 32768;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a1b21e34da19745c93972a65e1553735c">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_STATUS0_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601020ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tdecx-defs_8h.html#a03b6fb773f66258705486d88524e81fd">CVMX_TDECX_TC_STATUS1_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TDECX_TC_STATUS1_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3601028ull) + ((offset) &amp; 1) * 32768;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a03b6fb773f66258705486d88524e81fd">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TDECX_TC_STATUS1_REG(offset) (CVMX_ADD_IO_SEG(0x00011800B3601028ull) + ((offset) &amp; 1) * 32768)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00353"></a>00353 <span class="comment">/**</span>
<a name="l00354"></a>00354 <span class="comment"> * cvmx_tdec#_bist_status0</span>
<a name="l00355"></a>00355 <span class="comment"> *</span>
<a name="l00356"></a>00356 <span class="comment"> * This register provides access to the internal BIST results.  Each bit is</span>
<a name="l00357"></a>00357 <span class="comment"> * the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00358"></a>00358 <span class="comment"> */</span>
<a name="l00359"></a><a class="code" href="unioncvmx__tdecx__bist__status0.html">00359</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__bist__status0.html" title="cvmx_tdec::_bist_status0">cvmx_tdecx_bist_status0</a> {
<a name="l00360"></a><a class="code" href="unioncvmx__tdecx__bist__status0.html#aae7836d4877c0114f8bc5189dc2e9574">00360</a>     uint64_t <a class="code" href="unioncvmx__tdecx__bist__status0.html#aae7836d4877c0114f8bc5189dc2e9574">u64</a>;
<a name="l00361"></a><a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html">00361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html">cvmx_tdecx_bist_status0_s</a> {
<a name="l00362"></a>00362 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html#a24234d5108aaa7ce30aa9aba3a9288a5">bisr_status</a>                  : 64; <span class="comment">/**&lt; BIST status results. */</span>
<a name="l00364"></a>00364 <span class="preprocessor">#else</span>
<a name="l00365"></a><a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html#a24234d5108aaa7ce30aa9aba3a9288a5">00365</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html#a24234d5108aaa7ce30aa9aba3a9288a5">bisr_status</a>                  : 64;
<a name="l00366"></a>00366 <span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__bist__status0.html#ae2f49f6f123dfdb2372c2a60d8cca0e9">s</a>;
<a name="l00368"></a><a class="code" href="unioncvmx__tdecx__bist__status0.html#a2b354d7362f57edf162821e8074b83ec">00368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__bist__status0_1_1cvmx__tdecx__bist__status0__s.html">cvmx_tdecx_bist_status0_s</a>      <a class="code" href="unioncvmx__tdecx__bist__status0.html#a2b354d7362f57edf162821e8074b83ec">cnf75xx</a>;
<a name="l00369"></a>00369 };
<a name="l00370"></a><a class="code" href="cvmx-tdecx-defs_8h.html#abf144f037933f9594cd2fefa05a4a435">00370</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__bist__status0.html" title="cvmx_tdec::_bist_status0">cvmx_tdecx_bist_status0</a> <a class="code" href="unioncvmx__tdecx__bist__status0.html" title="cvmx_tdec::_bist_status0">cvmx_tdecx_bist_status0_t</a>;
<a name="l00371"></a>00371 <span class="comment"></span>
<a name="l00372"></a>00372 <span class="comment">/**</span>
<a name="l00373"></a>00373 <span class="comment"> * cvmx_tdec#_bist_status1</span>
<a name="l00374"></a>00374 <span class="comment"> *</span>
<a name="l00375"></a>00375 <span class="comment"> * This register provides access to the internal BIST results.  Each bit is</span>
<a name="l00376"></a>00376 <span class="comment"> * the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00377"></a>00377 <span class="comment"> */</span>
<a name="l00378"></a><a class="code" href="unioncvmx__tdecx__bist__status1.html">00378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__bist__status1.html" title="cvmx_tdec::_bist_status1">cvmx_tdecx_bist_status1</a> {
<a name="l00379"></a><a class="code" href="unioncvmx__tdecx__bist__status1.html#ac2be576130e010f19062960327424062">00379</a>     uint64_t <a class="code" href="unioncvmx__tdecx__bist__status1.html#ac2be576130e010f19062960327424062">u64</a>;
<a name="l00380"></a><a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html">00380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html">cvmx_tdecx_bist_status1_s</a> {
<a name="l00381"></a>00381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a80ac3ef113fc4b9efe9d105cc6d9581a">reserved_22_63</a>               : 42;
<a name="l00383"></a>00383     uint64_t <a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a6cd63227443b7971b0bb7ecc451eeb5f">bisr_status</a>                  : 22; <span class="comment">/**&lt; BIST status results. */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#else</span>
<a name="l00385"></a><a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a6cd63227443b7971b0bb7ecc451eeb5f">00385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a6cd63227443b7971b0bb7ecc451eeb5f">bisr_status</a>                  : 22;
<a name="l00386"></a><a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a80ac3ef113fc4b9efe9d105cc6d9581a">00386</a>     uint64_t <a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html#a80ac3ef113fc4b9efe9d105cc6d9581a">reserved_22_63</a>               : 42;
<a name="l00387"></a>00387 <span class="preprocessor">#endif</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__bist__status1.html#ae91a5817dc11ebcf408b2894e038b7c7">s</a>;
<a name="l00389"></a><a class="code" href="unioncvmx__tdecx__bist__status1.html#a7a9b45fca1af79cf8a0ef4cf3218e60f">00389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__bist__status1_1_1cvmx__tdecx__bist__status1__s.html">cvmx_tdecx_bist_status1_s</a>      <a class="code" href="unioncvmx__tdecx__bist__status1.html#a7a9b45fca1af79cf8a0ef4cf3218e60f">cnf75xx</a>;
<a name="l00390"></a>00390 };
<a name="l00391"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a82cfa2e726db30871e592dec59d1cec3">00391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__bist__status1.html" title="cvmx_tdec::_bist_status1">cvmx_tdecx_bist_status1</a> <a class="code" href="unioncvmx__tdecx__bist__status1.html" title="cvmx_tdec::_bist_status1">cvmx_tdecx_bist_status1_t</a>;
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">/**</span>
<a name="l00394"></a>00394 <span class="comment"> * cvmx_tdec#_control</span>
<a name="l00395"></a>00395 <span class="comment"> */</span>
<a name="l00396"></a><a class="code" href="unioncvmx__tdecx__control.html">00396</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__control.html" title="cvmx_tdec::_control">cvmx_tdecx_control</a> {
<a name="l00397"></a><a class="code" href="unioncvmx__tdecx__control.html#ab6ab00e11dca882333179762c25d0220">00397</a>     uint64_t <a class="code" href="unioncvmx__tdecx__control.html#ab6ab00e11dca882333179762c25d0220">u64</a>;
<a name="l00398"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html">00398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html">cvmx_tdecx_control_s</a> {
<a name="l00399"></a>00399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af567414b452a4d059d8509c708037091">jobid2</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 2. */</span>
<a name="l00401"></a>00401     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a2134d5f63e139f6f85ca595c6327d12a">jobid1</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 1. */</span>
<a name="l00402"></a>00402     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a046b0420f719e037907dade6fe518238">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 0. */</span>
<a name="l00403"></a>00403     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aad735d79fa6765165eacd7cf0016f4b0">reserved_3_15</a>                : 13;
<a name="l00404"></a>00404     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af59dd1335258e1357dc4e4939ab3d4e7">start2</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 2. */</span>
<a name="l00405"></a>00405     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#ad887792383ab6d834f462362f66aa949">start1</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 1. */</span>
<a name="l00406"></a>00406     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aef9774f46acc3e1cf561e1fe9f762ff2">start0</a>                       : 1;  <span class="comment">/**&lt; Start processing job in slot 0. */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#else</span>
<a name="l00408"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aef9774f46acc3e1cf561e1fe9f762ff2">00408</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aef9774f46acc3e1cf561e1fe9f762ff2">start0</a>                       : 1;
<a name="l00409"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#ad887792383ab6d834f462362f66aa949">00409</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#ad887792383ab6d834f462362f66aa949">start1</a>                       : 1;
<a name="l00410"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af59dd1335258e1357dc4e4939ab3d4e7">00410</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af59dd1335258e1357dc4e4939ab3d4e7">start2</a>                       : 1;
<a name="l00411"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aad735d79fa6765165eacd7cf0016f4b0">00411</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#aad735d79fa6765165eacd7cf0016f4b0">reserved_3_15</a>                : 13;
<a name="l00412"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a046b0420f719e037907dade6fe518238">00412</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a046b0420f719e037907dade6fe518238">jobid0</a>                       : 16;
<a name="l00413"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a2134d5f63e139f6f85ca595c6327d12a">00413</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#a2134d5f63e139f6f85ca595c6327d12a">jobid1</a>                       : 16;
<a name="l00414"></a><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af567414b452a4d059d8509c708037091">00414</a>     uint64_t <a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html#af567414b452a4d059d8509c708037091">jobid2</a>                       : 16;
<a name="l00415"></a>00415 <span class="preprocessor">#endif</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__control.html#a44d2f81bc8e55864cb4698ebf96db847">s</a>;
<a name="l00417"></a><a class="code" href="unioncvmx__tdecx__control.html#a9f276b726dc62135d96355ff1ac9cc6e">00417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__control_1_1cvmx__tdecx__control__s.html">cvmx_tdecx_control_s</a>           <a class="code" href="unioncvmx__tdecx__control.html#a9f276b726dc62135d96355ff1ac9cc6e">cnf75xx</a>;
<a name="l00418"></a>00418 };
<a name="l00419"></a><a class="code" href="cvmx-tdecx-defs_8h.html#aeac2f8e2a55b70049c80dafc0f9878ac">00419</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__control.html" title="cvmx_tdec::_control">cvmx_tdecx_control</a> <a class="code" href="unioncvmx__tdecx__control.html" title="cvmx_tdec::_control">cvmx_tdecx_control_t</a>;
<a name="l00420"></a>00420 <span class="comment"></span>
<a name="l00421"></a>00421 <span class="comment">/**</span>
<a name="l00422"></a>00422 <span class="comment"> * cvmx_tdec#_ecc_control</span>
<a name="l00423"></a>00423 <span class="comment"> */</span>
<a name="l00424"></a><a class="code" href="unioncvmx__tdecx__ecc__control.html">00424</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__ecc__control.html" title="cvmx_tdec::_ecc_control">cvmx_tdecx_ecc_control</a> {
<a name="l00425"></a><a class="code" href="unioncvmx__tdecx__ecc__control.html#a4c9aed9004b891616f2d0e4641a3d896">00425</a>     uint64_t <a class="code" href="unioncvmx__tdecx__ecc__control.html#a4c9aed9004b891616f2d0e4641a3d896">u64</a>;
<a name="l00426"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html">00426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html">cvmx_tdecx_ecc_control_s</a> {
<a name="l00427"></a>00427 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#af08252e63fd0aa467bbdea8779f9f16d">reserved_35_63</a>               : 29;
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a1cd9d4e9c9b60b36dd1bce187184ecf0">flip_bit2</a>                    : 3;  <span class="comment">/**&lt; This bit flips a second bit of syndrome of the write port paths to the respective RAM. */</span>
<a name="l00430"></a>00430     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a7e2230c431c21d8d5855c357fe413749">reserved_19_31</a>               : 13;
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a698e52f7c7290bb72a30df2b8557bb74">flip_bit1</a>                    : 3;  <span class="comment">/**&lt; This bit flips the first bit of syndrome of the write port paths to the respective RAM. */</span>
<a name="l00432"></a>00432     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a56397d9e992b77f77ae11ff319badf04">reserved_3_15</a>                : 13;
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#aceab2d14b0f37bdf994e7f8ce49c02c5">jcfg2_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 2 RAMs. */</span>
<a name="l00434"></a>00434     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a302e50e793090cfa4eedc58a7ba58cf6">jcfg1_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 1 RAMs. */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a9e1e1d4288a0fcac147892f36670430e">jcfg0_cor_dis</a>                : 1;  <span class="comment">/**&lt; This bit disables SBE correction of the job configuration 0 RAMs. */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#else</span>
<a name="l00437"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a9e1e1d4288a0fcac147892f36670430e">00437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a9e1e1d4288a0fcac147892f36670430e">jcfg0_cor_dis</a>                : 1;
<a name="l00438"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a302e50e793090cfa4eedc58a7ba58cf6">00438</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a302e50e793090cfa4eedc58a7ba58cf6">jcfg1_cor_dis</a>                : 1;
<a name="l00439"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#aceab2d14b0f37bdf994e7f8ce49c02c5">00439</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#aceab2d14b0f37bdf994e7f8ce49c02c5">jcfg2_cor_dis</a>                : 1;
<a name="l00440"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a56397d9e992b77f77ae11ff319badf04">00440</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a56397d9e992b77f77ae11ff319badf04">reserved_3_15</a>                : 13;
<a name="l00441"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a698e52f7c7290bb72a30df2b8557bb74">00441</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a698e52f7c7290bb72a30df2b8557bb74">flip_bit1</a>                    : 3;
<a name="l00442"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a7e2230c431c21d8d5855c357fe413749">00442</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a7e2230c431c21d8d5855c357fe413749">reserved_19_31</a>               : 13;
<a name="l00443"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a1cd9d4e9c9b60b36dd1bce187184ecf0">00443</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#a1cd9d4e9c9b60b36dd1bce187184ecf0">flip_bit2</a>                    : 3;
<a name="l00444"></a><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#af08252e63fd0aa467bbdea8779f9f16d">00444</a>     uint64_t <a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html#af08252e63fd0aa467bbdea8779f9f16d">reserved_35_63</a>               : 29;
<a name="l00445"></a>00445 <span class="preprocessor">#endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__ecc__control.html#a4595b93c7eabd0645db8dc3d98270667">s</a>;
<a name="l00447"></a><a class="code" href="unioncvmx__tdecx__ecc__control.html#a341c2f0636571b2799745c465a024fa1">00447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__ecc__control_1_1cvmx__tdecx__ecc__control__s.html">cvmx_tdecx_ecc_control_s</a>       <a class="code" href="unioncvmx__tdecx__ecc__control.html#a341c2f0636571b2799745c465a024fa1">cnf75xx</a>;
<a name="l00448"></a>00448 };
<a name="l00449"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a964862d42b02692fba55b74a25b622d8">00449</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__ecc__control.html" title="cvmx_tdec::_ecc_control">cvmx_tdecx_ecc_control</a> <a class="code" href="unioncvmx__tdecx__ecc__control.html" title="cvmx_tdec::_ecc_control">cvmx_tdecx_ecc_control_t</a>;
<a name="l00450"></a>00450 <span class="comment"></span>
<a name="l00451"></a>00451 <span class="comment">/**</span>
<a name="l00452"></a>00452 <span class="comment"> * cvmx_tdec#_eco</span>
<a name="l00453"></a>00453 <span class="comment"> */</span>
<a name="l00454"></a><a class="code" href="unioncvmx__tdecx__eco.html">00454</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__eco.html" title="cvmx_tdec::_eco">cvmx_tdecx_eco</a> {
<a name="l00455"></a><a class="code" href="unioncvmx__tdecx__eco.html#a5cebdae1687526341240c7ecc5c85fb1">00455</a>     uint64_t <a class="code" href="unioncvmx__tdecx__eco.html#a5cebdae1687526341240c7ecc5c85fb1">u64</a>;
<a name="l00456"></a><a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html">00456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html">cvmx_tdecx_eco_s</a> {
<a name="l00457"></a>00457 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a6dc910ac80f88ec9b023f9cb4e33ce3c">reserved_32_63</a>               : 32;
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a03685476b932319049973e69034402f7">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00460"></a>00460 <span class="preprocessor">#else</span>
<a name="l00461"></a><a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a03685476b932319049973e69034402f7">00461</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a03685476b932319049973e69034402f7">eco_rw</a>                       : 32;
<a name="l00462"></a><a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a6dc910ac80f88ec9b023f9cb4e33ce3c">00462</a>     uint64_t <a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html#a6dc910ac80f88ec9b023f9cb4e33ce3c">reserved_32_63</a>               : 32;
<a name="l00463"></a>00463 <span class="preprocessor">#endif</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__eco.html#a0b719af8709fcc8161f68db86aad4b7a">s</a>;
<a name="l00465"></a><a class="code" href="unioncvmx__tdecx__eco.html#a023635cb4eb5b49eb07fd6c4a7b327bf">00465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__eco_1_1cvmx__tdecx__eco__s.html">cvmx_tdecx_eco_s</a>               <a class="code" href="unioncvmx__tdecx__eco.html#a023635cb4eb5b49eb07fd6c4a7b327bf">cnf75xx</a>;
<a name="l00466"></a>00466 };
<a name="l00467"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a941ada9230ddbf5fe8c5f0e96ffad58f">00467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__eco.html" title="cvmx_tdec::_eco">cvmx_tdecx_eco</a> <a class="code" href="unioncvmx__tdecx__eco.html" title="cvmx_tdec::_eco">cvmx_tdecx_eco_t</a>;
<a name="l00468"></a>00468 <span class="comment"></span>
<a name="l00469"></a>00469 <span class="comment">/**</span>
<a name="l00470"></a>00470 <span class="comment"> * cvmx_tdec#_error_enable0</span>
<a name="l00471"></a>00471 <span class="comment"> *</span>
<a name="l00472"></a>00472 <span class="comment"> * This register enables error reporting for read overflow/underflow errors.</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> */</span>
<a name="l00475"></a><a class="code" href="unioncvmx__tdecx__error__enable0.html">00475</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__enable0.html" title="cvmx_tdec::_error_enable0">cvmx_tdecx_error_enable0</a> {
<a name="l00476"></a><a class="code" href="unioncvmx__tdecx__error__enable0.html#a6fb5297031926d5d2382fd818b459338">00476</a>     uint64_t <a class="code" href="unioncvmx__tdecx__error__enable0.html#a6fb5297031926d5d2382fd818b459338">u64</a>;
<a name="l00477"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html">00477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html">cvmx_tdecx_error_enable0_s</a> {
<a name="l00478"></a>00478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a68402ce8776034b83f0308006aa89ea9">reserved_6_63</a>                : 58;
<a name="l00480"></a>00480     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a505f721d44bbeaad712046aa256aa40c">rp1_of_en</a>                    : 1;  <span class="comment">/**&lt; Read port 1 overflow enable. */</span>
<a name="l00481"></a>00481     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ae8d2cf819597aeb1d6282d23b5f8ce15">rp0_of_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 overflow enable. */</span>
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a60af87174f657e75dfae89142c733d54">reserved_2_3</a>                 : 2;
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a1bd3b8791ee8be65fad7c8507c5ab85b">rp1_uf_en</a>                    : 1;  <span class="comment">/**&lt; Read Port 1 underflow enable. */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ac29eb7f6b027b40234136226c9531d1b">rp0_uf_en</a>                    : 1;  <span class="comment">/**&lt; Read Port 0 underflow enable. */</span>
<a name="l00485"></a>00485 <span class="preprocessor">#else</span>
<a name="l00486"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ac29eb7f6b027b40234136226c9531d1b">00486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ac29eb7f6b027b40234136226c9531d1b">rp0_uf_en</a>                    : 1;
<a name="l00487"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a1bd3b8791ee8be65fad7c8507c5ab85b">00487</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a1bd3b8791ee8be65fad7c8507c5ab85b">rp1_uf_en</a>                    : 1;
<a name="l00488"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a60af87174f657e75dfae89142c733d54">00488</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a60af87174f657e75dfae89142c733d54">reserved_2_3</a>                 : 2;
<a name="l00489"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ae8d2cf819597aeb1d6282d23b5f8ce15">00489</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#ae8d2cf819597aeb1d6282d23b5f8ce15">rp0_of_en</a>                    : 1;
<a name="l00490"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a505f721d44bbeaad712046aa256aa40c">00490</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a505f721d44bbeaad712046aa256aa40c">rp1_of_en</a>                    : 1;
<a name="l00491"></a><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a68402ce8776034b83f0308006aa89ea9">00491</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html#a68402ce8776034b83f0308006aa89ea9">reserved_6_63</a>                : 58;
<a name="l00492"></a>00492 <span class="preprocessor">#endif</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__error__enable0.html#a9d7200c7cfb56cc25bdbd5c3ff5121e4">s</a>;
<a name="l00494"></a><a class="code" href="unioncvmx__tdecx__error__enable0.html#ab6480b8805a8844f8cdda91e0fa89064">00494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__enable0_1_1cvmx__tdecx__error__enable0__s.html">cvmx_tdecx_error_enable0_s</a>     <a class="code" href="unioncvmx__tdecx__error__enable0.html#ab6480b8805a8844f8cdda91e0fa89064">cnf75xx</a>;
<a name="l00495"></a>00495 };
<a name="l00496"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ab75d7b18ea1fcf5a2eef6800407b8552">00496</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__enable0.html" title="cvmx_tdec::_error_enable0">cvmx_tdecx_error_enable0</a> <a class="code" href="unioncvmx__tdecx__error__enable0.html" title="cvmx_tdec::_error_enable0">cvmx_tdecx_error_enable0_t</a>;
<a name="l00497"></a>00497 <span class="comment"></span>
<a name="l00498"></a>00498 <span class="comment">/**</span>
<a name="l00499"></a>00499 <span class="comment"> * cvmx_tdec#_error_enable1</span>
<a name="l00500"></a>00500 <span class="comment"> *</span>
<a name="l00501"></a>00501 <span class="comment"> * This register enables error reporting of ECC errors.</span>
<a name="l00502"></a>00502 <span class="comment"> *</span>
<a name="l00503"></a>00503 <span class="comment"> */</span>
<a name="l00504"></a><a class="code" href="unioncvmx__tdecx__error__enable1.html">00504</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__enable1.html" title="cvmx_tdec::_error_enable1">cvmx_tdecx_error_enable1</a> {
<a name="l00505"></a><a class="code" href="unioncvmx__tdecx__error__enable1.html#ad4608a5982b553d4c9efdb5e308c3c83">00505</a>     uint64_t <a class="code" href="unioncvmx__tdecx__error__enable1.html#ad4608a5982b553d4c9efdb5e308c3c83">u64</a>;
<a name="l00506"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html">00506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html">cvmx_tdecx_error_enable1_s</a> {
<a name="l00507"></a>00507 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a1c7b8e7410dd91a9be930a165d3bdd09">reserved_7_63</a>                : 57;
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#acde96e7dcd88055a1092ee5b1f4401d9">jcfg2_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 double-bit ECC error enable. */</span>
<a name="l00510"></a>00510     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaedeb6eea2cba142564f50ebbd773c05">jcfg1_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 double-bit ECC error enable. */</span>
<a name="l00511"></a>00511     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aabb635bcd0365bcec47417dd704d585e">jcfg0_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 double-bit ECC error enable. */</span>
<a name="l00512"></a>00512     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a0982ae96b249dffa8c4dea77b06b75cc">reserved_3_3</a>                 : 1;
<a name="l00513"></a>00513     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#af0b38da57755db40ebc0e63dce7c22d4">jcfg2_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 single-bit ECC error enable. */</span>
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#ad25ee61d80cb49b27cedd664122461ae">jcfg1_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 single-bit ECC error enable. */</span>
<a name="l00515"></a>00515     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaa43d7511b3c84649a3c8e0ce8e46c67">jcfg0_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 single-bit ECC error enable. */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#else</span>
<a name="l00517"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaa43d7511b3c84649a3c8e0ce8e46c67">00517</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaa43d7511b3c84649a3c8e0ce8e46c67">jcfg0_sec_ecc</a>                : 1;
<a name="l00518"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#ad25ee61d80cb49b27cedd664122461ae">00518</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#ad25ee61d80cb49b27cedd664122461ae">jcfg1_sec_ecc</a>                : 1;
<a name="l00519"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#af0b38da57755db40ebc0e63dce7c22d4">00519</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#af0b38da57755db40ebc0e63dce7c22d4">jcfg2_sec_ecc</a>                : 1;
<a name="l00520"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a0982ae96b249dffa8c4dea77b06b75cc">00520</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a0982ae96b249dffa8c4dea77b06b75cc">reserved_3_3</a>                 : 1;
<a name="l00521"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aabb635bcd0365bcec47417dd704d585e">00521</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aabb635bcd0365bcec47417dd704d585e">jcfg0_ded_ecc</a>                : 1;
<a name="l00522"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaedeb6eea2cba142564f50ebbd773c05">00522</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#aaedeb6eea2cba142564f50ebbd773c05">jcfg1_ded_ecc</a>                : 1;
<a name="l00523"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#acde96e7dcd88055a1092ee5b1f4401d9">00523</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#acde96e7dcd88055a1092ee5b1f4401d9">jcfg2_ded_ecc</a>                : 1;
<a name="l00524"></a><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a1c7b8e7410dd91a9be930a165d3bdd09">00524</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html#a1c7b8e7410dd91a9be930a165d3bdd09">reserved_7_63</a>                : 57;
<a name="l00525"></a>00525 <span class="preprocessor">#endif</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__error__enable1.html#a2c761b7c9d79810f79a4ba6b543f8a07">s</a>;
<a name="l00527"></a><a class="code" href="unioncvmx__tdecx__error__enable1.html#a7600c3bd128260f14304c374046fcc26">00527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__enable1_1_1cvmx__tdecx__error__enable1__s.html">cvmx_tdecx_error_enable1_s</a>     <a class="code" href="unioncvmx__tdecx__error__enable1.html#a7600c3bd128260f14304c374046fcc26">cnf75xx</a>;
<a name="l00528"></a>00528 };
<a name="l00529"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ac5d242c27fbc626782bdb76764301b6c">00529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__enable1.html" title="cvmx_tdec::_error_enable1">cvmx_tdecx_error_enable1</a> <a class="code" href="unioncvmx__tdecx__error__enable1.html" title="cvmx_tdec::_error_enable1">cvmx_tdecx_error_enable1_t</a>;
<a name="l00530"></a>00530 <span class="comment"></span>
<a name="l00531"></a>00531 <span class="comment">/**</span>
<a name="l00532"></a>00532 <span class="comment"> * cvmx_tdec#_error_source0</span>
<a name="l00533"></a>00533 <span class="comment"> *</span>
<a name="l00534"></a>00534 <span class="comment"> * This register indicates the source of read overflow/underflow errors.</span>
<a name="l00535"></a>00535 <span class="comment"> *</span>
<a name="l00536"></a>00536 <span class="comment"> */</span>
<a name="l00537"></a><a class="code" href="unioncvmx__tdecx__error__source0.html">00537</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__source0.html" title="cvmx_tdec::_error_source0">cvmx_tdecx_error_source0</a> {
<a name="l00538"></a><a class="code" href="unioncvmx__tdecx__error__source0.html#a92b97a4f7ea98e01529df85cea92a6ca">00538</a>     uint64_t <a class="code" href="unioncvmx__tdecx__error__source0.html#a92b97a4f7ea98e01529df85cea92a6ca">u64</a>;
<a name="l00539"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html">00539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html">cvmx_tdecx_error_source0_s</a> {
<a name="l00540"></a>00540 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acf9f9cb2c9046d6e14de0687636ff894">reserved_48_63</a>               : 16;
<a name="l00542"></a>00542     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acaa4f7535840b88cf85d61bc2258c58e">rp1_jid</a>                      : 16; <span class="comment">/**&lt; Job ID of the job which reported the overflow/underflow error on read</span>
<a name="l00543"></a>00543 <span class="comment">                                                         port 1. */</span>
<a name="l00544"></a>00544     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a633197a963e6843a68ec49edea696139">rp0_jid</a>                      : 16; <span class="comment">/**&lt; Job ID of the job which reported the overflow/underflow error on read</span>
<a name="l00545"></a>00545 <span class="comment">                                                         port 0. */</span>
<a name="l00546"></a>00546     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a1778dc25a76182992430d348be681b5a">reserved_6_15</a>                : 10;
<a name="l00547"></a>00547     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#abce40ee14cba7bd34b138296400af946">rp1_of</a>                       : 1;  <span class="comment">/**&lt; Read port 1 overflow. */</span>
<a name="l00548"></a>00548     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a607f61a6af6b2a0674fa1d7b892c99d2">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read port 0 overflow. */</span>
<a name="l00549"></a>00549     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a3b7c87f6e9e85e7bc4cff5e865ccc091">reserved_2_3</a>                 : 2;
<a name="l00550"></a>00550     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ae7b329acbab96daff7bc0320072a8ddf">rp1_uf</a>                       : 1;  <span class="comment">/**&lt; Read port 1 underflow. */</span>
<a name="l00551"></a>00551     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ad5d51a8bbeaae12c4068ee1446e98cb4">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read port 0 underflow. */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#else</span>
<a name="l00553"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ad5d51a8bbeaae12c4068ee1446e98cb4">00553</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ad5d51a8bbeaae12c4068ee1446e98cb4">rp0_uf</a>                       : 1;
<a name="l00554"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ae7b329acbab96daff7bc0320072a8ddf">00554</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#ae7b329acbab96daff7bc0320072a8ddf">rp1_uf</a>                       : 1;
<a name="l00555"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a3b7c87f6e9e85e7bc4cff5e865ccc091">00555</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a3b7c87f6e9e85e7bc4cff5e865ccc091">reserved_2_3</a>                 : 2;
<a name="l00556"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a607f61a6af6b2a0674fa1d7b892c99d2">00556</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a607f61a6af6b2a0674fa1d7b892c99d2">rp0_of</a>                       : 1;
<a name="l00557"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#abce40ee14cba7bd34b138296400af946">00557</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#abce40ee14cba7bd34b138296400af946">rp1_of</a>                       : 1;
<a name="l00558"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a1778dc25a76182992430d348be681b5a">00558</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a1778dc25a76182992430d348be681b5a">reserved_6_15</a>                : 10;
<a name="l00559"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a633197a963e6843a68ec49edea696139">00559</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#a633197a963e6843a68ec49edea696139">rp0_jid</a>                      : 16;
<a name="l00560"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acaa4f7535840b88cf85d61bc2258c58e">00560</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acaa4f7535840b88cf85d61bc2258c58e">rp1_jid</a>                      : 16;
<a name="l00561"></a><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acf9f9cb2c9046d6e14de0687636ff894">00561</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html#acf9f9cb2c9046d6e14de0687636ff894">reserved_48_63</a>               : 16;
<a name="l00562"></a>00562 <span class="preprocessor">#endif</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__error__source0.html#ad755d5c33ad23f0b34bb1ff8ad4f5fe0">s</a>;
<a name="l00564"></a><a class="code" href="unioncvmx__tdecx__error__source0.html#ac7bf07d7fb8d170daa33e532f74ab037">00564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__source0_1_1cvmx__tdecx__error__source0__s.html">cvmx_tdecx_error_source0_s</a>     <a class="code" href="unioncvmx__tdecx__error__source0.html#ac7bf07d7fb8d170daa33e532f74ab037">cnf75xx</a>;
<a name="l00565"></a>00565 };
<a name="l00566"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a45217377b0109419f5edc98eaef7d3cb">00566</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__source0.html" title="cvmx_tdec::_error_source0">cvmx_tdecx_error_source0</a> <a class="code" href="unioncvmx__tdecx__error__source0.html" title="cvmx_tdec::_error_source0">cvmx_tdecx_error_source0_t</a>;
<a name="l00567"></a>00567 <span class="comment"></span>
<a name="l00568"></a>00568 <span class="comment">/**</span>
<a name="l00569"></a>00569 <span class="comment"> * cvmx_tdec#_error_source1</span>
<a name="l00570"></a>00570 <span class="comment"> *</span>
<a name="l00571"></a>00571 <span class="comment"> * This register reports the source of ECC errors.</span>
<a name="l00572"></a>00572 <span class="comment"> *</span>
<a name="l00573"></a>00573 <span class="comment"> */</span>
<a name="l00574"></a><a class="code" href="unioncvmx__tdecx__error__source1.html">00574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__source1.html" title="cvmx_tdec::_error_source1">cvmx_tdecx_error_source1</a> {
<a name="l00575"></a><a class="code" href="unioncvmx__tdecx__error__source1.html#a0a116dcaa724cb80652a22fa0ce50050">00575</a>     uint64_t <a class="code" href="unioncvmx__tdecx__error__source1.html#a0a116dcaa724cb80652a22fa0ce50050">u64</a>;
<a name="l00576"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html">00576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html">cvmx_tdecx_error_source1_s</a> {
<a name="l00577"></a>00577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ada1e7cd348eec1cd4b75f37d90e0b32c">reserved_7_63</a>                : 57;
<a name="l00579"></a>00579     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aae06dac2995acc962192b005bd31548f">jcfg2_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 double-bit error detected. */</span>
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ac3bd72a005412b5afb1e8421f2210eb1">jcfg1_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 double-bit error detected. */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aab54d4462fd71434f2664ce2b5ae3e7c">jcfg0_ded_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 double-bit error detected. */</span>
<a name="l00582"></a>00582     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a83b3e9e13d7dc6aaad9367c88983a83e">reserved_3_3</a>                 : 1;
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a4b67acd8580c4c7b02be39ba305ea24a">jcfg2_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 2 single-bit error corrected. */</span>
<a name="l00584"></a>00584     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a70aea641d3526b5fb2e8ac07ffb3e64c">jcfg1_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 1 single-bit error corrected. */</span>
<a name="l00585"></a>00585     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a6bf97c48ce957e7d93dc9114d4b0c2e1">jcfg0_sec_ecc</a>                : 1;  <span class="comment">/**&lt; Job configuration 0 single-bit error corrected. */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#else</span>
<a name="l00587"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a6bf97c48ce957e7d93dc9114d4b0c2e1">00587</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a6bf97c48ce957e7d93dc9114d4b0c2e1">jcfg0_sec_ecc</a>                : 1;
<a name="l00588"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a70aea641d3526b5fb2e8ac07ffb3e64c">00588</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a70aea641d3526b5fb2e8ac07ffb3e64c">jcfg1_sec_ecc</a>                : 1;
<a name="l00589"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a4b67acd8580c4c7b02be39ba305ea24a">00589</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a4b67acd8580c4c7b02be39ba305ea24a">jcfg2_sec_ecc</a>                : 1;
<a name="l00590"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a83b3e9e13d7dc6aaad9367c88983a83e">00590</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#a83b3e9e13d7dc6aaad9367c88983a83e">reserved_3_3</a>                 : 1;
<a name="l00591"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aab54d4462fd71434f2664ce2b5ae3e7c">00591</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aab54d4462fd71434f2664ce2b5ae3e7c">jcfg0_ded_ecc</a>                : 1;
<a name="l00592"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ac3bd72a005412b5afb1e8421f2210eb1">00592</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ac3bd72a005412b5afb1e8421f2210eb1">jcfg1_ded_ecc</a>                : 1;
<a name="l00593"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aae06dac2995acc962192b005bd31548f">00593</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#aae06dac2995acc962192b005bd31548f">jcfg2_ded_ecc</a>                : 1;
<a name="l00594"></a><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ada1e7cd348eec1cd4b75f37d90e0b32c">00594</a>     uint64_t <a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html#ada1e7cd348eec1cd4b75f37d90e0b32c">reserved_7_63</a>                : 57;
<a name="l00595"></a>00595 <span class="preprocessor">#endif</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__error__source1.html#a6a57793598be861dfee1dbf9a2815448">s</a>;
<a name="l00597"></a><a class="code" href="unioncvmx__tdecx__error__source1.html#a698ed12bfa069b243baa2fde6b5ca44f">00597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__error__source1_1_1cvmx__tdecx__error__source1__s.html">cvmx_tdecx_error_source1_s</a>     <a class="code" href="unioncvmx__tdecx__error__source1.html#a698ed12bfa069b243baa2fde6b5ca44f">cnf75xx</a>;
<a name="l00598"></a>00598 };
<a name="l00599"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a32cb44576a7d4a023d0b5867ef155997">00599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__error__source1.html" title="cvmx_tdec::_error_source1">cvmx_tdecx_error_source1</a> <a class="code" href="unioncvmx__tdecx__error__source1.html" title="cvmx_tdec::_error_source1">cvmx_tdecx_error_source1_t</a>;
<a name="l00600"></a>00600 <span class="comment"></span>
<a name="l00601"></a>00601 <span class="comment">/**</span>
<a name="l00602"></a>00602 <span class="comment"> * cvmx_tdec#_hab_jcfg0_ram#_data</span>
<a name="l00603"></a>00603 <span class="comment"> *</span>
<a name="l00604"></a>00604 <span class="comment"> * This register range stores the job configuration for slot 0.</span>
<a name="l00605"></a>00605 <span class="comment"> *</span>
<a name="l00606"></a>00606 <span class="comment"> */</span>
<a name="l00607"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html">00607</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html" title="cvmx_tdec::_hab_jcfg0_ram::_data">cvmx_tdecx_hab_jcfg0_ramx_data</a> {
<a name="l00608"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html#a2360ad24ad98dfe6d968f1b5dd44a631">00608</a>     uint64_t <a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html#a2360ad24ad98dfe6d968f1b5dd44a631">u64</a>;
<a name="l00609"></a><a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html">00609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html">cvmx_tdecx_hab_jcfg0_ramx_data_s</a> {
<a name="l00610"></a>00610 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html#ae063506632c3430caefda5b31082202e">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html#ae063506632c3430caefda5b31082202e">00613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html#ae063506632c3430caefda5b31082202e">entry</a>                        : 64;
<a name="l00614"></a>00614 <span class="preprocessor">#endif</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html#a3cbd2021b16a434ac54bba2bdb0325e9">s</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html#ad08fdd77f2ee3c4c7760b21917cfd165">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg0__ramx__data_1_1cvmx__tdecx__hab__jcfg0__ramx__data__s.html">cvmx_tdecx_hab_jcfg0_ramx_data_s</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html#ad08fdd77f2ee3c4c7760b21917cfd165">cnf75xx</a>;
<a name="l00617"></a>00617 };
<a name="l00618"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a018827f8e4c6780d58801cb528650b90">00618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html" title="cvmx_tdec::_hab_jcfg0_ram::_data">cvmx_tdecx_hab_jcfg0_ramx_data</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg0__ramx__data.html" title="cvmx_tdec::_hab_jcfg0_ram::_data">cvmx_tdecx_hab_jcfg0_ramx_data_t</a>;
<a name="l00619"></a>00619 <span class="comment"></span>
<a name="l00620"></a>00620 <span class="comment">/**</span>
<a name="l00621"></a>00621 <span class="comment"> * cvmx_tdec#_hab_jcfg1_ram#_data</span>
<a name="l00622"></a>00622 <span class="comment"> *</span>
<a name="l00623"></a>00623 <span class="comment"> * This register range stores the job configuration for slot 1.</span>
<a name="l00624"></a>00624 <span class="comment"> *</span>
<a name="l00625"></a>00625 <span class="comment"> */</span>
<a name="l00626"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html">00626</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html" title="cvmx_tdec::_hab_jcfg1_ram::_data">cvmx_tdecx_hab_jcfg1_ramx_data</a> {
<a name="l00627"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html#ade0d84c4372b1a5c2413929b9cfa043d">00627</a>     uint64_t <a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html#ade0d84c4372b1a5c2413929b9cfa043d">u64</a>;
<a name="l00628"></a><a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html">00628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html">cvmx_tdecx_hab_jcfg1_ramx_data_s</a> {
<a name="l00629"></a>00629 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html#a3cd0b6160f370714c3f23bbb52196170">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00631"></a>00631 <span class="preprocessor">#else</span>
<a name="l00632"></a><a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html#a3cd0b6160f370714c3f23bbb52196170">00632</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html#a3cd0b6160f370714c3f23bbb52196170">entry</a>                        : 64;
<a name="l00633"></a>00633 <span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html#a522d1ed9494aa1a39833d6e02ce8c2c7">s</a>;
<a name="l00635"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html#afd121450e5e6c692e13c44681354eb98">00635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg1__ramx__data_1_1cvmx__tdecx__hab__jcfg1__ramx__data__s.html">cvmx_tdecx_hab_jcfg1_ramx_data_s</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html#afd121450e5e6c692e13c44681354eb98">cnf75xx</a>;
<a name="l00636"></a>00636 };
<a name="l00637"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a28b69b1d63f02c0eb2dcc23d9e7fdfbe">00637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html" title="cvmx_tdec::_hab_jcfg1_ram::_data">cvmx_tdecx_hab_jcfg1_ramx_data</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg1__ramx__data.html" title="cvmx_tdec::_hab_jcfg1_ram::_data">cvmx_tdecx_hab_jcfg1_ramx_data_t</a>;
<a name="l00638"></a>00638 <span class="comment"></span>
<a name="l00639"></a>00639 <span class="comment">/**</span>
<a name="l00640"></a>00640 <span class="comment"> * cvmx_tdec#_hab_jcfg2_ram#_data</span>
<a name="l00641"></a>00641 <span class="comment"> *</span>
<a name="l00642"></a>00642 <span class="comment"> * This register range stores the job configuration for slot 2.</span>
<a name="l00643"></a>00643 <span class="comment"> *</span>
<a name="l00644"></a>00644 <span class="comment"> */</span>
<a name="l00645"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html">00645</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html" title="cvmx_tdec::_hab_jcfg2_ram::_data">cvmx_tdecx_hab_jcfg2_ramx_data</a> {
<a name="l00646"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html#a8cbdb1f93200227e1c04597914c2eedc">00646</a>     uint64_t <a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html#a8cbdb1f93200227e1c04597914c2eedc">u64</a>;
<a name="l00647"></a><a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html">00647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html">cvmx_tdecx_hab_jcfg2_ramx_data_s</a> {
<a name="l00648"></a>00648 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html#a922dc32043f4a9cd4792b75f7e542555">entry</a>                        : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00650"></a>00650 <span class="preprocessor">#else</span>
<a name="l00651"></a><a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html#a922dc32043f4a9cd4792b75f7e542555">00651</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html#a922dc32043f4a9cd4792b75f7e542555">entry</a>                        : 64;
<a name="l00652"></a>00652 <span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html#a3caa41ec1c1d356b0a15385f0972092c">s</a>;
<a name="l00654"></a><a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html#a394234249ea026cc6781d3aa7744f1d2">00654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__hab__jcfg2__ramx__data_1_1cvmx__tdecx__hab__jcfg2__ramx__data__s.html">cvmx_tdecx_hab_jcfg2_ramx_data_s</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html#a394234249ea026cc6781d3aa7744f1d2">cnf75xx</a>;
<a name="l00655"></a>00655 };
<a name="l00656"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ae8289b054014c1e58900aeccc3b35f1b">00656</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html" title="cvmx_tdec::_hab_jcfg2_ram::_data">cvmx_tdecx_hab_jcfg2_ramx_data</a> <a class="code" href="unioncvmx__tdecx__hab__jcfg2__ramx__data.html" title="cvmx_tdec::_hab_jcfg2_ram::_data">cvmx_tdecx_hab_jcfg2_ramx_data_t</a>;
<a name="l00657"></a>00657 <span class="comment"></span>
<a name="l00658"></a>00658 <span class="comment">/**</span>
<a name="l00659"></a>00659 <span class="comment"> * cvmx_tdec#_jcfg0_ecc_error</span>
<a name="l00660"></a>00660 <span class="comment"> *</span>
<a name="l00661"></a>00661 <span class="comment"> * This register contains ECC error information for jcfg0.</span>
<a name="l00662"></a>00662 <span class="comment"> *</span>
<a name="l00663"></a>00663 <span class="comment"> */</span>
<a name="l00664"></a><a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html">00664</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html" title="cvmx_tdec::_jcfg0_ecc_error">cvmx_tdecx_jcfg0_ecc_error</a> {
<a name="l00665"></a><a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html#aafb56788c8620d8a6d2719d5128926b8">00665</a>     uint64_t <a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html#aafb56788c8620d8a6d2719d5128926b8">u64</a>;
<a name="l00666"></a><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html">00666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html">cvmx_tdecx_jcfg0_ecc_error_s</a> {
<a name="l00667"></a>00667 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#a3d754042b121209b93b84e774c9e4139">reserved_40_63</a>               : 24;
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#aff92fc7e774684339e18577bac5fc79e">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#ae04e27e8798d25116ad81157cc39d89c">reserved_8_31</a>                : 24;
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#afcc0460f8e17f754cafe76405e213cd2">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#afcc0460f8e17f754cafe76405e213cd2">00673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#afcc0460f8e17f754cafe76405e213cd2">ecc</a>                          : 8;
<a name="l00674"></a><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#ae04e27e8798d25116ad81157cc39d89c">00674</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#ae04e27e8798d25116ad81157cc39d89c">reserved_8_31</a>                : 24;
<a name="l00675"></a><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#aff92fc7e774684339e18577bac5fc79e">00675</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#aff92fc7e774684339e18577bac5fc79e">synd</a>                         : 8;
<a name="l00676"></a><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#a3d754042b121209b93b84e774c9e4139">00676</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html#a3d754042b121209b93b84e774c9e4139">reserved_40_63</a>               : 24;
<a name="l00677"></a>00677 <span class="preprocessor">#endif</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html#a43313d263fd3106b93d30a37a9dde07c">s</a>;
<a name="l00679"></a><a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html#adab26fec3190145a4876e231870b5ae5">00679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg0__ecc__error_1_1cvmx__tdecx__jcfg0__ecc__error__s.html">cvmx_tdecx_jcfg0_ecc_error_s</a>   <a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html#adab26fec3190145a4876e231870b5ae5">cnf75xx</a>;
<a name="l00680"></a>00680 };
<a name="l00681"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a3d88f3864c1bc48e9db2ce4a895439b5">00681</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html" title="cvmx_tdec::_jcfg0_ecc_error">cvmx_tdecx_jcfg0_ecc_error</a> <a class="code" href="unioncvmx__tdecx__jcfg0__ecc__error.html" title="cvmx_tdec::_jcfg0_ecc_error">cvmx_tdecx_jcfg0_ecc_error_t</a>;
<a name="l00682"></a>00682 <span class="comment"></span>
<a name="l00683"></a>00683 <span class="comment">/**</span>
<a name="l00684"></a>00684 <span class="comment"> * cvmx_tdec#_jcfg1_ecc_error</span>
<a name="l00685"></a>00685 <span class="comment"> *</span>
<a name="l00686"></a>00686 <span class="comment"> * This register contains ECC error information for jcfg1.</span>
<a name="l00687"></a>00687 <span class="comment"> *</span>
<a name="l00688"></a>00688 <span class="comment"> */</span>
<a name="l00689"></a><a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html">00689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html" title="cvmx_tdec::_jcfg1_ecc_error">cvmx_tdecx_jcfg1_ecc_error</a> {
<a name="l00690"></a><a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html#ab8f8765d5f1220caa711f53ed99d7523">00690</a>     uint64_t <a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html#ab8f8765d5f1220caa711f53ed99d7523">u64</a>;
<a name="l00691"></a><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html">00691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html">cvmx_tdecx_jcfg1_ecc_error_s</a> {
<a name="l00692"></a>00692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a65c998c631badee8d8a019d2597a88b4">reserved_40_63</a>               : 24;
<a name="l00694"></a>00694     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ab018a47a43e07cf524dee36f67d52b8c">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ac2d7ae1cf2a435743664870228097b33">reserved_8_31</a>                : 24;
<a name="l00696"></a>00696     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a755c0a11b59e63e5215a7060ea7c5040">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#else</span>
<a name="l00698"></a><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a755c0a11b59e63e5215a7060ea7c5040">00698</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a755c0a11b59e63e5215a7060ea7c5040">ecc</a>                          : 8;
<a name="l00699"></a><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ac2d7ae1cf2a435743664870228097b33">00699</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ac2d7ae1cf2a435743664870228097b33">reserved_8_31</a>                : 24;
<a name="l00700"></a><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ab018a47a43e07cf524dee36f67d52b8c">00700</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#ab018a47a43e07cf524dee36f67d52b8c">synd</a>                         : 8;
<a name="l00701"></a><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a65c998c631badee8d8a019d2597a88b4">00701</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html#a65c998c631badee8d8a019d2597a88b4">reserved_40_63</a>               : 24;
<a name="l00702"></a>00702 <span class="preprocessor">#endif</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html#af0c38433528ba03906435def01d5856c">s</a>;
<a name="l00704"></a><a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html#a527bea60856a49fbcce75b7bb79aea4a">00704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg1__ecc__error_1_1cvmx__tdecx__jcfg1__ecc__error__s.html">cvmx_tdecx_jcfg1_ecc_error_s</a>   <a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html#a527bea60856a49fbcce75b7bb79aea4a">cnf75xx</a>;
<a name="l00705"></a>00705 };
<a name="l00706"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ac86467a3c441973fd84e761d97b2c64a">00706</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html" title="cvmx_tdec::_jcfg1_ecc_error">cvmx_tdecx_jcfg1_ecc_error</a> <a class="code" href="unioncvmx__tdecx__jcfg1__ecc__error.html" title="cvmx_tdec::_jcfg1_ecc_error">cvmx_tdecx_jcfg1_ecc_error_t</a>;
<a name="l00707"></a>00707 <span class="comment"></span>
<a name="l00708"></a>00708 <span class="comment">/**</span>
<a name="l00709"></a>00709 <span class="comment"> * cvmx_tdec#_jcfg2_ecc_error</span>
<a name="l00710"></a>00710 <span class="comment"> *</span>
<a name="l00711"></a>00711 <span class="comment"> * This register contains ECC error information for jcfg2.</span>
<a name="l00712"></a>00712 <span class="comment"> *</span>
<a name="l00713"></a>00713 <span class="comment"> */</span>
<a name="l00714"></a><a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html">00714</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html" title="cvmx_tdec::_jcfg2_ecc_error">cvmx_tdecx_jcfg2_ecc_error</a> {
<a name="l00715"></a><a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html#a035c7a869361fe00249a17ccc20f45f4">00715</a>     uint64_t <a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html#a035c7a869361fe00249a17ccc20f45f4">u64</a>;
<a name="l00716"></a><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html">00716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html">cvmx_tdecx_jcfg2_ecc_error_s</a> {
<a name="l00717"></a>00717 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#ac66d9c2d311d7144fc4f3e34fb9b83ad">reserved_40_63</a>               : 24;
<a name="l00719"></a>00719     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a3a73ab0b9744977fd8b882b7b8ec111f">synd</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#af6304a15c2d3783c238279773af0930f">reserved_8_31</a>                : 24;
<a name="l00721"></a>00721     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a6ff86428c43cf060393db682b8650412">ecc</a>                          : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l00722"></a>00722 <span class="preprocessor">#else</span>
<a name="l00723"></a><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a6ff86428c43cf060393db682b8650412">00723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a6ff86428c43cf060393db682b8650412">ecc</a>                          : 8;
<a name="l00724"></a><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#af6304a15c2d3783c238279773af0930f">00724</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#af6304a15c2d3783c238279773af0930f">reserved_8_31</a>                : 24;
<a name="l00725"></a><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a3a73ab0b9744977fd8b882b7b8ec111f">00725</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#a3a73ab0b9744977fd8b882b7b8ec111f">synd</a>                         : 8;
<a name="l00726"></a><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#ac66d9c2d311d7144fc4f3e34fb9b83ad">00726</a>     uint64_t <a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html#ac66d9c2d311d7144fc4f3e34fb9b83ad">reserved_40_63</a>               : 24;
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html#a2420591809ddca1828fa5c02e4a5ed09">s</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html#a4ee7b3fd2fb0a3e151f9d08218167a33">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__jcfg2__ecc__error_1_1cvmx__tdecx__jcfg2__ecc__error__s.html">cvmx_tdecx_jcfg2_ecc_error_s</a>   <a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html#a4ee7b3fd2fb0a3e151f9d08218167a33">cnf75xx</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a2fdffea96a7a7aa9e323b77b4ce491a2">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html" title="cvmx_tdec::_jcfg2_ecc_error">cvmx_tdecx_jcfg2_ecc_error</a> <a class="code" href="unioncvmx__tdecx__jcfg2__ecc__error.html" title="cvmx_tdec::_jcfg2_ecc_error">cvmx_tdecx_jcfg2_ecc_error_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_tdec#_scratch</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> * Scratch register.</span>
<a name="l00737"></a>00737 <span class="comment"> *</span>
<a name="l00738"></a>00738 <span class="comment"> */</span>
<a name="l00739"></a><a class="code" href="unioncvmx__tdecx__scratch.html">00739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__scratch.html" title="cvmx_tdec::_scratch">cvmx_tdecx_scratch</a> {
<a name="l00740"></a><a class="code" href="unioncvmx__tdecx__scratch.html#a68a2b94449e61ed9508c8aae3acabdd2">00740</a>     uint64_t <a class="code" href="unioncvmx__tdecx__scratch.html#a68a2b94449e61ed9508c8aae3acabdd2">u64</a>;
<a name="l00741"></a><a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html">cvmx_tdecx_scratch_s</a> {
<a name="l00742"></a>00742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html#a163c0a621ccc0d8b6a8b89f21c6d377a">data</a>                         : 64; <span class="comment">/**&lt; Scratch data. */</span>
<a name="l00744"></a>00744 <span class="preprocessor">#else</span>
<a name="l00745"></a><a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html#a163c0a621ccc0d8b6a8b89f21c6d377a">00745</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html#a163c0a621ccc0d8b6a8b89f21c6d377a">data</a>                         : 64;
<a name="l00746"></a>00746 <span class="preprocessor">#endif</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__scratch.html#a51a7912689b1394d758ada16411b6a61">s</a>;
<a name="l00748"></a><a class="code" href="unioncvmx__tdecx__scratch.html#a2c36bb4c2acb8b0d06add3b16d8ca90d">00748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__scratch_1_1cvmx__tdecx__scratch__s.html">cvmx_tdecx_scratch_s</a>           <a class="code" href="unioncvmx__tdecx__scratch.html#a2c36bb4c2acb8b0d06add3b16d8ca90d">cnf75xx</a>;
<a name="l00749"></a>00749 };
<a name="l00750"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ab76b48f4074011dc2f9be8af90c3a5db">00750</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__scratch.html" title="cvmx_tdec::_scratch">cvmx_tdecx_scratch</a> <a class="code" href="unioncvmx__tdecx__scratch.html" title="cvmx_tdec::_scratch">cvmx_tdecx_scratch_t</a>;
<a name="l00751"></a>00751 <span class="comment"></span>
<a name="l00752"></a>00752 <span class="comment">/**</span>
<a name="l00753"></a>00753 <span class="comment"> * cvmx_tdec#_status</span>
<a name="l00754"></a>00754 <span class="comment"> */</span>
<a name="l00755"></a><a class="code" href="unioncvmx__tdecx__status.html">00755</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__status.html" title="cvmx_tdec::_status">cvmx_tdecx_status</a> {
<a name="l00756"></a><a class="code" href="unioncvmx__tdecx__status.html#adad2dadefbd8c5a9a730e3d2783d2a2d">00756</a>     uint64_t <a class="code" href="unioncvmx__tdecx__status.html#adad2dadefbd8c5a9a730e3d2783d2a2d">u64</a>;
<a name="l00757"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html">00757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html">cvmx_tdecx_status_s</a> {
<a name="l00758"></a>00758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa93d533ffdaaf0d37f73cb869fd46947">reserved_5_63</a>                : 59;
<a name="l00760"></a>00760     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa7a82aa181c477b25cbedd5cd91c30db">ready</a>                        : 1;  <span class="comment">/**&lt; When set, the TDEC HAB is ready to receive the next job. */</span>
<a name="l00761"></a>00761     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#abdb1ea51295edf90448ca6fe351ce8c0">reserved_3_3</a>                 : 1;
<a name="l00762"></a>00762     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a6080bb29d47576823e2de4543f9c7026">cfg2_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 2 is busy processing a job. */</span>
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#afb5f1267181c17642570797b139c55e2">cfg1_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 2 is busy processing a job. */</span>
<a name="l00764"></a>00764     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a2bab08cde022aabae19e0991db4f8fd0">cfg0_busy</a>                    : 1;  <span class="comment">/**&lt; When set, slot 2 is busy processing a job. */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#else</span>
<a name="l00766"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a2bab08cde022aabae19e0991db4f8fd0">00766</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a2bab08cde022aabae19e0991db4f8fd0">cfg0_busy</a>                    : 1;
<a name="l00767"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#afb5f1267181c17642570797b139c55e2">00767</a>     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#afb5f1267181c17642570797b139c55e2">cfg1_busy</a>                    : 1;
<a name="l00768"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a6080bb29d47576823e2de4543f9c7026">00768</a>     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#a6080bb29d47576823e2de4543f9c7026">cfg2_busy</a>                    : 1;
<a name="l00769"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#abdb1ea51295edf90448ca6fe351ce8c0">00769</a>     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#abdb1ea51295edf90448ca6fe351ce8c0">reserved_3_3</a>                 : 1;
<a name="l00770"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa7a82aa181c477b25cbedd5cd91c30db">00770</a>     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa7a82aa181c477b25cbedd5cd91c30db">ready</a>                        : 1;
<a name="l00771"></a><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa93d533ffdaaf0d37f73cb869fd46947">00771</a>     uint64_t <a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html#aa93d533ffdaaf0d37f73cb869fd46947">reserved_5_63</a>                : 59;
<a name="l00772"></a>00772 <span class="preprocessor">#endif</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__status.html#aa5669fe9554aba07f04e659be93c1d46">s</a>;
<a name="l00774"></a><a class="code" href="unioncvmx__tdecx__status.html#ad7fba43d8859477a500a02738df5a6de">00774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__status_1_1cvmx__tdecx__status__s.html">cvmx_tdecx_status_s</a>            <a class="code" href="unioncvmx__tdecx__status.html#ad7fba43d8859477a500a02738df5a6de">cnf75xx</a>;
<a name="l00775"></a>00775 };
<a name="l00776"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a9e5c165ae9b1f04af3bb870a3c375500">00776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__status.html" title="cvmx_tdec::_status">cvmx_tdecx_status</a> <a class="code" href="unioncvmx__tdecx__status.html" title="cvmx_tdec::_status">cvmx_tdecx_status_t</a>;
<a name="l00777"></a>00777 <span class="comment"></span>
<a name="l00778"></a>00778 <span class="comment">/**</span>
<a name="l00779"></a>00779 <span class="comment"> * cvmx_tdec#_tc_config_err_flags_reg</span>
<a name="l00780"></a>00780 <span class="comment"> *</span>
<a name="l00781"></a>00781 <span class="comment"> * This register reports task configuration errors that occur when a</span>
<a name="l00782"></a>00782 <span class="comment"> * specified parameter value is outside the acceptable range.  Different</span>
<a name="l00783"></a>00783 <span class="comment"> * bit-mappings are used depending on whether the PHY_MODE is LTE or 3G, and</span>
<a name="l00784"></a>00784 <span class="comment"> * whether the TASK_TYPE is E-DCH or DCH.</span>
<a name="l00785"></a>00785 <span class="comment"> */</span>
<a name="l00786"></a><a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html">00786</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html" title="cvmx_tdec::_tc_config_err_flags_reg">cvmx_tdecx_tc_config_err_flags_reg</a> {
<a name="l00787"></a><a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html#a159fa6b8e40c32dae8279368b7c6beda">00787</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html#a159fa6b8e40c32dae8279368b7c6beda">u64</a>;
<a name="l00788"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html">00788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html">cvmx_tdecx_tc_config_err_flags_reg_s</a> {
<a name="l00789"></a>00789 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a5cfc12986492be065bc5877fa0597e3e">reserved_59_63</a>               : 5;
<a name="l00791"></a>00791     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7ac184c8ebfc096dcb8f3331c3cd276a">error58</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid CP_MODE.</span>
<a name="l00792"></a>00792 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00793"></a>00793 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00794"></a>00794     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a115230787fff119b3269b65d41c08473">error57</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid NUM_SYM, valid values are [9, 10, 11, 12].</span>
<a name="l00795"></a>00795 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00796"></a>00796 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a58916636cd2c8ef6882e5a636be964ec">error56</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid R_PRIME_MUX.</span>
<a name="l00798"></a>00798 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ce3865d8d0fef232a0f9540b36d0bcf">error55</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid Q_PRIME_ACK, valid values are [0,5184].</span>
<a name="l00801"></a>00801 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00802"></a>00802 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac5b80dcad6313883c61729292d92e6a6">error54</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid Q_PRIME_RI, valid values are [0,5184].</span>
<a name="l00804"></a>00804 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00805"></a>00805 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae87a3af502ed31e6911811996e87bd12">error53</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid Q_PRIME_CQI, valid values are [0,15552].</span>
<a name="l00807"></a>00807 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00808"></a>00808 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00809"></a>00809     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4328907565bbd29f75641c6e9c2eed4f">error52</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00810"></a>00810     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f26d21fd60269281ecfb30d91ac777b">error51</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_SCRAM.</span>
<a name="l00811"></a>00811 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00812"></a>00812 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00813"></a>00813     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0c349e13e182bd27f882f9fa3fe01328">error50</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid REENC_BYTE_ORDER, valid values are [0,1,2].</span>
<a name="l00814"></a>00814 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00815"></a>00815 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00816"></a>00816     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac37a22f598ac8bf48c65a3b951bdc819">error49</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid REENC_BIT_ORDER.</span>
<a name="l00817"></a>00817 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00818"></a>00818 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00819"></a>00819     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a085afc2b902f0266fa4e8d12c44e8a33">error48</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid SYMB_BYTE_ALIGN.</span>
<a name="l00820"></a>00820 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00821"></a>00821 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00822"></a>00822     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2ca4be4a05edaca9585541e87323b62">error47</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_CH_INT.</span>
<a name="l00823"></a>00823 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00824"></a>00824 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00825"></a>00825     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa9941ab4d006acde1b1f3ec7548aec44">error46</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_RM.</span>
<a name="l00826"></a>00826 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00827"></a>00827 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e6b4d411109fe63d504ef3cdd0b51eb">error45</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid REENC_ENA.</span>
<a name="l00829"></a>00829 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00830"></a>00830 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac8464ef60082aae0505ea92a046f8b64">error44</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid SO_SEL.</span>
<a name="l00832"></a>00832 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00833"></a>00833 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a77d0d0caaf77e5c684211d71ad70595f">error43</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HALF_IT_SO, valid range is [1,32].</span>
<a name="l00835"></a>00835 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00836"></a>00836 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2d335a5f538b627c5ace002269b2007">error42</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_BS_SO.</span>
<a name="l00838"></a>00838 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00839"></a>00839 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00840"></a>00840     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a50e3c2f90ff9e50b2b16c9210c0c279f">error41</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid SO_ENA.</span>
<a name="l00841"></a>00841 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00842"></a>00842 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00843"></a>00843     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2ed52617878d5cc645501e6dd861f591">error40</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid CB_CRC, valid values are [0,1,2].</span>
<a name="l00844"></a>00844 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00845"></a>00845 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00846"></a>00846     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a18554d6d472c5c687b83066fd5520483">error39</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HD_BYTE_ORDER, valid values are [0,1,2].</span>
<a name="l00847"></a>00847 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00848"></a>00848 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00849"></a>00849     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae9b09add94698d7ab18dee1e47b1d1d8">error38</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HD_BIT_ORDER.</span>
<a name="l00850"></a>00850 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00851"></a>00851 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a9346b7f4ab6a50a7f25875aeddaff743">error37</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HD_OUT_ENA.</span>
<a name="l00853"></a>00853 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00854"></a>00854 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00855"></a>00855     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae4dfa9e8966ab3a64202c07cacee515e">error36</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid ALGO, valid values are [0,1,3].</span>
<a name="l00856"></a>00856 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00857"></a>00857 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0d2eb44cc80b6e1ed1870adc552f431f">error35</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid SW_SPEED, valid values are [0,2,4].</span>
<a name="l00859"></a>00859 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00860"></a>00860 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00861"></a>00861     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a30328e1c57c4cd5c54be55bd0636147a">error34</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid TBL_SEL, valid values are [0,1,2].</span>
<a name="l00862"></a>00862 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00863"></a>00863 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00864"></a>00864     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae2cea447a0ebc281df555fe3870f5252">error33</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid THRESH.</span>
<a name="l00865"></a>00865 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00866"></a>00866 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00867"></a>00867     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a11425610701723087ef772f717e7a46a">error32</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid DYN_STOP, valid values are [0,1,2].</span>
<a name="l00868"></a>00868 <span class="comment">                                                         _ DCH mode: invalid ALGO, valid values are [0,1,3].</span>
<a name="l00869"></a>00869 <span class="comment">                                                         _ EDCH mode: invalid BYPS_CRC. */</span>
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac3804b8c7fa2d7a14376d054e53b59f7">error31</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HALF_IT, valid range is [1,32].</span>
<a name="l00871"></a>00871 <span class="comment">                                                         _ DCH mode: invalid SW_SPEED, valid values are [0,2,4].</span>
<a name="l00872"></a>00872 <span class="comment">                                                         _ EDCH mode: invalid ALGO, valid values are [0,1,3]. */</span>
<a name="l00873"></a>00873     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a78c47ceadb534e222da4082ffddef74c">error30</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HARQ_RND, valid range is [0,11].</span>
<a name="l00874"></a>00874 <span class="comment">                                                         _ DCH mode: invalid TBL_SEL, valid values are [0,1,2].</span>
<a name="l00875"></a>00875 <span class="comment">                                                         _ EDCH mode: invalid SW_SPEED, valid values are [0,2,4]. */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a3f174d4d71c8284cc2871ff3311377da">error29</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid DEC_RND, valid range is [0,2].</span>
<a name="l00877"></a>00877 <span class="comment">                                                         _ DCH mode: invalid THRESH.</span>
<a name="l00878"></a>00878 <span class="comment">                                                         _ EDCH mode: invalid TBL_SEL, valid values are [0,1,2]. */</span>
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae1173335106a98f3af63af9041fc0e97">error28</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid GAIN_H.</span>
<a name="l00880"></a>00880 <span class="comment">                                                         _ DCH mode: invalid DYN_STOP, valid values are [0,1,2].</span>
<a name="l00881"></a>00881 <span class="comment">                                                         _ EDCH mode: invalid THRESH. */</span>
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f98ed85f1ce5936a72ba925311e85e5">error27</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid GAIN_I.</span>
<a name="l00883"></a>00883 <span class="comment">                                                         _ DCH mode: invalid HALF_IT, valid range is [1,32].</span>
<a name="l00884"></a>00884 <span class="comment">                                                         _ EDCH mode: invalid DYN_STOP, valid values are [0,1,2]. */</span>
<a name="l00885"></a>00885     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2dc2a8873c9f5aebe862ef31d2f229bf">error26</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_LLR_NEGATE.</span>
<a name="l00886"></a>00886 <span class="comment">                                                         _ DCH mode: invalid BYPS_CRC.</span>
<a name="l00887"></a>00887 <span class="comment">                                                         _ EDCH mode: invalid HALF_IT, valid range is [1:32]. */</span>
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2702e9a738d32d73f45e2003f70cda8b">error25</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid K0_P, valid range is [0:3K+12-2F-1].</span>
<a name="l00889"></a>00889 <span class="comment">                                                         _ DCH mode: invalid BYPS_LLR_NEGATE.</span>
<a name="l00890"></a>00890 <span class="comment">                                                         _ EDCH mode: invalid HARQ_RND, valid range is [0,11]. */</span>
<a name="l00891"></a>00891     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a8c4150273af76744864908a521772f5e">error24</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HC_OUT_ENA.</span>
<a name="l00892"></a>00892 <span class="comment">                                                         _ DCH mode: invalid BYPS_TB_PROC.</span>
<a name="l00893"></a>00893 <span class="comment">                                                         _ EDCH mode: invalid DEC_RND, valid range is [0,2]. */</span>
<a name="l00894"></a>00894     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7e8ff138da1554ba2c3579afc2c0be00">error23</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_HC_COMP.</span>
<a name="l00895"></a>00895 <span class="comment">                                                         _ DCH mode: invalid CRC_SIZE, valid range is [0,4].</span>
<a name="l00896"></a>00896 <span class="comment">                                                         _ EDCH mode: invalid GAIN_H. */</span>
<a name="l00897"></a>00897     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a15a7b6721a4bc1e3a469a9afee7979e2">error22</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid HC_IN_ENA.</span>
<a name="l00898"></a>00898 <span class="comment">                                                         _ DCH mode: invalid FILLER, valid range is [0,40].</span>
<a name="l00899"></a>00899 <span class="comment">                                                         _ EDCH mode: invalid GAIN_I. */</span>
<a name="l00900"></a>00900     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2f7d2114d497ded2921f893948b4ef7a">error21</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid FILLER, valid range is [0,63].</span>
<a name="l00901"></a>00901 <span class="comment">                                                         _ DCH mode: invalid TR_BLK_LEN, valid range is [1,5000].</span>
<a name="l00902"></a>00902 <span class="comment">                                                         _ EDCH mode: invalid HC_OUT_ENA. */</span>
<a name="l00903"></a>00903     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a627ac3fca219d4fadbc3e65ba56a30c8">error20</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_BIT_SEL.</span>
<a name="l00904"></a>00904 <span class="comment">                                                         _ DCH mode: invalid CD_BLK_LEN, valid range is [40,5114].</span>
<a name="l00905"></a>00905 <span class="comment">                                                         _ EDCH mode: invalid HC_IN_ENA. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1f4af6925601055a43bd60540f92a9c9">error19</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_TB_PROC.</span>
<a name="l00907"></a>00907 <span class="comment">                                                         _ DCH mode: invalid NUM_CB, valid range is [1,3].</span>
<a name="l00908"></a>00908 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aeb1468752b1993b9b5218c49bfffbfbd">error18</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid LAYERS, valid values are [1,2].</span>
<a name="l00910"></a>00910 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adce10b7ae59e02b92c30e3d0d5999b80">error17</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_DEC.</span>
<a name="l00913"></a>00913 <span class="comment">                                                         _ DCH mode: invalid FEC_MODE, must be 0.</span>
<a name="l00914"></a>00914 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ddb50a728977228de39bbf942d44b12">error16</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid MOD_ORDER, valid values are [2,4,6].</span>
<a name="l00916"></a>00916 <span class="comment">                                                         _ DCH mode: invalid NUM_TR_BLK, valid range is [1,32].</span>
<a name="l00917"></a>00917 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e36438469565e7a1e2e0c6a14f698ec">error15</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_LAYER_DEMAP.</span>
<a name="l00919"></a>00919 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00920"></a>00920 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00921"></a>00921     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa51fb02d80f21d1adfc4e65505a3a863">error14</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aaedf4cd1f73188c1ad03cd8a204211e1">error13</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid BYPS_CRC_MSK.</span>
<a name="l00923"></a>00923 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00924"></a>00924 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00925"></a>00925     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae8bf17e4cdd652cf10aa402482ef05f5">error12</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid RV_IDX, valid range is [0,3].</span>
<a name="l00926"></a>00926 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00927"></a>00927 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00928"></a>00928     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2dfa4aa16d67a66711670f588855e24">error11</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid GAMMA, valid range is [0:NUM_CB-1].</span>
<a name="l00929"></a>00929 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00930"></a>00930 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00931"></a>00931     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6b9be9b5948db35dfc8f96baaceba0ae">error10</a>                      : 1;  <span class="comment">/**&lt; _ LTE mode: invalid FIRST_CB_RM, valid range is [2:2^20-1].</span>
<a name="l00932"></a>00932 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00933"></a>00933 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1af3753c04c40a37a043d633cfe9d8bc">error9</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid FIRST_CB_SIZE, valid range is [40,6144].</span>
<a name="l00935"></a>00935 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00936"></a>00936 <span class="comment">                                                         _ EDCH mode: invalid PUNCT_REP. */</span>
<a name="l00937"></a>00937     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a430d6664d242ec38fd4e909cb1cc2db8">error8</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid TX_BITS, valid range is [1:2^20-1].</span>
<a name="l00938"></a>00938 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00939"></a>00939 <span class="comment">                                                         _ EDCH mode: invalid FILLER, valid range is [0,40]. */</span>
<a name="l00940"></a>00940     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ad677518398026f32a8f60ee88693bdf0">error7</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid PAYLOAD, valid range is [1,777216].</span>
<a name="l00941"></a>00941 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00942"></a>00942 <span class="comment">                                                         _ EDCH mode: invalid CD_BLK_LEN, valid range is [40,5114]. */</span>
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1b9e9642a3f24e351a7b40f328e6c99a">error6</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid NUM_CB, valid range is [1,127].</span>
<a name="l00944"></a>00944 <span class="comment">                                                         _ DCH mode: invalid CONV_LLR, valid range is [0,4].</span>
<a name="l00945"></a>00945 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a12e3b5acb44e0e8974307fe53f5011ce">error5</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: Reserved.</span>
<a name="l00947"></a>00947 <span class="comment">                                                         _ DCH mode: invalid PUNCT_REP.</span>
<a name="l00948"></a>00948 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6af305067db43d15244f8fd3122ff3bf">error4</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid combination of BYPS_DEC, HD_OUT_ENA, REENC_ENA,</span>
<a name="l00950"></a>00950 <span class="comment">                                                         and SO_ENA (decoded and re-encoded outputs not available when</span>
<a name="l00951"></a>00951 <span class="comment">                                                         BYPS_DEC=1).</span>
<a name="l00952"></a>00952 <span class="comment">                                                         _ DCH mode: invalid TTI, valid range is [0,3].</span>
<a name="l00953"></a>00953 <span class="comment">                                                         _ EDCH mode: invalid BYPS_LLR_NEGATE. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4565453d2426d37094f827c237c6c3ae">error3</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid combination of BYPS_RM=1 and BYPS_CH_INT=0.</span>
<a name="l00955"></a>00955 <span class="comment">                                                         _ DCH mode: invalid HD_BYTE_ORDER, valid range is [0,1,2].</span>
<a name="l00956"></a>00956 <span class="comment">                                                         _ EDCH mode: invalid HD_BYTE_ORDER, valid range is [0,1,2]. */</span>
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a263059adaf1727ca9b5b85eebcb9f2b3">error2</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid combination of HC_OUT_ENA=0 and BYPS_DEC=1.</span>
<a name="l00958"></a>00958 <span class="comment">                                                         _ DCH mode: invalid HD_BIT_ORDER.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         _ EDCH mode: invalid HD_BIT_ORDER. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adc428578b2f91d4346bbf1fee7209ffb">error1</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: invalid combination of HD_OUT_ENA, SO_ENA, HC_OUT_ENA,</span>
<a name="l00961"></a>00961 <span class="comment">                                                         REENC_ENA, at least one output must be selected.</span>
<a name="l00962"></a>00962 <span class="comment">                                                         _ DCH mode: Reserved.</span>
<a name="l00963"></a>00963 <span class="comment">                                                         _ EDCH mode: Reserved. */</span>
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#af5a1aa06443b1d858ca3633caf41c984">error0</a>                       : 1;  <span class="comment">/**&lt; _ LTE mode: Reserved.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         _ DCH mode: invalid PHY_MODE.</span>
<a name="l00966"></a>00966 <span class="comment">                                                         _ EDCH mode: invalid PHY_MODE. */</span>
<a name="l00967"></a>00967 <span class="preprocessor">#else</span>
<a name="l00968"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#af5a1aa06443b1d858ca3633caf41c984">00968</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#af5a1aa06443b1d858ca3633caf41c984">error0</a>                       : 1;
<a name="l00969"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adc428578b2f91d4346bbf1fee7209ffb">00969</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adc428578b2f91d4346bbf1fee7209ffb">error1</a>                       : 1;
<a name="l00970"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a263059adaf1727ca9b5b85eebcb9f2b3">00970</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a263059adaf1727ca9b5b85eebcb9f2b3">error2</a>                       : 1;
<a name="l00971"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4565453d2426d37094f827c237c6c3ae">00971</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4565453d2426d37094f827c237c6c3ae">error3</a>                       : 1;
<a name="l00972"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6af305067db43d15244f8fd3122ff3bf">00972</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6af305067db43d15244f8fd3122ff3bf">error4</a>                       : 1;
<a name="l00973"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a12e3b5acb44e0e8974307fe53f5011ce">00973</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a12e3b5acb44e0e8974307fe53f5011ce">error5</a>                       : 1;
<a name="l00974"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1b9e9642a3f24e351a7b40f328e6c99a">00974</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1b9e9642a3f24e351a7b40f328e6c99a">error6</a>                       : 1;
<a name="l00975"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ad677518398026f32a8f60ee88693bdf0">00975</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ad677518398026f32a8f60ee88693bdf0">error7</a>                       : 1;
<a name="l00976"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a430d6664d242ec38fd4e909cb1cc2db8">00976</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a430d6664d242ec38fd4e909cb1cc2db8">error8</a>                       : 1;
<a name="l00977"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1af3753c04c40a37a043d633cfe9d8bc">00977</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1af3753c04c40a37a043d633cfe9d8bc">error9</a>                       : 1;
<a name="l00978"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6b9be9b5948db35dfc8f96baaceba0ae">00978</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6b9be9b5948db35dfc8f96baaceba0ae">error10</a>                      : 1;
<a name="l00979"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2dfa4aa16d67a66711670f588855e24">00979</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2dfa4aa16d67a66711670f588855e24">error11</a>                      : 1;
<a name="l00980"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae8bf17e4cdd652cf10aa402482ef05f5">00980</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae8bf17e4cdd652cf10aa402482ef05f5">error12</a>                      : 1;
<a name="l00981"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aaedf4cd1f73188c1ad03cd8a204211e1">00981</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aaedf4cd1f73188c1ad03cd8a204211e1">error13</a>                      : 1;
<a name="l00982"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa51fb02d80f21d1adfc4e65505a3a863">00982</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa51fb02d80f21d1adfc4e65505a3a863">error14</a>                      : 1;
<a name="l00983"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e36438469565e7a1e2e0c6a14f698ec">00983</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e36438469565e7a1e2e0c6a14f698ec">error15</a>                      : 1;
<a name="l00984"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ddb50a728977228de39bbf942d44b12">00984</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ddb50a728977228de39bbf942d44b12">error16</a>                      : 1;
<a name="l00985"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adce10b7ae59e02b92c30e3d0d5999b80">00985</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#adce10b7ae59e02b92c30e3d0d5999b80">error17</a>                      : 1;
<a name="l00986"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aeb1468752b1993b9b5218c49bfffbfbd">00986</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aeb1468752b1993b9b5218c49bfffbfbd">error18</a>                      : 1;
<a name="l00987"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1f4af6925601055a43bd60540f92a9c9">00987</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a1f4af6925601055a43bd60540f92a9c9">error19</a>                      : 1;
<a name="l00988"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a627ac3fca219d4fadbc3e65ba56a30c8">00988</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a627ac3fca219d4fadbc3e65ba56a30c8">error20</a>                      : 1;
<a name="l00989"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2f7d2114d497ded2921f893948b4ef7a">00989</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2f7d2114d497ded2921f893948b4ef7a">error21</a>                      : 1;
<a name="l00990"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a15a7b6721a4bc1e3a469a9afee7979e2">00990</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a15a7b6721a4bc1e3a469a9afee7979e2">error22</a>                      : 1;
<a name="l00991"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7e8ff138da1554ba2c3579afc2c0be00">00991</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7e8ff138da1554ba2c3579afc2c0be00">error23</a>                      : 1;
<a name="l00992"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a8c4150273af76744864908a521772f5e">00992</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a8c4150273af76744864908a521772f5e">error24</a>                      : 1;
<a name="l00993"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2702e9a738d32d73f45e2003f70cda8b">00993</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2702e9a738d32d73f45e2003f70cda8b">error25</a>                      : 1;
<a name="l00994"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2dc2a8873c9f5aebe862ef31d2f229bf">00994</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2dc2a8873c9f5aebe862ef31d2f229bf">error26</a>                      : 1;
<a name="l00995"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f98ed85f1ce5936a72ba925311e85e5">00995</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f98ed85f1ce5936a72ba925311e85e5">error27</a>                      : 1;
<a name="l00996"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae1173335106a98f3af63af9041fc0e97">00996</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae1173335106a98f3af63af9041fc0e97">error28</a>                      : 1;
<a name="l00997"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a3f174d4d71c8284cc2871ff3311377da">00997</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a3f174d4d71c8284cc2871ff3311377da">error29</a>                      : 1;
<a name="l00998"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a78c47ceadb534e222da4082ffddef74c">00998</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a78c47ceadb534e222da4082ffddef74c">error30</a>                      : 1;
<a name="l00999"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac3804b8c7fa2d7a14376d054e53b59f7">00999</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac3804b8c7fa2d7a14376d054e53b59f7">error31</a>                      : 1;
<a name="l01000"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a11425610701723087ef772f717e7a46a">01000</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a11425610701723087ef772f717e7a46a">error32</a>                      : 1;
<a name="l01001"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae2cea447a0ebc281df555fe3870f5252">01001</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae2cea447a0ebc281df555fe3870f5252">error33</a>                      : 1;
<a name="l01002"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a30328e1c57c4cd5c54be55bd0636147a">01002</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a30328e1c57c4cd5c54be55bd0636147a">error34</a>                      : 1;
<a name="l01003"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0d2eb44cc80b6e1ed1870adc552f431f">01003</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0d2eb44cc80b6e1ed1870adc552f431f">error35</a>                      : 1;
<a name="l01004"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae4dfa9e8966ab3a64202c07cacee515e">01004</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae4dfa9e8966ab3a64202c07cacee515e">error36</a>                      : 1;
<a name="l01005"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a9346b7f4ab6a50a7f25875aeddaff743">01005</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a9346b7f4ab6a50a7f25875aeddaff743">error37</a>                      : 1;
<a name="l01006"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae9b09add94698d7ab18dee1e47b1d1d8">01006</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae9b09add94698d7ab18dee1e47b1d1d8">error38</a>                      : 1;
<a name="l01007"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a18554d6d472c5c687b83066fd5520483">01007</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a18554d6d472c5c687b83066fd5520483">error39</a>                      : 1;
<a name="l01008"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2ed52617878d5cc645501e6dd861f591">01008</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a2ed52617878d5cc645501e6dd861f591">error40</a>                      : 1;
<a name="l01009"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a50e3c2f90ff9e50b2b16c9210c0c279f">01009</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a50e3c2f90ff9e50b2b16c9210c0c279f">error41</a>                      : 1;
<a name="l01010"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2d335a5f538b627c5ace002269b2007">01010</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2d335a5f538b627c5ace002269b2007">error42</a>                      : 1;
<a name="l01011"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a77d0d0caaf77e5c684211d71ad70595f">01011</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a77d0d0caaf77e5c684211d71ad70595f">error43</a>                      : 1;
<a name="l01012"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac8464ef60082aae0505ea92a046f8b64">01012</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac8464ef60082aae0505ea92a046f8b64">error44</a>                      : 1;
<a name="l01013"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e6b4d411109fe63d504ef3cdd0b51eb">01013</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0e6b4d411109fe63d504ef3cdd0b51eb">error45</a>                      : 1;
<a name="l01014"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa9941ab4d006acde1b1f3ec7548aec44">01014</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa9941ab4d006acde1b1f3ec7548aec44">error46</a>                      : 1;
<a name="l01015"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2ca4be4a05edaca9585541e87323b62">01015</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#aa2ca4be4a05edaca9585541e87323b62">error47</a>                      : 1;
<a name="l01016"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a085afc2b902f0266fa4e8d12c44e8a33">01016</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a085afc2b902f0266fa4e8d12c44e8a33">error48</a>                      : 1;
<a name="l01017"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac37a22f598ac8bf48c65a3b951bdc819">01017</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac37a22f598ac8bf48c65a3b951bdc819">error49</a>                      : 1;
<a name="l01018"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0c349e13e182bd27f882f9fa3fe01328">01018</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a0c349e13e182bd27f882f9fa3fe01328">error50</a>                      : 1;
<a name="l01019"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f26d21fd60269281ecfb30d91ac777b">01019</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a6f26d21fd60269281ecfb30d91ac777b">error51</a>                      : 1;
<a name="l01020"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4328907565bbd29f75641c6e9c2eed4f">01020</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4328907565bbd29f75641c6e9c2eed4f">error52</a>                      : 1;
<a name="l01021"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae87a3af502ed31e6911811996e87bd12">01021</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ae87a3af502ed31e6911811996e87bd12">error53</a>                      : 1;
<a name="l01022"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac5b80dcad6313883c61729292d92e6a6">01022</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#ac5b80dcad6313883c61729292d92e6a6">error54</a>                      : 1;
<a name="l01023"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ce3865d8d0fef232a0f9540b36d0bcf">01023</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a4ce3865d8d0fef232a0f9540b36d0bcf">error55</a>                      : 1;
<a name="l01024"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a58916636cd2c8ef6882e5a636be964ec">01024</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a58916636cd2c8ef6882e5a636be964ec">error56</a>                      : 1;
<a name="l01025"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a115230787fff119b3269b65d41c08473">01025</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a115230787fff119b3269b65d41c08473">error57</a>                      : 1;
<a name="l01026"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7ac184c8ebfc096dcb8f3331c3cd276a">01026</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a7ac184c8ebfc096dcb8f3331c3cd276a">error58</a>                      : 1;
<a name="l01027"></a><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a5cfc12986492be065bc5877fa0597e3e">01027</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html#a5cfc12986492be065bc5877fa0597e3e">reserved_59_63</a>               : 5;
<a name="l01028"></a>01028 <span class="preprocessor">#endif</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html#a78314d5da00fe928750e1b6f6f1b8a4c">s</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html#a0ba00f8af04e85ffe1df985c0062b0a0">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__config__err__flags__reg_1_1cvmx__tdecx__tc__config__err__flags__reg__s.html">cvmx_tdecx_tc_config_err_flags_reg_s</a> <a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html#a0ba00f8af04e85ffe1df985c0062b0a0">cnf75xx</a>;
<a name="l01031"></a>01031 };
<a name="l01032"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ab4280935565374f8821ab3dfd142d005">01032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html" title="cvmx_tdec::_tc_config_err_flags_reg">cvmx_tdecx_tc_config_err_flags_reg</a> <a class="code" href="unioncvmx__tdecx__tc__config__err__flags__reg.html" title="cvmx_tdec::_tc_config_err_flags_reg">cvmx_tdecx_tc_config_err_flags_reg_t</a>;
<a name="l01033"></a>01033 <span class="comment"></span>
<a name="l01034"></a>01034 <span class="comment">/**</span>
<a name="l01035"></a>01035 <span class="comment"> * cvmx_tdec#_tc_config_reg#</span>
<a name="l01036"></a>01036 <span class="comment"> *</span>
<a name="l01037"></a>01037 <span class="comment"> * TC task config registers.</span>
<a name="l01038"></a>01038 <span class="comment"> *</span>
<a name="l01039"></a>01039 <span class="comment"> */</span>
<a name="l01040"></a><a class="code" href="unioncvmx__tdecx__tc__config__regx.html">01040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__config__regx.html" title="cvmx_tdec::_tc_config_reg#">cvmx_tdecx_tc_config_regx</a> {
<a name="l01041"></a><a class="code" href="unioncvmx__tdecx__tc__config__regx.html#a0227d4aa237f5714e1bf5ab722750990">01041</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__config__regx.html#a0227d4aa237f5714e1bf5ab722750990">u64</a>;
<a name="l01042"></a><a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html">cvmx_tdecx_tc_config_regx_s</a> {
<a name="l01043"></a>01043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html#acdf6f077ae8f0a54fcea02a0ea6401ef">entry</a>                        : 64; <span class="comment">/**&lt; Config bits. */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#else</span>
<a name="l01046"></a><a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html#acdf6f077ae8f0a54fcea02a0ea6401ef">01046</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html#acdf6f077ae8f0a54fcea02a0ea6401ef">entry</a>                        : 64;
<a name="l01047"></a>01047 <span class="preprocessor">#endif</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__config__regx.html#ac331cce7f0c2a42795323f24258ff2c9">s</a>;
<a name="l01049"></a><a class="code" href="unioncvmx__tdecx__tc__config__regx.html#a31b7a3aae5caad4434a4f7f25b879141">01049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__config__regx_1_1cvmx__tdecx__tc__config__regx__s.html">cvmx_tdecx_tc_config_regx_s</a>    <a class="code" href="unioncvmx__tdecx__tc__config__regx.html#a31b7a3aae5caad4434a4f7f25b879141">cnf75xx</a>;
<a name="l01050"></a>01050 };
<a name="l01051"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a53d7d7c2310f4c7a74c5ab6505224549">01051</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__config__regx.html" title="cvmx_tdec::_tc_config_reg#">cvmx_tdecx_tc_config_regx</a> <a class="code" href="unioncvmx__tdecx__tc__config__regx.html" title="cvmx_tdec::_tc_config_reg#">cvmx_tdecx_tc_config_regx_t</a>;
<a name="l01052"></a>01052 <span class="comment"></span>
<a name="l01053"></a>01053 <span class="comment">/**</span>
<a name="l01054"></a>01054 <span class="comment"> * cvmx_tdec#_tc_control_reg</span>
<a name="l01055"></a>01055 <span class="comment"> *</span>
<a name="l01056"></a>01056 <span class="comment"> * This register configures the TDEC internal decoder core.</span>
<a name="l01057"></a>01057 <span class="comment"> *</span>
<a name="l01058"></a>01058 <span class="comment"> */</span>
<a name="l01059"></a><a class="code" href="unioncvmx__tdecx__tc__control__reg.html">01059</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__control__reg.html" title="cvmx_tdec::_tc_control_reg">cvmx_tdecx_tc_control_reg</a> {
<a name="l01060"></a><a class="code" href="unioncvmx__tdecx__tc__control__reg.html#a335112a92be608f039ab894eca77d4f0">01060</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__control__reg.html#a335112a92be608f039ab894eca77d4f0">u64</a>;
<a name="l01061"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html">01061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html">cvmx_tdecx_tc_control_reg_s</a> {
<a name="l01062"></a>01062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a6bc0bb96ca9d9cc8e5a3bb0e2f7e33f3">reserved_5_63</a>                : 59;
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#aacd04691a60a48a72e17662094741614">single_task_chnl_en</a>          : 1;  <span class="comment">/**&lt; When set to 1, the core will wait until idle before accepting a new job with a different TASK_TYPE. */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a308d0a2966deafa7338e64e22cd41414">single_task_phy_en</a>           : 1;  <span class="comment">/**&lt; When set to 1, the core will wait until idle before accepting a new job with a different PHY_MODE. */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a7f8f374deeae36b3a0737d528d9410df">single_task_en</a>               : 1;  <span class="comment">/**&lt; When set to 1, the core will always wait until idle before</span>
<a name="l01067"></a>01067 <span class="comment">                                                         starting the next task. */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#af06e53d15f445b81abcce01bbeaa13c5">cfg_chk_dis</a>                  : 1;  <span class="comment">/**&lt; When set to 1, disables config checks. Tasks with</span>
<a name="l01069"></a>01069 <span class="comment">                                                         invalid configurations will still be processed. */</span>
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a23994aca75dc48e0ebdc1f1a98dccd11">clk_gate_dis</a>                 : 1;  <span class="comment">/**&lt; When set to 1, disables clock gating. */</span>
<a name="l01071"></a>01071 <span class="preprocessor">#else</span>
<a name="l01072"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a23994aca75dc48e0ebdc1f1a98dccd11">01072</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a23994aca75dc48e0ebdc1f1a98dccd11">clk_gate_dis</a>                 : 1;
<a name="l01073"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#af06e53d15f445b81abcce01bbeaa13c5">01073</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#af06e53d15f445b81abcce01bbeaa13c5">cfg_chk_dis</a>                  : 1;
<a name="l01074"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a7f8f374deeae36b3a0737d528d9410df">01074</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a7f8f374deeae36b3a0737d528d9410df">single_task_en</a>               : 1;
<a name="l01075"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a308d0a2966deafa7338e64e22cd41414">01075</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a308d0a2966deafa7338e64e22cd41414">single_task_phy_en</a>           : 1;
<a name="l01076"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#aacd04691a60a48a72e17662094741614">01076</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#aacd04691a60a48a72e17662094741614">single_task_chnl_en</a>          : 1;
<a name="l01077"></a><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a6bc0bb96ca9d9cc8e5a3bb0e2f7e33f3">01077</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html#a6bc0bb96ca9d9cc8e5a3bb0e2f7e33f3">reserved_5_63</a>                : 59;
<a name="l01078"></a>01078 <span class="preprocessor">#endif</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__control__reg.html#a0067e4ec7936c7ba873c8edab0a01037">s</a>;
<a name="l01080"></a><a class="code" href="unioncvmx__tdecx__tc__control__reg.html#a5bc878b5185b0936be8ada2dae67227a">01080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__control__reg_1_1cvmx__tdecx__tc__control__reg__s.html">cvmx_tdecx_tc_control_reg_s</a>    <a class="code" href="unioncvmx__tdecx__tc__control__reg.html#a5bc878b5185b0936be8ada2dae67227a">cnf75xx</a>;
<a name="l01081"></a>01081 };
<a name="l01082"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a1ff90a2de0b8d533de132e6a979fcdb5">01082</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__control__reg.html" title="cvmx_tdec::_tc_control_reg">cvmx_tdecx_tc_control_reg</a> <a class="code" href="unioncvmx__tdecx__tc__control__reg.html" title="cvmx_tdec::_tc_control_reg">cvmx_tdecx_tc_control_reg_t</a>;
<a name="l01083"></a>01083 <span class="comment"></span>
<a name="l01084"></a>01084 <span class="comment">/**</span>
<a name="l01085"></a>01085 <span class="comment"> * cvmx_tdec#_tc_error_mask_reg</span>
<a name="l01086"></a>01086 <span class="comment"> *</span>
<a name="l01087"></a>01087 <span class="comment"> * This register enables internal decoder errors. Errors reported in</span>
<a name="l01088"></a>01088 <span class="comment"> * TDEC()_TC_ERROR_REG will generate an error signal only when the</span>
<a name="l01089"></a>01089 <span class="comment"> * corresponding bit is set in TDEC()_TC_ERROR_REG[ERR_MASK].</span>
<a name="l01090"></a>01090 <span class="comment"> */</span>
<a name="l01091"></a><a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html">01091</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html" title="cvmx_tdec::_tc_error_mask_reg">cvmx_tdecx_tc_error_mask_reg</a> {
<a name="l01092"></a><a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html#af3bfdc62867d46681c94506ef4ff732a">01092</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html#af3bfdc62867d46681c94506ef4ff732a">u64</a>;
<a name="l01093"></a><a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html">cvmx_tdecx_tc_error_mask_reg_s</a> {
<a name="l01094"></a>01094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a041ef6010c3caf3e35a1aedbc08de409">reserved_4_63</a>                : 60;
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a7490d6e887fdac66818c8daff88a2395">err_mask</a>                     : 4;  <span class="comment">/**&lt; Error mask bits. */</span>
<a name="l01097"></a>01097 <span class="preprocessor">#else</span>
<a name="l01098"></a><a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a7490d6e887fdac66818c8daff88a2395">01098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a7490d6e887fdac66818c8daff88a2395">err_mask</a>                     : 4;
<a name="l01099"></a><a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a041ef6010c3caf3e35a1aedbc08de409">01099</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html#a041ef6010c3caf3e35a1aedbc08de409">reserved_4_63</a>                : 60;
<a name="l01100"></a>01100 <span class="preprocessor">#endif</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html#a3c7534c85e2b7c457164f52921c61896">s</a>;
<a name="l01102"></a><a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html#a85620f0a6f46648729ac9cb38bc827b7">01102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__error__mask__reg_1_1cvmx__tdecx__tc__error__mask__reg__s.html">cvmx_tdecx_tc_error_mask_reg_s</a> <a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html#a85620f0a6f46648729ac9cb38bc827b7">cnf75xx</a>;
<a name="l01103"></a>01103 };
<a name="l01104"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a7f7989e023252c333dfa7800adb9dfeb">01104</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html" title="cvmx_tdec::_tc_error_mask_reg">cvmx_tdecx_tc_error_mask_reg</a> <a class="code" href="unioncvmx__tdecx__tc__error__mask__reg.html" title="cvmx_tdec::_tc_error_mask_reg">cvmx_tdecx_tc_error_mask_reg_t</a>;
<a name="l01105"></a>01105 <span class="comment"></span>
<a name="l01106"></a>01106 <span class="comment">/**</span>
<a name="l01107"></a>01107 <span class="comment"> * cvmx_tdec#_tc_error_reg</span>
<a name="l01108"></a>01108 <span class="comment"> *</span>
<a name="l01109"></a>01109 <span class="comment"> * This register reports various error conditions.</span>
<a name="l01110"></a>01110 <span class="comment"> * Errors are cleared by writing the specific error bits to zero.</span>
<a name="l01111"></a>01111 <span class="comment"> *</span>
<a name="l01112"></a>01112 <span class="comment"> * All errors reported in this register are reported as FATAL errors, and the</span>
<a name="l01113"></a>01113 <span class="comment"> * MHBW registers can be inspected to determine the job tag(s) associated with</span>
<a name="l01114"></a>01114 <span class="comment"> * the error(s).</span>
<a name="l01115"></a>01115 <span class="comment"> */</span>
<a name="l01116"></a><a class="code" href="unioncvmx__tdecx__tc__error__reg.html">01116</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__error__reg.html" title="cvmx_tdec::_tc_error_reg">cvmx_tdecx_tc_error_reg</a> {
<a name="l01117"></a><a class="code" href="unioncvmx__tdecx__tc__error__reg.html#a0a0b15f4d549b3fc0cb7b70973e78bf8">01117</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__error__reg.html#a0a0b15f4d549b3fc0cb7b70973e78bf8">u64</a>;
<a name="l01118"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html">01118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html">cvmx_tdecx_tc_error_reg_s</a> {
<a name="l01119"></a>01119 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a1f010520f296c4c8cced2af8c4757d7c">reserved_20_63</a>               : 44;
<a name="l01121"></a>01121     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8dc519f34a4c4c4249bce710b67d6062">hcout_int_err</a>                : 1;  <span class="comment">/**&lt; HARQ output internal error in LTE mode. Insufficient data. */</span>
<a name="l01122"></a>01122     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa806f13cbd42a2163bfedc9d406ef73e">hcin_input_err</a>               : 1;  <span class="comment">/**&lt; HARQ input error in LTE mode. Missing one CB. */</span>
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a7b263c80e15c4c4c3eac05a2a527e8d3">hcin_size_err</a>                : 1;  <span class="comment">/**&lt; HARQ input size error in LTE mode. */</span>
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8a333e5be4576e79cef4bac8aecef9cb">reserved_9_16</a>                : 8;
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa7fda72a6896c3153f14e57a976b6961">inv_cfg</a>                      : 1;  <span class="comment">/**&lt; Invalid task configuration. Task aborted. */</span>
<a name="l01126"></a>01126     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a4eaa204bbe531bef403f5e781a5f1346">reg_mask_err</a>                 : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01127"></a>01127     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#ad0b2d63864652e3b44f70f271585b614">ign_read</a>                     : 1;  <span class="comment">/**&lt; Ignored read access error -- one already in progress. */</span>
<a name="l01128"></a>01128     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#af4290e3c158960bae870ba2ec14ede4b">inv_read</a>                     : 1;  <span class="comment">/**&lt; Invalid read access error. */</span>
<a name="l01129"></a>01129     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a242310b4d24000a207e261ba3f96949b">inv_write</a>                    : 1;  <span class="comment">/**&lt; Invalid write access error. */</span>
<a name="l01130"></a>01130     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a3abf3503237884207df90db7ad75b6db">inv_start</a>                    : 1;  <span class="comment">/**&lt; Invalid start task error. */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#else</span>
<a name="l01132"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a3abf3503237884207df90db7ad75b6db">01132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a3abf3503237884207df90db7ad75b6db">inv_start</a>                    : 1;
<a name="l01133"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a242310b4d24000a207e261ba3f96949b">01133</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a242310b4d24000a207e261ba3f96949b">inv_write</a>                    : 1;
<a name="l01134"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#af4290e3c158960bae870ba2ec14ede4b">01134</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#af4290e3c158960bae870ba2ec14ede4b">inv_read</a>                     : 1;
<a name="l01135"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#ad0b2d63864652e3b44f70f271585b614">01135</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#ad0b2d63864652e3b44f70f271585b614">ign_read</a>                     : 1;
<a name="l01136"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a4eaa204bbe531bef403f5e781a5f1346">01136</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a4eaa204bbe531bef403f5e781a5f1346">reg_mask_err</a>                 : 4;
<a name="l01137"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa7fda72a6896c3153f14e57a976b6961">01137</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa7fda72a6896c3153f14e57a976b6961">inv_cfg</a>                      : 1;
<a name="l01138"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8a333e5be4576e79cef4bac8aecef9cb">01138</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8a333e5be4576e79cef4bac8aecef9cb">reserved_9_16</a>                : 8;
<a name="l01139"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a7b263c80e15c4c4c3eac05a2a527e8d3">01139</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a7b263c80e15c4c4c3eac05a2a527e8d3">hcin_size_err</a>                : 1;
<a name="l01140"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa806f13cbd42a2163bfedc9d406ef73e">01140</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#aa806f13cbd42a2163bfedc9d406ef73e">hcin_input_err</a>               : 1;
<a name="l01141"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8dc519f34a4c4c4249bce710b67d6062">01141</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a8dc519f34a4c4c4249bce710b67d6062">hcout_int_err</a>                : 1;
<a name="l01142"></a><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a1f010520f296c4c8cced2af8c4757d7c">01142</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html#a1f010520f296c4c8cced2af8c4757d7c">reserved_20_63</a>               : 44;
<a name="l01143"></a>01143 <span class="preprocessor">#endif</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__error__reg.html#afc3a504bb9c86ef7b5a68c3676266602">s</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__tdecx__tc__error__reg.html#aea3cece928c2d8107cb8c41a71ef5a2d">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__error__reg_1_1cvmx__tdecx__tc__error__reg__s.html">cvmx_tdecx_tc_error_reg_s</a>      <a class="code" href="unioncvmx__tdecx__tc__error__reg.html#aea3cece928c2d8107cb8c41a71ef5a2d">cnf75xx</a>;
<a name="l01146"></a>01146 };
<a name="l01147"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ad67b6b5451114c2d311ee91537acb59f">01147</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__error__reg.html" title="cvmx_tdec::_tc_error_reg">cvmx_tdecx_tc_error_reg</a> <a class="code" href="unioncvmx__tdecx__tc__error__reg.html" title="cvmx_tdec::_tc_error_reg">cvmx_tdecx_tc_error_reg_t</a>;
<a name="l01148"></a>01148 <span class="comment"></span>
<a name="l01149"></a>01149 <span class="comment">/**</span>
<a name="l01150"></a>01150 <span class="comment"> * cvmx_tdec#_tc_main_reset_reg</span>
<a name="l01151"></a>01151 <span class="comment"> *</span>
<a name="l01152"></a>01152 <span class="comment"> * Internal decoder core reset register.</span>
<a name="l01153"></a>01153 <span class="comment"> *</span>
<a name="l01154"></a>01154 <span class="comment"> */</span>
<a name="l01155"></a><a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html">01155</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html" title="cvmx_tdec::_tc_main_reset_reg">cvmx_tdecx_tc_main_reset_reg</a> {
<a name="l01156"></a><a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html#ab47bf7dbf7ab4141735338a0016305e8">01156</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html#ab47bf7dbf7ab4141735338a0016305e8">u64</a>;
<a name="l01157"></a><a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html">01157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html">cvmx_tdecx_tc_main_reset_reg_s</a> {
<a name="l01158"></a>01158 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#a03f8371fe0eec3899802531b7dcf1539">reserved_1_63</a>                : 63;
<a name="l01160"></a>01160     uint64_t <a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#aab492d65c4eae9f567bb8ca515132ddd">soft_reset</a>                   : 1;  <span class="comment">/**&lt; Reset bit. */</span>
<a name="l01161"></a>01161 <span class="preprocessor">#else</span>
<a name="l01162"></a><a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#aab492d65c4eae9f567bb8ca515132ddd">01162</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#aab492d65c4eae9f567bb8ca515132ddd">soft_reset</a>                   : 1;
<a name="l01163"></a><a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#a03f8371fe0eec3899802531b7dcf1539">01163</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html#a03f8371fe0eec3899802531b7dcf1539">reserved_1_63</a>                : 63;
<a name="l01164"></a>01164 <span class="preprocessor">#endif</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html#afd333563458356614d583b8e28b7caa0">s</a>;
<a name="l01166"></a><a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html#a33030b40f2ba9a37d219469cdd2b4f50">01166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__main__reset__reg_1_1cvmx__tdecx__tc__main__reset__reg__s.html">cvmx_tdecx_tc_main_reset_reg_s</a> <a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html#a33030b40f2ba9a37d219469cdd2b4f50">cnf75xx</a>;
<a name="l01167"></a>01167 };
<a name="l01168"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ad384980675945c404d609bb7169115e2">01168</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html" title="cvmx_tdec::_tc_main_reset_reg">cvmx_tdecx_tc_main_reset_reg</a> <a class="code" href="unioncvmx__tdecx__tc__main__reset__reg.html" title="cvmx_tdec::_tc_main_reset_reg">cvmx_tdecx_tc_main_reset_reg_t</a>;
<a name="l01169"></a>01169 <span class="comment"></span>
<a name="l01170"></a>01170 <span class="comment">/**</span>
<a name="l01171"></a>01171 <span class="comment"> * cvmx_tdec#_tc_main_start_reg</span>
<a name="l01172"></a>01172 <span class="comment"> *</span>
<a name="l01173"></a>01173 <span class="comment"> * TC start register.</span>
<a name="l01174"></a>01174 <span class="comment"> *</span>
<a name="l01175"></a>01175 <span class="comment"> */</span>
<a name="l01176"></a><a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html">01176</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html" title="cvmx_tdec::_tc_main_start_reg">cvmx_tdecx_tc_main_start_reg</a> {
<a name="l01177"></a><a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html#a8018d25e8749335b186242dde413bf8a">01177</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html#a8018d25e8749335b186242dde413bf8a">u64</a>;
<a name="l01178"></a><a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html">01178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html">cvmx_tdecx_tc_main_start_reg_s</a> {
<a name="l01179"></a>01179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab89bde85613975c0e01d459308bcd57f">reserved_1_63</a>                : 63;
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab8dfacbf9c0d2dc5ad7f7f29ae6ff6ab">start</a>                        : 1;  <span class="comment">/**&lt; Start bit. */</span>
<a name="l01182"></a>01182 <span class="preprocessor">#else</span>
<a name="l01183"></a><a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab8dfacbf9c0d2dc5ad7f7f29ae6ff6ab">01183</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab8dfacbf9c0d2dc5ad7f7f29ae6ff6ab">start</a>                        : 1;
<a name="l01184"></a><a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab89bde85613975c0e01d459308bcd57f">01184</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html#ab89bde85613975c0e01d459308bcd57f">reserved_1_63</a>                : 63;
<a name="l01185"></a>01185 <span class="preprocessor">#endif</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html#a82b3f2c288260959585722645479561e">s</a>;
<a name="l01187"></a><a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html#a0b00143198543a6fad2006339c4850e8">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__main__start__reg_1_1cvmx__tdecx__tc__main__start__reg__s.html">cvmx_tdecx_tc_main_start_reg_s</a> <a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html#a0b00143198543a6fad2006339c4850e8">cnf75xx</a>;
<a name="l01188"></a>01188 };
<a name="l01189"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a8abbd4b37982bc62e68e304b4cb06c83">01189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html" title="cvmx_tdec::_tc_main_start_reg">cvmx_tdecx_tc_main_start_reg</a> <a class="code" href="unioncvmx__tdecx__tc__main__start__reg.html" title="cvmx_tdec::_tc_main_start_reg">cvmx_tdecx_tc_main_start_reg_t</a>;
<a name="l01190"></a>01190 <span class="comment"></span>
<a name="l01191"></a>01191 <span class="comment">/**</span>
<a name="l01192"></a>01192 <span class="comment"> * cvmx_tdec#_tc_mon_reg#</span>
<a name="l01193"></a>01193 <span class="comment"> *</span>
<a name="l01194"></a>01194 <span class="comment"> * TC mon registers.</span>
<a name="l01195"></a>01195 <span class="comment"> *</span>
<a name="l01196"></a>01196 <span class="comment"> */</span>
<a name="l01197"></a><a class="code" href="unioncvmx__tdecx__tc__mon__regx.html">01197</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__mon__regx.html" title="cvmx_tdec::_tc_mon_reg#">cvmx_tdecx_tc_mon_regx</a> {
<a name="l01198"></a><a class="code" href="unioncvmx__tdecx__tc__mon__regx.html#ac5d7133477a594d9bcb7f6a7b5f50565">01198</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__mon__regx.html#ac5d7133477a594d9bcb7f6a7b5f50565">u64</a>;
<a name="l01199"></a><a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html">cvmx_tdecx_tc_mon_regx_s</a> {
<a name="l01200"></a>01200 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#a1275e18200137c54c54b842df3d99868">reserved_16_63</a>               : 48;
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#ac15c5a6f6396c9b43f602beeb4003025">bus_val</a>                      : 16; <span class="comment">/**&lt; Output bus monitoring values. */</span>
<a name="l01203"></a>01203 <span class="preprocessor">#else</span>
<a name="l01204"></a><a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#ac15c5a6f6396c9b43f602beeb4003025">01204</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#ac15c5a6f6396c9b43f602beeb4003025">bus_val</a>                      : 16;
<a name="l01205"></a><a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#a1275e18200137c54c54b842df3d99868">01205</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html#a1275e18200137c54c54b842df3d99868">reserved_16_63</a>               : 48;
<a name="l01206"></a>01206 <span class="preprocessor">#endif</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__mon__regx.html#a40d2fb6258daaa572e9026ae2a0fae50">s</a>;
<a name="l01208"></a><a class="code" href="unioncvmx__tdecx__tc__mon__regx.html#a8595eefb4f74057f32e8684bce4c6dac">01208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__mon__regx_1_1cvmx__tdecx__tc__mon__regx__s.html">cvmx_tdecx_tc_mon_regx_s</a>       <a class="code" href="unioncvmx__tdecx__tc__mon__regx.html#a8595eefb4f74057f32e8684bce4c6dac">cnf75xx</a>;
<a name="l01209"></a>01209 };
<a name="l01210"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a9eebe6bb7914f71cd1c0a07def52d178">01210</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__mon__regx.html" title="cvmx_tdec::_tc_mon_reg#">cvmx_tdecx_tc_mon_regx</a> <a class="code" href="unioncvmx__tdecx__tc__mon__regx.html" title="cvmx_tdec::_tc_mon_reg#">cvmx_tdecx_tc_mon_regx_t</a>;
<a name="l01211"></a>01211 <span class="comment"></span>
<a name="l01212"></a>01212 <span class="comment">/**</span>
<a name="l01213"></a>01213 <span class="comment"> * cvmx_tdec#_tc_status0_reg</span>
<a name="l01214"></a>01214 <span class="comment"> *</span>
<a name="l01215"></a>01215 <span class="comment"> * This register reports status from the internal decoder core.</span>
<a name="l01216"></a>01216 <span class="comment"> *</span>
<a name="l01217"></a>01217 <span class="comment"> */</span>
<a name="l01218"></a><a class="code" href="unioncvmx__tdecx__tc__status0__reg.html">01218</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__status0__reg.html" title="cvmx_tdec::_tc_status0_reg">cvmx_tdecx_tc_status0_reg</a> {
<a name="l01219"></a><a class="code" href="unioncvmx__tdecx__tc__status0__reg.html#ac6157974a01fb3c2713e281b2d9c89b3">01219</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__status0__reg.html#ac6157974a01fb3c2713e281b2d9c89b3">u64</a>;
<a name="l01220"></a><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html">01220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html">cvmx_tdecx_tc_status0_reg_s</a> {
<a name="l01221"></a>01221 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a6c5123d6c6e11f63e6f240bae63948b9">core_stat</a>                    : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a8bf3a88a2fbf5be11d754d4c47a40d8f">reserved_1_31</a>                : 31;
<a name="l01224"></a>01224     uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a621ca69a3afa807bfc0a37cf8864598d">idle</a>                         : 1;  <span class="comment">/**&lt; Idle status bit. */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#else</span>
<a name="l01226"></a><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a621ca69a3afa807bfc0a37cf8864598d">01226</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a621ca69a3afa807bfc0a37cf8864598d">idle</a>                         : 1;
<a name="l01227"></a><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a8bf3a88a2fbf5be11d754d4c47a40d8f">01227</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a8bf3a88a2fbf5be11d754d4c47a40d8f">reserved_1_31</a>                : 31;
<a name="l01228"></a><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a6c5123d6c6e11f63e6f240bae63948b9">01228</a>     uint64_t <a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html#a6c5123d6c6e11f63e6f240bae63948b9">core_stat</a>                    : 32;
<a name="l01229"></a>01229 <span class="preprocessor">#endif</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__status0__reg.html#af56af4fc562081f98913f79ed650e6f6">s</a>;
<a name="l01231"></a><a class="code" href="unioncvmx__tdecx__tc__status0__reg.html#ad7b03795b8d984df8887c9b55241fce6">01231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__status0__reg_1_1cvmx__tdecx__tc__status0__reg__s.html">cvmx_tdecx_tc_status0_reg_s</a>    <a class="code" href="unioncvmx__tdecx__tc__status0__reg.html#ad7b03795b8d984df8887c9b55241fce6">cnf75xx</a>;
<a name="l01232"></a>01232 };
<a name="l01233"></a><a class="code" href="cvmx-tdecx-defs_8h.html#a5ee7e36a0ad4999a8be9aa3e1bfa63ac">01233</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__status0__reg.html" title="cvmx_tdec::_tc_status0_reg">cvmx_tdecx_tc_status0_reg</a> <a class="code" href="unioncvmx__tdecx__tc__status0__reg.html" title="cvmx_tdec::_tc_status0_reg">cvmx_tdecx_tc_status0_reg_t</a>;
<a name="l01234"></a>01234 <span class="comment"></span>
<a name="l01235"></a>01235 <span class="comment">/**</span>
<a name="l01236"></a>01236 <span class="comment"> * cvmx_tdec#_tc_status1_reg</span>
<a name="l01237"></a>01237 <span class="comment"> *</span>
<a name="l01238"></a>01238 <span class="comment"> * TC status 1 register.</span>
<a name="l01239"></a>01239 <span class="comment"> *</span>
<a name="l01240"></a>01240 <span class="comment"> */</span>
<a name="l01241"></a><a class="code" href="unioncvmx__tdecx__tc__status1__reg.html">01241</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__status1__reg.html" title="cvmx_tdec::_tc_status1_reg">cvmx_tdecx_tc_status1_reg</a> {
<a name="l01242"></a><a class="code" href="unioncvmx__tdecx__tc__status1__reg.html#a29a875ed17ef1bc16603fd27e9e919c6">01242</a>     uint64_t <a class="code" href="unioncvmx__tdecx__tc__status1__reg.html#a29a875ed17ef1bc16603fd27e9e919c6">u64</a>;
<a name="l01243"></a><a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html">cvmx_tdecx_tc_status1_reg_s</a> {
<a name="l01244"></a>01244 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html#a2c0bd3fa8e987f8409626108a9a278ac">core_stat</a>                    : 64; <span class="comment">/**&lt; Core-dependent bits. */</span>
<a name="l01246"></a>01246 <span class="preprocessor">#else</span>
<a name="l01247"></a><a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html#a2c0bd3fa8e987f8409626108a9a278ac">01247</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html#a2c0bd3fa8e987f8409626108a9a278ac">core_stat</a>                    : 64;
<a name="l01248"></a>01248 <span class="preprocessor">#endif</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tdecx__tc__status1__reg.html#a5c081b243711588bff06267a4b2a7b9e">s</a>;
<a name="l01250"></a><a class="code" href="unioncvmx__tdecx__tc__status1__reg.html#a4c93ce0924da451dfb70b872c89f0e99">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tdecx__tc__status1__reg_1_1cvmx__tdecx__tc__status1__reg__s.html">cvmx_tdecx_tc_status1_reg_s</a>    <a class="code" href="unioncvmx__tdecx__tc__status1__reg.html#a4c93ce0924da451dfb70b872c89f0e99">cnf75xx</a>;
<a name="l01251"></a>01251 };
<a name="l01252"></a><a class="code" href="cvmx-tdecx-defs_8h.html#ae7c5391ce98b9f1f3213f30ca09f9956">01252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tdecx__tc__status1__reg.html" title="cvmx_tdec::_tc_status1_reg">cvmx_tdecx_tc_status1_reg</a> <a class="code" href="unioncvmx__tdecx__tc__status1__reg.html" title="cvmx_tdec::_tc_status1_reg">cvmx_tdecx_tc_status1_reg_t</a>;
<a name="l01253"></a>01253 
<a name="l01254"></a>01254 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
