<html> 
<head> 
<title>Problems saved on Tue Mar 21 10:32:34 GMT 2023</title> 
<head> 
<body> 
<table border="1"> 
<tr> <th> Message</th>
 <th> Level</th> 
<th> Rule id</th> 
<th> Origin</th> 
<th> Resource</th> 
<th> Time</th> </tr> 
<tr><td>System Analysis (SystemAnalysis) does not realize Operational Analysis (Operational Analysis does not exist).</td><td>Error</td><td>TJ_SA_04</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis
</td><td>10:32:34 AM</td></tr><tr><td>The constraint "REQ_Relation_02 - Unique relation type check" is disabled.  It will not be evaluated.</td><td>Info</td><td>REQ_Relation_02</td><td>Capella/Constraints for Requirement Viewpoint</td><td></td><td>10:32:34 AM</td></tr><tr><td>Root "Root System Function"(System Function)  does not realize the Operational Analysis (Not Found), Please create Operational Analysis.</td><td>Error</td><td>TC_DF_15</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/System Analysis/System Functions/Root System Function
</td><td>10:32:34 AM</td></tr><tr><td>Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>Mode Change (Capability) does not involve any Actor.</td><td>Warning</td><td>DCOV_07</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>Commanded Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Commanded Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>[ES] Commanded Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/System Analysis/Capabilities/Commanded Mode Change/[ES] Commanded Mode Change Scenario
</td><td>10:32:34 AM</td></tr><tr><td>Autonomous Mode Change (Capability) is not exploited by any Mission.</td><td>Warning</td><td>DCOV_02</td><td>Capella/Design/Coverage</td><td>/obc-model/obc-model/System Analysis/Capabilities/Autonomous Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>[ES] Nominal Mission Operation Full Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/System Analysis/Capabilities/Autonomous Mode Change/[ES] Nominal Mission Operation Full Scenario
</td><td>10:32:34 AM</td></tr><tr><td>Ground Station (System Component) [Actor] does not realize any Entity.</td><td>Warning</td><td>TJ_SA_02</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis/Structure/Ground Station
</td><td>10:32:34 AM</td></tr><tr><td>Ground Station Operator (System Component) [Actor] does not realize any Entity.</td><td>Warning</td><td>TJ_SA_02</td><td>Capella/Transition/Justification/System Analysis</td><td>/obc-model/obc-model/System Analysis/Structure/Ground Station Operator
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Change mode/Change system mode/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 11 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Change mode/Change system mode/FIP 11
</td><td>10:32:34 AM</td></tr><tr><td>Collate system mode change report (Function} shall be realized by Flush system mode change report (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report
/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Collect telemetry/Collect system mode change report/Collate system mode change report
</td><td>10:32:34 AM</td></tr><tr><td>Collate system mode change report (Function} shall be realized by Flush system mode change report (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report
/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Collect telemetry/Collect system mode change report/Collate system mode change report
</td><td>10:32:34 AM</td></tr><tr><td>Collate system mode change report (Function} shall be realized by Flush system mode change report (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report
/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Collect telemetry/Collect system mode change report/Collate system mode change report
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Telemetry transmission" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Telemetry transmission
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "AoI entry" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/AoI entry
</td><td>10:32:34 AM</td></tr><tr><td>The target of "G/S contact" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/G/S contact
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "AoI exit" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/AoI exit
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Telemetry routing" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Telemetry routing
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Processing complete" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Processing complete
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Mode change TC dump" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Mode change TC dump
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Mode change" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Mode change
</td><td>10:32:34 AM</td></tr><tr><td>The target of "PL image request" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/PL image request
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Telemetry flush" (Functional Exchange) are not delegated to leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Telemetry flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "TM request" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/TM request
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Payload image routing" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Payload image routing
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Payload image flush" (Functional Exchange) is not delegated to a leaf Logical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Logical Architecture/Logical Functions/Root Logical Function/Payload image flush
</td><td>10:32:34 AM</td></tr><tr><td>Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>10:32:34 AM</td></tr><tr><td>Commanded Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>Commanded Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>10:32:34 AM</td></tr><tr><td>[ES] Commanded Mode Change Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Commanded Mode Change/[ES] Commanded Mode Change Scenario
</td><td>10:32:34 AM</td></tr><tr><td>Autonomous Mode Change (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Autonomous Mode Change
</td><td>10:32:34 AM</td></tr><tr><td>Autonomous Mode Change (Capability Realization) has Logical System (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Logical Architecture/Capabilities/Autonomous Mode Change
/obc-model/obc-model/Logical Architecture/Structure/Logical System
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Imaging & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Imaging from SSL1 Stage 1
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Processing LP & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Processing from SSL1 Stage 1
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Send has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Idling from SSL1 Stage 2
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Send has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Idling from SSL1 Stage 3
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Imaging & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Imaging from SSL1 Stage 3
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Idle has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/System State Machine/Default Region/[Unnamed element]
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure location) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send location) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change ADCS mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send ADCS mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change ADCS mode) that must be referenced as Operational Activities/Functions in Actuate.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Actuate
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send ADCS mode change report) that must be referenced as Operational Activities/Functions in Actuate.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Attitude Determination and Control Subsystem/ADCS State Machine/Default Region/Actuate
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send mode change report) that must be referenced as Operational Activities/Functions in Send.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Communications Subsystem/Comms State Machine/Default Region/Send
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send telemetry datapoints) that must be referenced as Operational Activities/Functions in Send.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Communications Subsystem/Comms State Machine/Default Region/Send
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change EPS mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Electrical Power Subsystem/EPS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send EPS mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Electrical Power Subsystem/EPS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change EPS mode) that must be referenced as Operational Activities/Functions in High-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Electrical Power Subsystem/EPS State Machine/Default Region/High-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send EPS mode change report) that must be referenced as Operational Activities/Functions in High-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Electrical Power Subsystem/EPS State Machine/Default Region/High-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Deployer mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Deployer mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Deployer mode) that must be referenced as Operational Activities/Functions in Deploy.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Deploy
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Deployer mode change report) that must be referenced as Operational Activities/Functions in Deploy.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Deploy
</td><td>10:32:34 AM</td></tr><tr><td>Drag-Sail Deployment (StateTransition) realizes a StateTransition from a previous level. It should be consistent with the realized StateTransition.</td><td>Warning</td><td>TC_SM_01</td><td>Capella/Transition/Consistency/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Drag-Sail Deployment
</td><td>10:32:34 AM</td></tr><tr><td>Combustion (StateTransition) realizes a StateTransition from a previous level. It should be consistent with the realized StateTransition.</td><td>Warning</td><td>TC_SM_01</td><td>Capella/Transition/Consistency/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Mechanical Deployment Subsystem/Deployer State Machine/Default Region/Combustion
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Operational shall not reference functions (Collect telemetry) which are not allocated on the component owning the state Machine (On-Board Computer Subsystem) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change system mode) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Compare location with Areas of Interest) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive location) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive processing completion) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Set Areas of Interest) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Collate system mode change report) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive subsystem mode change report) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Collect telemetry datapoints) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Store processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Retrieve processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/On-Board Computer Subsystem/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Payload mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Payload Subsystem/Payload State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Payload mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Payload Subsystem/Payload State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send raw images) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Payload Subsystem/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Payload mode) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Payload Subsystem/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Payload mode change report) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Payload Subsystem/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive raw images) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure processing progress) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processing completion) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processed images) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive raw images) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure processing progress) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processing completion) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processed images) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Logical Architecture/Structure/Logical System/Software Pipeline Subsystem/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>(SequenceLink) between the referenced Send PWM file transfer signal(FunctionalChainInvolvementFunction) and Change Pipeline mode(FunctionalChainInvolvementFunction) has no Involvement Links referencing them.</td><td>Warning</td><td>DWF_DF_15</td><td>Capella/Design/Well-Formedness/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Pipeline Mode Change/[Unnamed element]
</td><td>10:32:34 AM</td></tr><tr><td>(SequenceLink) between Send PWM file transfer signal(FunctionalChainInvolvementFunction) and Change Pipeline mode(FunctionalChainInvolvementFunction) has empty condition.</td><td>Warning</td><td>DWF_DF_16</td><td>Capella/Design/Well-Formedness/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Pipeline Mode Change/[Unnamed element]
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 5
</td><td>10:32:34 AM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 6
</td><td>10:32:34 AM</td></tr><tr><td>FIP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 7
</td><td>10:32:34 AM</td></tr><tr><td>FIP 8 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 8
</td><td>10:32:34 AM</td></tr><tr><td>FIP 9 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FIP 9
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 5
</td><td>10:32:34 AM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 6
</td><td>10:32:34 AM</td></tr><tr><td>FIP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 7
</td><td>10:32:34 AM</td></tr><tr><td>FIP 8 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 8
</td><td>10:32:34 AM</td></tr><tr><td>FIP 9 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 9
</td><td>10:32:34 AM</td></tr><tr><td>FIP 10 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 10
</td><td>10:32:34 AM</td></tr><tr><td>FIP 12 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FIP 12
</td><td>10:32:34 AM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 3
</td><td>10:32:34 AM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 4
</td><td>10:32:34 AM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 5
</td><td>10:32:34 AM</td></tr><tr><td>FOP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 6
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Comms of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Comms of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Deployer of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Deployer of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify ADCS of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify ADCS of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Payload of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Payload of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 5
</td><td>10:32:34 AM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 6
</td><td>10:32:34 AM</td></tr><tr><td>FIP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 7
</td><td>10:32:34 AM</td></tr><tr><td>FIP 8 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 8
</td><td>10:32:34 AM</td></tr><tr><td>FIP 9 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 9
</td><td>10:32:34 AM</td></tr><tr><td>FIP 10 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 10
</td><td>10:32:34 AM</td></tr><tr><td>FIP 11 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FIP 11
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Change system mode/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 5
</td><td>10:32:34 AM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 6
</td><td>10:32:34 AM</td></tr><tr><td>FIP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FIP 7
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 3
</td><td>10:32:34 AM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 4
</td><td>10:32:34 AM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 5
</td><td>10:32:34 AM</td></tr><tr><td>FOP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 6
</td><td>10:32:34 AM</td></tr><tr><td>FOP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify subsytsems of mode change/FOP 7
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Pipeline of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Pipeline of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notify Pipeline of mode change/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notiy EPS of mode change/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change system mode/Notiy EPS of mode change/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Comms mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Comms mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change EPS mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change EPS mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Deployer mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Deployer mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change ADCS mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change ADCS mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Pipeline mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Pipeline mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Payload mode/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Change Payload mode/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Comms mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Comms mode change command
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Pipeline mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Pipeline mode change command
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Payload mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Payload mode change command
</td><td>10:32:34 AM</td></tr><tr><td>The source of "EPS mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/EPS mode change command
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Deployer mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/Deployer mode change command
</td><td>10:32:34 AM</td></tr><tr><td>The source of "ADCS mode change command" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Change mode/ADCS mode change command
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Issue mode change TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change TC/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send mode change TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change TC/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive mode change TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send telemetry datapoints/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send telemetry datapoints/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send telemetry datapoints/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Send mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Store processed images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Store processed images/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Store processed images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Store processed images/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Retrieve processed images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Retrieve processed images/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Retrieve processed images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send telemetry/Retrieve processed images/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive telemetry/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive telemetry/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive telemetry/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive telemetry/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display telemetry/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display telemetry/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Interpret telemetry/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Measure physical quantity/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Measure physical quantity/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Send capture PWM signal/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Send capture PWM signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Capture image/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Capture image/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Receive capture PWM signal/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Receive capture PWM signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Time capture interval/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Capture images/Store raw image/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Process images (nominal power)/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Process images (low power)/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Deployer mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Deployer mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 11 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 11
</td><td>10:32:34 AM</td></tr><tr><td>FIP 12 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FIP 12
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay EPS mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay EPS mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay EPS mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Pipeline mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Pipeline mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Pipeline mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay ADCS mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay ADCS mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay ADCS mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Comms mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Comms mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Comms mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Deployer mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Deployer mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Deployer mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Payload mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Payload mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Receive subsystem mode change report/Relay Payload mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 3
</td><td>10:32:34 AM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 5
</td><td>10:32:34 AM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 4
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Buffer system mode change report/FIP 6
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report/FOP 3
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Collate system mode change report/Flush system mode change report/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Payload mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Payload mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send EPS mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send EPS mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Pipeline mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Pipeline mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send ADCS mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send ADCS mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Comms mode change report/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Send Comms mode change report/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Subsystem mode change reports" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Subsystem mode change reports
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Payload mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Payload mode change report
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Pipeline mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Pipeline mode change report
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Comms mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Comms mode change report
</td><td>10:32:34 AM</td></tr><tr><td>The target of "EPS mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/EPS mode change report
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Deployer mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect system mode change report/Deployer mode change report
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect telemetry datapoints/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect telemetry datapoints/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect telemetry datapoints/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect telemetry datapoints/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Send PWM file transfer signal/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Send PWM file transfer signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Receive PWM file transfer signal/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Receive PWM file transfer signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Appear as file system/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Appear as file system/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Expose files/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Expose files/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send raw images/Expose files/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive raw images/Mount file system/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive raw images/Retrieve files/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive raw images/Retrieve files/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive raw images/Retrieve files/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send processed images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Send processed images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive processed images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Collect telemetry/Collect payload images/Receive processed images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Discriminate Ground Station contact/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Discriminate Ground Station contact/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Poll for Ground Station contact/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Receive beacon signal/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Receive beacon signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Buffer RX signals/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Buffer RX signals/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Attempt Ground Station contact/Buffer RX signals/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Set Areas of Interest/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Measure location/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Send location/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Send location/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Receive location/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Receive location/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Compare location with Areas of Interest/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Compare location with Areas of Interest/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor Areas of Interest/Compare location with Areas of Interest/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/Measure processing progress/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/Send processing completion/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/Send processing completion/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/Receive processing completion/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Monitor image processing/Receive processing completion/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive Area of Interest config TC/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive Area of Interest config TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send Area of Interest configuration TC/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send Area of Interest configuration TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Issue Area of Interest configuration TC/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Broadcast beacon signal/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send payload image request/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send payload image request/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Issue payload image request/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive payload image request/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive payload image request/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1_1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send TM request/FIP 1_1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1_1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send TM request/FOP 1_1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1_1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Issue TM request/FOP 1_1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1_1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive TM request/FIP 1_1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1_1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive TM request/FOP 1_1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send payload images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send payload images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Send payload images/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive payload images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Receive payload images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display payload images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Display payload images/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Interpret payload images/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Store data/FIP 1
</td><td>10:32:34 AM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Store data/FIP 2
</td><td>10:32:34 AM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Store data/FOP 1
</td><td>10:32:34 AM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Store data/FOP 2
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Mode change telemetry transmission" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change telemetry transmission
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "AoI entry" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/AoI entry
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "G/S contact" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/G/S contact
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "AoI exit" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/AoI exit
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Telemetry routing" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Telemetry routing
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Processing complete" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Processing complete
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Mode change TC dump" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change TC dump
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Mode change" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Beacon signal" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Beacon signal
</td><td>10:32:34 AM</td></tr><tr><td>The target of "PL image request" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/PL image request
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Telemetry flush" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Telemetry flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "TM request" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/TM request
</td><td>10:32:34 AM</td></tr><tr><td>The source of "Payload image routing" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Payload image routing
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Payload image flush" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Payload image flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Mode change TC dump" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change TC dump
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Payload image flush" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Payload image flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Payload image request" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Payload image request
</td><td>10:32:34 AM</td></tr><tr><td>The target of "TM request" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/TM request
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Telemetry flush" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Telemetry flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Mode change report flush" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Mode change report flush
</td><td>10:32:34 AM</td></tr><tr><td>The target of "Processed images storage" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Processed images storage
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "G/S contact" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/G/S contact
</td><td>10:32:34 AM</td></tr><tr><td>The target of "ADCS mode change report" (Functional Exchange) is not delegated to a leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/ADCS mode change report
</td><td>10:32:34 AM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Location-AoI match
</td><td>10:32:34 AM</td></tr><tr><td>Both source and target of "Subsystem mode change completion" (Functional Exchange) are not delegated to leaf Physical Function</td><td>Warning</td><td>DCOM_20</td><td>Capella/Design/Completeness</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Subsystem mode change completion
</td><td>10:32:34 AM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td>/obc-model/obc-model/Physical Architecture/Physical Functions/Root Physical Function/Location-AoI non-match
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Ground Station (Physical Component) [Actor][Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Ground Station
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Non-Volatile memory unit (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has On-Board Computer Subsystem Process (Physical Component) [Behavior] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has System mode management group (Physical Component) [Behavior] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Parameter Sensing Process (Physical Component) [Behavior] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Parameter Sensing Process
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has Comms Module (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms Module
</td><td>10:32:34 AM</td></tr><tr><td>CapabilityRealization 1 (Capability Realization) has OBC MCU (Physical Component) [Node] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1
/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>10:32:34 AM</td></tr><tr><td>[ES] System Mode Change Physical Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1/[ES] System Mode Change Physical Scenario
</td><td>10:32:34 AM</td></tr><tr><td>[ES] Mission Activities Physical Scenario (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td>/obc-model/obc-model/Physical Architecture/Capabilities/CapabilityRealization 1/[ES] Mission Activities Physical Scenario
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Imaging & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Imaging from SSL1 Stage 1
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Processing LP & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Processing from SSL1 Stage 1
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Send has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Idling from SSL1 Stage 2
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Send has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Idling from SSL1 Stage 3
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Imaging & Downlink has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/In-Orbit Operation/region/Immediate Mission Imaging from SSL1 Stage 3
</td><td>10:32:34 AM</td></tr><tr><td>[StateTransiton] to Idle has its source and target stored in concurrent region.</td><td>Warning</td><td>DWF_SM_10</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/System State Machine/Default Region/[Unnamed element]
</td><td>10:32:34 AM</td></tr><tr><td>UART (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/UART
</td><td>10:32:34 AM</td></tr><tr><td>Analogue Link (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Analogue Link
</td><td>10:32:34 AM</td></tr><tr><td>I2C (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/I2C
</td><td>10:32:34 AM</td></tr><tr><td>QSPI (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/QSPI
</td><td>10:32:34 AM</td></tr><tr><td>I2C (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/I2C
</td><td>10:32:34 AM</td></tr><tr><td>PWM Link (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/PWM Link
</td><td>10:32:34 AM</td></tr><tr><td>I2C (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/I2C
</td><td>10:32:34 AM</td></tr><tr><td>USB Link (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/USB Link
</td><td>10:32:34 AM</td></tr><tr><td>Attitude Determination and Control Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure location) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send location) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change ADCS mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send ADCS mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change ADCS mode) that must be referenced as Operational Activities/Functions in Actuate.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Actuate
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send ADCS mode change report) that must be referenced as Operational Activities/Functions in Actuate.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Attitude Determination and Control Subsystem Process/ADCS State Machine/Default Region/Actuate
</td><td>10:32:34 AM</td></tr><tr><td>Communications Subsystem Behaviour (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Behaviour
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send mode change report) that must be referenced as Operational Activities/Functions in Send.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Behaviour/Comms State Machine/Default Region/Send
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send telemetry datapoints) that must be referenced as Operational Activities/Functions in Send.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Behaviour/Comms State Machine/Default Region/Send
</td><td>10:32:34 AM</td></tr><tr><td>StateTransiton to Receive is triggered by an element which is not referencable (G/S contact).</td><td>Warning</td><td>DWF_SM_09</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Communications Subsystem Behaviour/Comms State Machine/Default Region/Link Loop Entry
</td><td>10:32:34 AM</td></tr><tr><td>Electrical Power Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Electrical Power Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change EPS mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Electrical Power Subsystem Process/EPS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send EPS mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Electrical Power Subsystem Process/EPS State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change EPS mode) that must be referenced as Operational Activities/Functions in High-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Electrical Power Subsystem Process/EPS State Machine/Default Region/High-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send EPS mode change report) that must be referenced as Operational Activities/Functions in High-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Electrical Power Subsystem Process/EPS State Machine/Default Region/High-Power
</td><td>10:32:34 AM</td></tr><tr><td>Mechanical Deployment Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Mechanical Deployment Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Deployer mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Mechanical Deployment Subsystem Process/Deployer State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Deployer mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Mechanical Deployment Subsystem Process/Deployer State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Deployer mode) that must be referenced as Operational Activities/Functions in Deploy.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Mechanical Deployment Subsystem Process/Deployer State Machine/Default Region/Deploy
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Deployer mode change report) that must be referenced as Operational Activities/Functions in Deploy.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Mechanical Deployment Subsystem Process/Deployer State Machine/Default Region/Deploy
</td><td>10:32:34 AM</td></tr><tr><td>On-Board Computer Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Operational shall not reference functions (Collect telemetry) which are not allocated on the component owning the state Machine (On-Board Computer Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Operational shall not reference functions (Change system mode) which are not allocated on the component owning the state Machine (On-Board Computer Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Operational shall not reference functions (Collate system mode change report) which are not allocated on the component owning the state Machine (On-Board Computer Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Operational shall not reference functions (Receive subsystem mode change report) which are not allocated on the component owning the state Machine (On-Board Computer Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change system mode) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Compare location with Areas of Interest) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive location) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive processing completion) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Set Areas of Interest) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Collate system mode change report) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive subsystem mode change report) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Collect telemetry datapoints) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Store processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Retrieve processed images) that must be referenced as Operational Activities/Functions in Operational.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/OBC State Machine/Default Region/Operational
</td><td>10:32:34 AM</td></tr><tr><td>System mode management group (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>System mode management group (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>System mode management group (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>Comms mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Comms mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>Comms mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Comms mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Comms mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Comms mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Deployer mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Deployer mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>Deployer mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Deployer mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Deployer mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Deployer mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>ADCS mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/ADCS mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>ADCS mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/ADCS mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>ADCS mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/ADCS mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Payload mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Payload mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>Payload mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Payload mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Payload mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Payload mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>System mode manager (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode manager
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>System mode manager (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode manager
</td><td>10:32:34 AM</td></tr><tr><td>System mode manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode manager
</td><td>10:32:34 AM</td></tr><tr><td>EPS mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/EPS mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>EPS mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/EPS mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>EPS mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/EPS mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Pipeline mode change notifier (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Pipeline mode change notifier
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>Pipeline mode change notifier (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Pipeline mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>Pipeline mode change notifier (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/Pipeline mode change notifier
</td><td>10:32:34 AM</td></tr><tr><td>System mode change report collector (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent System mode management group (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode change report collector
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group
</td><td>10:32:34 AM</td></tr><tr><td>System mode change report collector (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode change report collector
</td><td>10:32:34 AM</td></tr><tr><td>System mode change report collector (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/System mode management group/System mode change report collector
</td><td>10:32:34 AM</td></tr><tr><td>Storage Behaviour (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Storage Behaviour
</td><td>10:32:34 AM</td></tr><tr><td>Storage Behaviour (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Storage Behaviour
</td><td>10:32:34 AM</td></tr><tr><td>Area of Interest manager (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Area of Interest manager
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>Area of Interest manager (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Area of Interest manager
</td><td>10:32:34 AM</td></tr><tr><td>Area of Interest manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Area of Interest manager
</td><td>10:32:34 AM</td></tr><tr><td>Ground Station contact manager (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Ground Station contact manager
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>Ground Station contact manager (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Ground Station contact manager
</td><td>10:32:34 AM</td></tr><tr><td>Ground Station contact manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Ground Station contact manager
</td><td>10:32:34 AM</td></tr><tr><td>Telemetry collector (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry collector
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>Telemetry collector (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry collector
</td><td>10:32:34 AM</td></tr><tr><td>Telemetry collector (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Telemetry collector
</td><td>10:32:34 AM</td></tr><tr><td>Processing progress manager (PhysicalComponent) of Nature BEHAVIOR should not be contained and deployed in the same parent On-Board Computer Subsystem Process (PhysicalComponent)</td><td>Warning</td><td>DWF_DC_44</td><td>Capella/Design/Well-Formedness/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Processing progress manager
/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>Processing progress manager (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Processing progress manager
</td><td>10:32:34 AM</td></tr><tr><td>Processing progress manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/On-Board Computer Subsystem Process/Processing progress manager
</td><td>10:32:34 AM</td></tr><tr><td>OBC MCU (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>10:32:34 AM</td></tr><tr><td>OBC MCU (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>PP 3 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 3
</td><td>10:32:34 AM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 4
</td><td>10:32:34 AM</td></tr><tr><td>PP 5 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 5
</td><td>10:32:34 AM</td></tr><tr><td>PP 6 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 6
</td><td>10:32:34 AM</td></tr><tr><td>PP 7 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 7
</td><td>10:32:34 AM</td></tr><tr><td>PP 8 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/OBC MCU/PP 8
</td><td>10:32:34 AM</td></tr><tr><td>Comms Module (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms Module
</td><td>10:32:34 AM</td></tr><tr><td>Comms Module (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms Module
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Comms Module/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>Non-Volatile memory unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>10:32:34 AM</td></tr><tr><td>Non-Volatile memory unit (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Non-Volatile memory unit/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>Sensors (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors
</td><td>10:32:34 AM</td></tr><tr><td>Sensors (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Sensors/PP 2
</td><td>10:32:34 AM</td></tr><tr><td>Parameter Sensing Process (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Parameter Sensing Process
</td><td>10:32:34 AM</td></tr><tr><td>Parameter Sensing Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Parameter Sensing Process
</td><td>10:32:34 AM</td></tr><tr><td>Payload Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Payload mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Payload mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Imaging shall not reference functions (Capture images) which are not allocated on the component owning the state Machine (Payload Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Imaging shall not reference functions (Send raw images) which are not allocated on the component owning the state Machine (Payload Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send raw images) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Payload mode) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Payload mode change report) that must be referenced as Operational Activities/Functions in Imaging.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Subsystem Process/Payload State Machine/Default Region/Imaging
</td><td>10:32:34 AM</td></tr><tr><td>Software Pipeline Subsystem Process (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Idle.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Idle
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Processing shall not reference functions (Receive raw images) which are not allocated on the component owning the state Machine (Software Pipeline Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive raw images) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure processing progress) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processing completion) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processed images) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Processing.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing
</td><td>10:32:34 AM</td></tr><tr><td>doActivity of Processing Low-Power shall not reference functions (Receive raw images) which are not allocated on the component owning the state Machine (Software Pipeline Subsystem Process) or one of its subcomponents.</td><td>Warning</td><td>DWF_SM_08</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Receive raw images) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Measure processing progress) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processing completion) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send processed images) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Change Pipeline mode) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>doActivity reference (Send Pipeline mode change report) that must be referenced as Operational Activities/Functions in Processing Low-Power.</td><td>Warning</td><td>DWF_SM_14</td><td>Capella/Design/Well-Formedness/State Machines</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Software Pipeline Subsystem Process/Pipeline State Machine/Default Region/Processing Low-Power
</td><td>10:32:34 AM</td></tr><tr><td>Payload Camera (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Camera
</td><td>10:32:34 AM</td></tr><tr><td>Payload Camera (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Camera
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Camera/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Payload Camera/PP 2
</td><td>10:32:34 AM</td></tr><tr><td>Pipeline Computer (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Pipeline Computer
</td><td>10:32:34 AM</td></tr><tr><td>Pipeline Computer (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Pipeline Computer
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Pipeline Computer/PP 1
</td><td>10:32:34 AM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Pipeline Computer/PP 2
</td><td>10:32:34 AM</td></tr><tr><td>Camera Behaviour (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Camera Behaviour
</td><td>10:32:34 AM</td></tr><tr><td>Camera Behaviour (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/Camera Behaviour
</td><td>10:32:34 AM</td></tr><tr><td>EPS MCU (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/EPS MCU
</td><td>10:32:34 AM</td></tr><tr><td>EPS MCU (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/EPS MCU
</td><td>10:32:34 AM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td>/obc-model/obc-model/Physical Architecture/Structure/Physical System/EPS MCU/PP 1
</td><td>10:32:34 AM</td></tr>