// Seed: 1487126431
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input tri id_2,
    output tri0 id_3,
    input wand id_4,
    input tri1 id_5
);
  assign id_0 = id_5;
  wire id_7;
  ;
  wire id_8;
  assign id_1 = -1;
  assign module_2.id_4 = 0;
  localparam id_9 = -1 == -1;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_6;
endmodule
module module_2 (
    output logic id_0,
    input wire id_1
    , id_16,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7,
    output wor id_8,
    input wor id_9,
    input wire id_10,
    input wor id_11,
    output wire id_12,
    input wor id_13,
    input supply0 id_14
);
  wire id_17;
  logic [-1 : 1 'b0] id_18;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_6,
      id_12,
      id_2,
      id_13
  );
  initial
    if (-1)
      if (1) begin : LABEL_0
        disable id_19;
      end else id_0 <= -1;
endmodule
