{
    "code": "module TopModule (\n    input wire a,  // 1-bit input\n    input wire b,  // 1-bit input\n    input wire c,  // 1-bit input\n    input wire d,  // 1-bit input\n    input wire e,  // 1-bit input\n    output wire [24:0] out  // 25-bit output\n);\n\n    assign out[24] = ~(a ^ a);\n    assign out[23] = ~(a ^ b);\n    assign out[22] = ~(a ^ c);\n    assign out[21] = ~(a ^ d);\n    assign out[20] = ~(a ^ e);\n    assign out[19] = ~(b ^ b);\n    assign out[18] = ~(b ^ c);\n    assign out[17] = ~(b ^ d);\n    assign out[16] = ~(b ^ e);\n    assign out[15] = ~(c ^ c);\n    assign out[14] = ~(c ^ d);\n    assign out[13] = ~(c ^ e);\n    assign out[12] = ~(d ^ d);\n    assign out[11] = ~(d ^ e);\n    assign out[10] = ~(e ^ e);\n\nendmodule",
    "test_results": {
        "num_mismatch": 99,
        "passfail": "R"
    }
}