/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [17:0] _02_;
  reg [23:0] _03_;
  reg [7:0] _04_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[168] ? celloutsig_1_1z[7] : _00_;
  assign celloutsig_0_8z = celloutsig_0_4z[1] ? celloutsig_0_1z[3] : celloutsig_0_3z[2];
  assign celloutsig_0_0z = ~(in_data[71] & in_data[61]);
  assign celloutsig_1_6z = ~celloutsig_1_5z[2];
  assign celloutsig_0_2z = ~in_data[29];
  assign celloutsig_0_23z = ~((celloutsig_0_12z[7] | celloutsig_0_15z) & celloutsig_0_12z[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_10z[5] | celloutsig_1_1z[9]) & (celloutsig_1_6z | celloutsig_1_13z[6]));
  assign celloutsig_0_15z = ~((celloutsig_0_5z | celloutsig_0_3z[6]) & (celloutsig_0_2z | celloutsig_0_13z[1]));
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_25z;
  assign out_data[4:0] = _13_;
  reg [5:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 6'h00;
    else _14_ <= in_data[151:146];
  assign { _01_[5:4], _00_, _01_[2:0] } = _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 18'h00000;
    else _02_ <= in_data[164:147];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 24'h000000;
    else _03_ <= { celloutsig_0_7z[10:7], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_3z[6:1] & celloutsig_0_1z;
  assign celloutsig_0_9z = in_data[5:2] === { in_data[87], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_16z } === { celloutsig_0_17z[4:2], celloutsig_0_27z };
  assign celloutsig_1_19z = { celloutsig_1_5z[5:2], celloutsig_1_13z, celloutsig_1_2z } >= { celloutsig_1_10z[7:3], 1'h0, celloutsig_1_5z };
  assign celloutsig_0_27z = { celloutsig_0_10z[7:4], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_26z } || { in_data[37:27], celloutsig_0_20z };
  assign celloutsig_0_31z = { celloutsig_0_16z[1:0], celloutsig_0_3z } < { celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = { _01_[5:4], _00_ } % { 1'h1, celloutsig_1_1z[4:3] };
  assign celloutsig_1_5z = { _01_[5:4], _00_, _01_[2:0] } % { 1'h1, _01_[4], _00_, celloutsig_1_4z };
  assign celloutsig_0_37z = { celloutsig_0_28z, celloutsig_0_32z } % { 1'h1, _03_[20:19], celloutsig_0_31z };
  assign celloutsig_1_7z = { celloutsig_1_1z[8:2], celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[3], celloutsig_1_5z };
  assign celloutsig_0_16z = _03_[2:0] % { 1'h1, celloutsig_0_7z[11:10] };
  assign celloutsig_0_18z = celloutsig_0_3z % { 1'h1, celloutsig_0_3z[5:1], celloutsig_0_5z };
  assign celloutsig_0_32z = ~ _04_[7:5];
  assign celloutsig_1_8z = ~ in_data[124:122];
  assign celloutsig_0_1z = ~ in_data[16:11];
  assign celloutsig_0_25z = _03_[9:5] | celloutsig_0_4z[5:1];
  assign celloutsig_0_5z = & celloutsig_0_3z[6:1];
  assign celloutsig_0_20z = celloutsig_0_8z & celloutsig_0_12z[8];
  assign celloutsig_1_1z = in_data[187:177] >> in_data[183:173];
  assign celloutsig_1_13z = { celloutsig_1_7z[6:3], celloutsig_1_8z } << _02_[14:8];
  assign celloutsig_0_17z = { celloutsig_0_12z[5], celloutsig_0_10z } << _03_[20:9];
  assign celloutsig_0_26z = celloutsig_0_10z[5:0] << { celloutsig_0_18z[6:2], celloutsig_0_23z };
  assign celloutsig_0_49z = { celloutsig_0_37z[1:0], celloutsig_0_31z } - celloutsig_0_18z[6:4];
  assign celloutsig_0_12z = { _03_[11:10], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } - { in_data[66:58], celloutsig_0_0z };
  assign celloutsig_0_13z = { _03_[16:10], celloutsig_0_2z } - _03_[16:9];
  assign celloutsig_0_3z = { celloutsig_0_1z[4:2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } - in_data[27:21];
  assign celloutsig_0_7z = { in_data[61:54], celloutsig_0_6z } ~^ { celloutsig_0_6z[3:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_7z[14:4] ^ in_data[19:9];
  assign { celloutsig_1_10z[8:3], celloutsig_1_10z[9], celloutsig_1_10z[14:10] } = { celloutsig_1_5z, celloutsig_1_2z, in_data[172:168] } ^ { _02_[9:4], _02_[10], _02_[15:11] };
  assign _01_[3] = _00_;
  assign celloutsig_1_10z[2:0] = 3'h0;
  assign { out_data[128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
