<profile>

<section name = "Vitis HLS Report for 'adap_fir_Pipeline_Shift_Accum_Loop'" level="0">
<item name = "Date">Sun Nov  3 12:02:31 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">adap_fir_proj</item>
<item name = "Solution">adap_fir (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">128, 128, 1.280 us, 1.280 us, 128, 128, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Shift_Accum_Loop">126, 126, 12, 5, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 155, -</column>
<column name="Register">-, -, 286, 32, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln25_fu_180_p2">+, 0, 0, 14, 6, 2</column>
<column name="add_ln30_fu_169_p2">+, 0, 0, 13, 5, 2</column>
<column name="ap_condition_343">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_346">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_163_p2">icmp, 0, 0, 14, 6, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_50">9, 2, 32, 64</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_mul_pn_reg_114">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_acc_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 6, 12</column>
<column name="i_fu_54">9, 2, 6, 12</column>
<column name="shift_reg_address0">20, 4, 5, 20</column>
<column name="shift_reg_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_1_reg_270">32, 0, 32, 0</column>
<column name="acc_fu_50">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_mul_pn_reg_114">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_mul_pn_reg_114">32, 0, 32, 0</column>
<column name="coeffs_1_load_reg_255">32, 0, 32, 0</column>
<column name="i_1_reg_222">6, 0, 6, 0</column>
<column name="i_cast1_reg_231">6, 0, 64, 58</column>
<column name="i_fu_54">6, 0, 6, 0</column>
<column name="icmp_ln26_reg_236">1, 0, 1, 0</column>
<column name="shift_reg_load_reg_250">32, 0, 32, 0</column>
<column name="tmp_reg_227">1, 0, 1, 0</column>
<column name="tmp_reg_227">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_151_p_din0">out, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_151_p_din1">out, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_151_p_opcode">out, 2, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_151_p_dout0">in, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_151_p_ce">out, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_102_p_din0">out, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_102_p_din1">out, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_102_p_dout0">in, 32, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="grp_fu_102_p_ce">out, 1, ap_ctrl_hs, adap_fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="mul">in, 32, ap_none, mul, scalar</column>
<column name="x">in, 32, ap_none, x, scalar</column>
<column name="acc_out">out, 32, ap_vld, acc_out, pointer</column>
<column name="acc_out_ap_vld">out, 1, ap_vld, acc_out, pointer</column>
<column name="shift_reg_address0">out, 5, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_we0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_d0">out, 32, ap_memory, shift_reg, array</column>
<column name="shift_reg_q0">in, 32, ap_memory, shift_reg, array</column>
<column name="coeffs_1_address0">out, 5, ap_memory, coeffs_1, array</column>
<column name="coeffs_1_ce0">out, 1, ap_memory, coeffs_1, array</column>
<column name="coeffs_1_q0">in, 32, ap_memory, coeffs_1, array</column>
</table>
</item>
</section>
</profile>
