# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do bcd_to_7segment_decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/17.0/lab_12 {C:/intelFPGA_lite/17.0/lab_12/bcd_to_7segment_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:33 on Jan 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/17.0/lab_12" C:/intelFPGA_lite/17.0/lab_12/bcd_to_7segment_decoder.sv 
# -- Compiling module bcd_to_7segment_decoder
# 
# Top level modules:
# 	bcd_to_7segment_decoder
# End time: 14:53:33 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bcd_to_7segment_decoder
# vsim work.bcd_to_7segment_decoder 
# Start time: 14:53:44 on Jan 03,2023
# Loading sv_std.std
# Loading work.bcd_to_7segment_decoder
vsim work.bcd_to_7segment_decoder
# End time: 14:53:49 on Jan 03,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.bcd_to_7segment_decoder 
# Start time: 14:53:49 on Jan 03,2023
# Loading sv_std.std
# Loading work.bcd_to_7segment_decoder
wave create -driver freeze -pattern constant -value 0001 -range 3 0 -starttime 0ns -endtime 1000ns sim:/bcd_to_7segment_decoder/bcd
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position insertpoint  \
sim:/bcd_to_7segment_decoder/seven
run -all
force -freeze {sim:/bcd_to_7segment_decoder/bcd[0]} 0 0, 1 {50 ps} -r 100
wave create -driver freeze -pattern constant -value 0010 -range 3 0 -starttime 0ns -endtime 1000ns sim:/bcd_to_7segment_decoder/bcd
add wave -position insertpoint  \
sim:/bcd_to_7segment_decoder/seven
# End time: 15:58:35 on Jan 03,2023, Elapsed time: 1:04:46
# Errors: 0, Warnings: 0
wave editwrite -file C:/intelFPGA_lite/17.0/lab_12/simulation/modelsim/wave.do
