# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ipshared/fdb3/sim/one_bit_full_adder.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_0/sim/Four_Bit_Adder_one_bit_full_adder_0_0.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_1/sim/Four_Bit_Adder_one_bit_full_adder_0_1.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_2/sim/Four_Bit_Adder_one_bit_full_adder_0_2.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_3/sim/Four_Bit_Adder_one_bit_full_adder_0_3.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_0/sim/Four_Bit_Adder_xlslice_0_0.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_1_0/sim/Four_Bit_Adder_xlslice_1_0.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_1/sim/Four_Bit_Adder_xlslice_0_1.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_2/sim/Four_Bit_Adder_xlslice_0_2.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_3/sim/Four_Bit_Adder_xlslice_0_3.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_4/sim/Four_Bit_Adder_xlslice_0_4.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_5/sim/Four_Bit_Adder_xlslice_0_5.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_6/sim/Four_Bit_Adder_xlslice_0_6.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlconcat_0_0/sim/Four_Bit_Adder_xlconcat_0_0.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/sim/Four_Bit_Adder.v" \
"../../../../Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hdl/Four_Bit_Adder_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
