$date
	Thu Apr 03 09:20:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module m1 $end
$var wire 1 % gnd $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 ! out $end
$var wire 1 $ s $end
$var wire 1 & sbar $end
$var wire 1 ' vdd $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
0(
0#
1"
#30
1#
#40
0!
1(
0&
1$
0#
0"
#50
1!
0)
1#
#60
0!
1)
0#
1"
#70
1!
0)
1#
#80
