
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.26

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.38 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.37 target latency y_out[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: iteration[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.55    0.42    1.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.55    0.00    1.66 ^ iteration[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00    0.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16    0.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.38 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.38   clock reconvergence pessimism
                          0.32    0.69   library removal time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: z_in[15] (input port clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v z_in[15] (in)
                                         z_in[15] (net)
                  0.00    0.00    0.20 v input40/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.19    0.17    0.19    0.39 v input40/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net41 (net)
                  0.17    0.00    0.39 v _1589_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.14    0.14    0.53 ^ _1589_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0207_ (net)
                  0.14    0.00    0.53 ^ _1590_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.09    0.08    0.60 v _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.09    0.00    0.60 v z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00    0.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16    0.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.38 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.38   clock reconvergence pessimism
                          0.05    0.42   library hold time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y_out[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.55    0.42    1.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.55    0.00    1.66 ^ y_out[15]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.66   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21   10.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00   10.21 ^ clkbuf_3_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.16   10.37 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00   10.37 ^ y_out[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.37   clock reconvergence pessimism
                         -0.05   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00    0.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16    0.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.38 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.10    0.41    0.64    1.02 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    1.02 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.17    0.25    1.26 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.17    0.00    1.26 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.10    1.36 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.12    0.00    1.36 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.17    0.20    0.24    1.60 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.00    1.60 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.86 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.86 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.08 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    2.08 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    2.33 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    2.33 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.28    2.61 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.61 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.24    2.86 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.86 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    2.96 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.96 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.19    0.11    3.07 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.19    0.00    3.07 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.36    3.43 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.10    0.00    3.43 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.39    3.82 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.18    0.00    3.82 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    3.98 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    3.98 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    4.23 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    4.23 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    4.41 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.25    0.00    4.41 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.20    0.15    4.55 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.55 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.16    0.39    4.94 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.16    0.00    4.94 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    5.18 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    5.18 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.22    5.40 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.30    0.00    5.40 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.34    5.75 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.75 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    5.95 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.95 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21   10.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00   10.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16   10.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.38 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.38   clock reconvergence pessimism
                         -0.17   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y_out[15]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.55    0.42    1.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.55    0.00    1.66 ^ y_out[15]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.66   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21   10.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00   10.21 ^ clkbuf_3_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.16   10.37 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00   10.37 ^ y_out[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.37   clock reconvergence pessimism
                         -0.05   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00    0.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16    0.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00    0.38 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.10    0.41    0.64    1.02 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    1.02 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.17    0.25    1.26 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.17    0.00    1.26 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.10    1.36 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.12    0.00    1.36 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.17    0.20    0.24    1.60 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.00    1.60 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.86 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.86 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.08 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    2.08 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    2.33 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    2.33 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.28    2.61 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.61 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.24    2.86 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.86 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    2.96 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.96 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.19    0.11    3.07 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.19    0.00    3.07 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.36    3.43 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.10    0.00    3.43 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.39    3.82 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.18    0.00    3.82 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    3.98 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    3.98 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    4.23 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    4.23 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    4.41 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.25    0.00    4.41 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.20    0.15    4.55 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.55 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.16    0.39    4.94 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.16    0.00    4.94 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    5.18 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    5.18 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.22    5.40 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.30    0.00    5.40 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.34    5.75 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.75 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    5.95 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.95 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.21   10.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.23    0.00   10.21 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.16   10.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.38 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.38   clock reconvergence pessimism
                         -0.17   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.95   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.92728590965271

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6883

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.216626837849617

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9710

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.38 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.64    1.02 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.26 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.10    1.36 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.60 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.25    1.86 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.22    2.08 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    2.33 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.28    2.61 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.24    2.86 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.10    2.96 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    3.07 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.36    3.43 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.39    3.82 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.16    3.98 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.25    4.23 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.18    4.41 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.15    4.55 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.39    4.94 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.24    5.18 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    5.40 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.34    5.75 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    5.95 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    5.95 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           5.95   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.21   10.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.38 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.38 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.38   clock reconvergence pessimism
  -0.17   10.20   library setup time
          10.20   data required time
---------------------------------------------------------
          10.20   data required time
          -5.95   data arrival time
---------------------------------------------------------
           4.26   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: z[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.38 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.38 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.79 v z[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.99 v _1601_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.99 v z[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.38 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.38 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.38   clock reconvergence pessimism
   0.05    0.43   library hold time
           0.43   data required time
---------------------------------------------------------
           0.43   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3718

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3766

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.9479

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.2559

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
71.552985

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.66e-02   1.81e-02   6.51e-08   4.46e-02  14.6%
Combinational          1.61e-01   8.68e-02   2.44e-07   2.47e-01  81.1%
Clock                  8.21e-03   4.71e-03   5.23e-07   1.29e-02   4.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.95e-01   1.10e-01   8.32e-07   3.05e-01 100.0%
                          64.1%      35.9%       0.0%
