# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {test.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:49 on Nov 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." test.vo 
# -- Compiling module testtop
# 
# Top level modules:
# 	testtop
# End time: 19:20:49 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/test_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:40 on Nov 20,2025
# vlog -reportprogress 300 -work work C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/test_tb.v 
# -- Compiling module tb_accelerometer_controller
# 
# Top level modules:
# 	tb_accelerometer_controller
# End time: 19:21:40 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_accelerometer_controller
# vsim work.tb_accelerometer_controller 
# Start time: 19:21:44 on Nov 20,2025
# Loading work.tb_accelerometer_controller
# ** Error: (vsim-3033) C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/test_tb.v(32): Instantiation of 'accelerometer_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_accelerometer_controller File: C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/test_tb.v
#         Searched libraries:
#             C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/gate_work
# Error loading design
# End time: 19:21:45 on Nov 20,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# from simulation/modelsim directory (or adjust paths)
vlib gate_work
# ** Warning: (vlib-34) Library already exists at "gate_work".
vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini

# 1) compile Quartus library models if needed (Cyclone V atoms, etc.)
#    (Path depends on your Intel/Quartus install)
vlog "C:\intelFPGA_lite\18.1\quartus\eda\sim_lib\cyclonev_atoms.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:39 on Nov 20,2025
# vlog -reportprogress 300 C:intelFPGA_lite8.1quartusedasim_libcyclonev_atoms.v 
# ** Error: (vlog-7) Failed to open design unit file "C:intelFPGA_lite8.1quartusedasim_libcyclonev_atoms.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:27:39 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog "C:\intelFPGA_lite\18.1\quartus\eda\sim_lib\altera_primitives.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:39 on Nov 20,2025
# vlog -reportprogress 300 C:intelFPGA_lite8.1quartusedasim_libltera_primitives.v 
# ** Error: (vlog-7) Failed to open design unit file "C:intelFPGA_lite8.1quartusedasim_libltera_primitives.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:27:39 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.

# 2) compile the synthesized gate-level netlist
vlog C:\AlteraPrj\Project3\Module4_test\simulation\modelsim\test.vo
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:39 on Nov 20,2025
# vlog -reportprogress 300 C:AlteraPrjProject3Module4_testsimulationmodelsim	est.vo 
# ** Error: (vlog-7) Failed to open design unit file "C:AlteraPrjProject3Module4_testsimulationmodelsim	est.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:27:39 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.


# 3) compile the testbench
vlog test_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:21 on Nov 20,2025
# vlog -reportprogress 300 test_tb.v 
# -- Compiling module tb_accelerometer_controller
# 
# Top level modules:
# 	tb_accelerometer_controller
# End time: 19:30:21 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# 4) run sim
vsim work.tb_accelerometer_controller
# vsim work.tb_accelerometer_controller 
# Start time: 19:30:21 on Nov 20,2025
# Loading work.tb_accelerometer_controller
# ** Error: (vsim-3033) test_tb.v(32): Instantiation of 'accelerometer_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_accelerometer_controller File: test_tb.v
#         Searched libraries:
#             C:/AlteraPrj/Project3/Module4_test/simulation/modelsim/gate_work
# Error loading design
run -all
# End time: 19:30:21 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!

