<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='276' type='llvm::MachineInstr * llvm::SIRegisterInfo::findReachingDef(llvm::Register Reg, unsigned int SubReg, llvm::MachineInstr &amp; Use, llvm::MachineRegisterInfo &amp; MRI, llvm::LiveIntervals * LIS) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='275'>// Find reaching register definition</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='133' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='149' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='163' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2166' ll='2218' type='llvm::MachineInstr * llvm::SIRegisterInfo::findReachingDef(llvm::Register Reg, unsigned int SubReg, llvm::MachineInstr &amp; Use, llvm::MachineRegisterInfo &amp; MRI, llvm::LiveIntervals * LIS) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2165'>// Find reaching register definition</doc>
