############################################################
# GlobalRegAlloc arm_syscall_write
############################################################
# REGSTATS arm_syscall_write      all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_read
############################################################
# REGSTATS arm_syscall_read       all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_open
############################################################
# REGSTATS arm_syscall_open       all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_close
############################################################
# REGSTATS arm_syscall_close      all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_lseek
############################################################
# REGSTATS arm_syscall_lseek      all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_brk
############################################################
# REGSTATS arm_syscall_brk        all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc arm_syscall_exit
############################################################
# REGSTATS arm_syscall_exit       all:  0  0  glo:  0  0  loc:  0  0
############################################################
# GlobalRegAlloc exit
############################################################
# REGSTATS exit                   all:  0  1  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc brk
############################################################
# REGSTATS brk                    all:  1  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc open
############################################################
# REGSTATS open                   all:  1  3  glo:  0  0  loc:  0  3
############################################################
# GlobalRegAlloc close
############################################################
# REGSTATS close                  all:  1  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc write
############################################################
# REGSTATS write                  all:  1  2  glo:  0  0  loc:  0  3
############################################################
# GlobalRegAlloc read
############################################################
# REGSTATS read                   all:  1  2  glo:  0  0  loc:  0  3
############################################################
# GlobalRegAlloc lseek
############################################################
# REGSTATS lseek                  all:  1  2  glo:  0  0  loc:  0  3
############################################################
# GlobalRegAlloc putchar
############################################################
# REGSTATS putchar                all:  0  1  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc writeln
############################################################
# REGSTATS writeln                all:  0  2  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc puts
############################################################
# REGSTATS puts                   all:  0  1  glo:  0  2  loc:  0  1
############################################################
# GlobalRegAlloc print_num
############################################################
# REGSTATS print_num              all:  0  1  glo:  1  1  loc:  0  3
############################################################
# GlobalRegAlloc print_num_ln
############################################################
# REGSTATS print_num_ln           all:  0  1  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc print_hex_num
############################################################
# REGSTATS print_hex_num          all:  0  1  glo:  1  1  loc:  0  1
############################################################
# GlobalRegAlloc print_hex_num_ln
############################################################
# REGSTATS print_hex_num_ln       all:  0  1  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc free
############################################################
# REGSTATS free                   all:  0  1  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc malloc
############################################################
# REGSTATS malloc                 all:  0  1  glo:  4  1  loc:  0  2
############################################################
# GlobalRegAlloc mymemset
############################################################
# REGSTATS mymemset               all:  0  3  glo:  0  4  loc:  0  1
############################################################
# GlobalRegAlloc mymemcpy
############################################################
# REGSTATS mymemcpy               all:  0  3  glo:  0  4  loc:  0  1
############################################################
# GlobalRegAlloc njGetWidth
############################################################
# REGSTATS njGetWidth             all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njGetHeight
############################################################
# REGSTATS njGetHeight            all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njIsColor
############################################################
# REGSTATS njIsColor              all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njGetImage
############################################################
# REGSTATS njGetImage             all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njGetImageSize
############################################################
# REGSTATS njGetImageSize         all:  0  0  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc njClip
############################################################
# REGSTATS njClip                 all:  0  1  glo:  0  1  loc:  0  1
############################################################
# GlobalRegAlloc njRowIDCT
############################################################
# REGSTATS njRowIDCT              all:  0  1  glo:  0  8  loc:  0 10
############################################################
# GlobalRegAlloc njColIDCT
############################################################
# REGSTATS njColIDCT              all:  1  3  glo:  2 10  loc: 10  9
############################################################
# GlobalRegAlloc __static_1_njShowBits
############################################################
# REGSTATS __static_1_njShowBits   all:  0  1  glo:  0  2  loc:  0  3
############################################################
# GlobalRegAlloc njSkipBits
############################################################
# REGSTATS njSkipBits             all:  1  0  glo:  1  0  loc:  0  2
############################################################
# GlobalRegAlloc njGetBits
############################################################
# REGSTATS njGetBits              all:  1  0  glo:  0  0  loc:  2  0
############################################################
# GlobalRegAlloc njByteAlign
############################################################
# REGSTATS njByteAlign            all:  0  0  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc __static_2_njSkip
############################################################
# REGSTATS __static_2_njSkip      all:  0  1  glo:  0  0  loc:  0  3
############################################################
# GlobalRegAlloc njDecode16
############################################################
# REGSTATS njDecode16             all:  0  1  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc __static_3_njDecodeLength
############################################################
# REGSTATS __static_3_njDecodeLength   all:  1  0  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc njSkipMarker
############################################################
# REGSTATS njSkipMarker           all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njDecodeSOF
############################################################
# REGSTATS njDecodeSOF            all:  2  0  glo:  4  1  loc:  0  3
############################################################
# GlobalRegAlloc njDecodeDHT
############################################################
# REGSTATS njDecodeDHT            all:  0  0  glo:  5  6  loc:  0  3
############################################################
# GlobalRegAlloc njDecodeDQT
############################################################
# REGSTATS njDecodeDQT            all:  0  0  glo:  0  3  loc:  0  2
############################################################
# GlobalRegAlloc njDecodeDRI
############################################################
# REGSTATS njDecodeDRI            all:  1  0  glo:  0  0  loc:  0  2
############################################################
# GlobalRegAlloc njGetVLC
############################################################
# REGSTATS njGetVLC               all:  0  2  glo:  4  4  loc:  0  2
############################################################
# GlobalRegAlloc njDecodeBlock
############################################################
# REGSTATS njDecodeBlock          all:  1  2  glo:  3  2  loc:  1  3
############################################################
# GlobalRegAlloc njDecodeScan
############################################################
# REGSTATS njDecodeScan           all:  0  0  glo:  8  1  loc:  0  3
############################################################
# GlobalRegAlloc njUpsampleH
############################################################
# REGSTATS njUpsampleH            all:  2  0  glo:  7  0  loc:  2  3
############################################################
# GlobalRegAlloc njUpsampleV
############################################################
# REGSTATS njUpsampleV            all:  2  0  glo:  9  0  loc:  4  3
############################################################
# GlobalRegAlloc njConvert
############################################################
# REGSTATS njConvert              all:  1  0  glo: 11  0  loc:  3  2
############################################################
# GlobalRegAlloc njInit
############################################################
# REGSTATS njInit                 all:  0  0  glo:  0  0  loc:  0  1
############################################################
# GlobalRegAlloc njDone
############################################################
# REGSTATS njDone                 all:  0  0  glo:  1  0  loc:  0  2
############################################################
# GlobalRegAlloc njDecode
############################################################
# REGSTATS njDecode               all:  0  2  glo:  0  1  loc:  2  2
############################################################
# GlobalRegAlloc write_str
############################################################
# REGSTATS write_str              all:  0  2  glo:  0  3  loc:  0  1
############################################################
# GlobalRegAlloc write_dec
############################################################
# REGSTATS write_dec              all:  0  2  glo:  0  5  loc:  0  2
############################################################
# GlobalRegAlloc main
############################################################
# REGSTATS main                   all:  2  1  glo:  4  0  loc:  1  3
# size 8
.mem $$malloc_state 4 data
    .data 8 "\x00"
.endmem
# size 16
.mem __static_4_counts 1 data
    .data 16 "\x00"
.endmem
# size 525000
.mem nj 4 data
    .data 525000 "\x00"
.endmem
# size 64
.mem njZZ 1 data
    .data 1 "\x00\x01\x08\x10\x09\x02\x03\n\x11\x18 \x19\x12\x0b\x04\x05\x0c\x13\x1a!(0)\"\x1b\x14\x0d\x06\x07\x0e\x15\x1c#*1892+$\x1d\x16\x0f\x17\x1e%,3:;4-&\x1f'.5<=6/7>?"
.endmem
# size 41
.mem string_const_1 4 rodata
    .data 1 "Usage: nanojpeg <input.jpg> <output.ppm>\x00"
.endmem
# size 30
.mem string_const_2 4 rodata
    .data 1 "Error opening the input file.\x00"
.endmem
# size 31
.mem string_const_3 4 rodata
    .data 1 "Error decoding the input file.\x00"
.endmem
# size 31
.mem string_const_4 4 rodata
    .data 1 "Error opening the output file.\x00"
.endmem
# size 4
.mem string_const_5 4 rodata
    .data 1 "P6\n\x00"
.endmem
# size 4
.mem string_const_6 4 rodata
    .data 1 "P5\n\x00"
.endmem
# size 2
.mem string_const_7 4 rodata
    .data 1 " \x00"
.endmem
# size 2
.mem string_const_8 4 rodata
    .data 1 "\n\x00"
.endmem
# size 5
.mem string_const_9 4 rodata
    .data 1 "255\n\x00"
.endmem
# sig: IN: [U32] -> OUT: []  stk_size:0
.fun exit 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 1
    svc al 0
    ldr_imm_add_post al r7 sp 4
    ud2 al
.endfun
# sig: IN: [A32] -> OUT: [A32]  stk_size:0
.fun brk 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 45
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [A32 S32 S32] -> OUT: [S32]  stk_size:0
.fun open 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 5
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [S32] -> OUT: [S32]  stk_size:0
.fun close 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 6
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [S32 A32 U32] -> OUT: [S32]  stk_size:0
.fun write 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 4
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [S32 A32 U32] -> OUT: [S32]  stk_size:0
.fun read 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 3
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [S32 S32 S32] -> OUT: [S32]  stk_size:0
.fun lseek 16
.bbl start 4
    str_imm_sub_pre al sp 4 r7
    movw al r7 19
    svc al 0
    ldr_imm_add_post al r7 sp 4
    bx al lr
.endfun
# sig: IN: [U32] -> OUT: []  stk_size:1
.fun putchar 16
    sub_imm al sp sp 16
.bbl start 4
    add_imm al r1 sp 0
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al sp 0 r0
    mov_imm al r2 1
    mov_imm al r0 1
    str_imm_sub_pre al sp 4 r7
    movw al r7 4
    svc al 0
    ldr_imm_add_post al r7 sp 4
    add_imm al sp sp 16
    bx al lr
.endfun
# sig: IN: [A32 U32] -> OUT: []  stk_size:0
.fun writeln 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl start 4
    mov_regimm al r2 r1 lsl 0
    mov_regimm al r1 r0 lsl 0
    mov_imm al r0 1
    str_imm_sub_pre al sp 4 r7
    movw al r7 4
    svc al 0
    ldr_imm_add_post al r7 sp 4
    mov_regimm al r1 r0 lsl 0
    mov_imm al r0 10
    bl al expr:call:putchar
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [A32] -> OUT: []  stk_size:0
.fun puts 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl start 4
    mov_regimm al r2 r0 lsl 0
    mov_imm al r3 0
    b al expr:jump24:check
.bbl loop 4
    add_imm al r3 r3 1
.bbl check 4
    ldrb_reg_add al r0 r2 r3 lsl 0
    uxtb al r0 r0 0
    cmp_imm al r0 0
    b ne expr:jump24:loop
.bbl check_1 4
    mov_regimm al r1 r3 lsl 0
    mov_regimm al r0 r2 lsl 0
    bl al expr:call:writeln
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [U32] -> OUT: []  stk_size:0
.fun print_num 16
    stmdb_update al sp reglist:0x4040
    sub_imm al sp sp 8
.bbl start 4
    mov_imm al r1 10
    udiv al r1 r0 r1
    mov_imm al r2 10
    mul al r1 r1 r2
    sub_regimm al r6 r0 r1 lsl 0
    mov_imm al r1 10
    udiv al r4 r0 r1
    cmp_imm al r4 0
    b eq expr:jump24:skip
.bbl ddd 4
    mov_regimm al r0 r4 lsl 0
    bl al expr:call:print_num
.bbl skip 4
    add_imm al r6 r6 48
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:putchar
    add_imm al sp sp 8
    ldmia_update al reglist:0x8040 sp
.endfun
# sig: IN: [U32] -> OUT: []  stk_size:0
.fun print_num_ln 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl start 4
    bl al expr:call:print_num
    mov_imm al r0 10
    bl al expr:call:putchar
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [U32] -> OUT: []  stk_size:0
.fun print_hex_num 16
    stmdb_update al sp reglist:0x4040
    sub_imm al sp sp 8
.bbl start 4
    and_imm al r6 r0 15
    mov_regimm al r2 r0 lsr 4
    cmp_imm al r2 0
    b eq expr:jump24:skip
.bbl ddd 4
    mov_regimm al r0 r2 lsl 0
    bl al expr:call:print_hex_num
.bbl skip 4
    cmp_imm al r6 10
    movw cc r0 48
    movw cs r0 55
    add_regimm al r6 r6 r0 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:putchar
    add_imm al sp sp 8
    ldmia_update al reglist:0x8040 sp
.endfun
# sig: IN: [U32] -> OUT: []  stk_size:0
.fun print_hex_num_ln 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl start 4
    bl al expr:call:print_hex_num
    mov_imm al r0 10
    bl al expr:call:putchar
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [A32] -> OUT: []  stk_size:0
.fun free 16
.bbl start 4
    bx al lr
.endfun
# sig: IN: [U32] -> OUT: [A32]  stk_size:0
.fun malloc 16
    stmdb_update al sp reglist:0x43c0
    sub_imm al sp sp 12
.bbl start 4
    mov_regimm al r8 r0 lsl 0
    add_imm al r8 r8 15
    bic_imm al r8 r8 15
    movw al r0 expr:movw_abs_nc:$$malloc_state
    movt al r0 expr:movt_abs:$$malloc_state
    ldr_imm_add al r9 r0 0
    movw al r0 expr:movw_abs_nc:$$malloc_state:4
    movt al r0 expr:movt_abs:$$malloc_state:4
    ldr_imm_add al r3 r0 0
    cmp_imm al r9 0
    b ne expr:jump24:normal
.bbl init 4
    mov_imm al r0 0
    bl al expr:call:brk
    mov_regimm al r9 r0 lsl 0
    mov_regimm al r3 r9 lsl 0
    movw al r0 expr:movw_abs_nc:$$malloc_state
    movt al r0 expr:movt_abs:$$malloc_state
    str_imm_add al r0 0 r9
    movw al r0 expr:movw_abs_nc:$$malloc_state:4
    movt al r0 expr:movt_abs:$$malloc_state:4
    str_imm_add al r0 0 r9
.bbl normal 4
    add_regimm al r7 r9 r8 lsl 0
    cmp_regimm al r7 r3 lsl 0
    b ls expr:jump24:done
.bbl normal_1 4
    add_imm al r6 r3 2097152
    mov_regimm al r0 r6 lsl 0
    movw al r1 0
    movt al r1 65520
    and_regimm al r0 r0 r1 lsl 0
    mov_regimm al r6 r0 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:brk
    cmp_regimm al r0 r6 lsl 0
    b eq expr:jump24:done_after_brk
.bbl normal_2 4
    mov_imm al r0 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl done_after_brk 4
    movw al r0 expr:movw_abs_nc:$$malloc_state:4
    movt al r0 expr:movt_abs:$$malloc_state:4
    str_imm_add al r0 0 r6
.bbl done 4
    movw al r0 expr:movw_abs_nc:$$malloc_state
    movt al r0 expr:movt_abs:$$malloc_state
    str_imm_add al r0 0 r7
    mov_regimm al r0 r9 lsl 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.endfun
# sig: IN: [A32 S32 U32] -> OUT: []  stk_size:0
.fun mymemset 16
.bbl %start 4
    mov_regimm al r5 r0 lsl 0
    mov_regimm al ip r1 lsl 0
    mov_regimm al r4 r2 lsl 0
    mov_imm al r3 0
    b al expr:jump24:for_1_cond
.bbl for_1 4
    mov_regimm al r0 ip lsl 0
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r5 r3 lsl 0 r0
.bbl for_1_next 4
    add_imm al r0 r3 1
    mov_regimm al r3 r0 lsl 0
.bbl for_1_cond 4
    mov_regimm al r0 r3 lsl 0
    cmp_regimm al r0 r4 lsl 0
    b cc expr:jump24:for_1
.bbl for_1_exit 4
    bx al lr
.endfun
# sig: IN: [A32 A32 U32] -> OUT: []  stk_size:0
.fun mymemcpy 16
.bbl %start 4
    mov_regimm al r3 r0 lsl 0
    mov_regimm al ip r1 lsl 0
    mov_regimm al r5 r2 lsl 0
    mov_imm al r4 0
    b al expr:jump24:for_1_cond
.bbl for_1 4
    ldrsb_reg_add al r0 ip r4
    sxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r3 r4 lsl 0 r0
.bbl for_1_next 4
    add_imm al r0 r4 1
    mov_regimm al r4 r0 lsl 0
.bbl for_1_cond 4
    mov_regimm al r0 r4 lsl 0
    cmp_regimm al r0 r5 lsl 0
    b cc expr:jump24:for_1
.bbl for_1_exit 4
    bx al lr
.endfun
# sig: IN: [] -> OUT: [S32]  stk_size:0
.fun njGetWidth 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    bx al lr
.endfun
# sig: IN: [] -> OUT: [S32]  stk_size:0
.fun njGetHeight 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:20
    movt al r0 expr:movt_abs:nj:20
    ldr_imm_add al r0 r0 0
    bx al lr
.endfun
# sig: IN: [] -> OUT: [S32]  stk_size:0
.fun njIsColor 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 1
    b eq expr:jump24:if_1_false
.bbl if_1_true 4
    mov_imm al r0 1
    bx al lr
.bbl if_1_false 4
    mov_imm al r0 0
    bx al lr
.endfun
# sig: IN: [] -> OUT: [A32]  stk_size:0
.fun njGetImage 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 1
    b ne expr:jump24:if_1_false
.bbl if_1_true 4
    movw al r0 expr:movw_abs_nc:nj:84
    movt al r0 expr:movt_abs:nj:84
    ldr_imm_add al r0 r0 0
    bx al lr
.bbl if_1_false 4
    movw al r0 expr:movw_abs_nc:nj:524996
    movt al r0 expr:movt_abs:nj:524996
    ldr_imm_add al r0 r0 0
    bx al lr
.endfun
# sig: IN: [] -> OUT: [S32]  stk_size:0
.fun njGetImageSize 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    ldr_imm_add al r1 r1 0
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 0
    bx al lr
.endfun
# sig: IN: [S32] -> OUT: [U32]  stk_size:0
.fun njClip 16
.bbl %start 4
    mov_regimm al r2 r0 lsl 0
    cmp_imm al r2 0
    b ge expr:jump24:if_2_false
.bbl if_2_true 4
    mov_imm al r0 0
    bx al lr
.bbl if_2_false 4
    cmp_imm al r2 255
    b le expr:jump24:if_2_end
.bbl if_1_true 4
    mov_imm al r0 255
    bx al lr
.bbl if_2_end 4
    mov_regimm al r0 r2 lsl 0
    bx al lr
.endfun
# sig: IN: [A32] -> OUT: []  stk_size:32
.fun njRowIDCT 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 36
.bbl %start 4
    str_imm_add al sp 28 r0
    ldr_imm_add al r0 sp 28
    ldr_imm_add al r0 r0 16
    mov_regimm al r6 r0 lsl 11
    ldr_imm_add al r0 sp 28
    ldr_imm_add al r7 r0 24
    orr_regimm al r0 r6 r7 lsl 0
    ldr_imm_add al r1 sp 28
    ldr_imm_add al r8 r1 8
    orr_regimm al r0 r0 r8 lsl 0
    ldr_imm_add al r1 sp 28
    ldr_imm_add al r9 r1 4
    orr_regimm al r0 r0 r9 lsl 0
    ldr_imm_add al r1 sp 28
    ldr_imm_add al sl r1 28
    orr_regimm al r0 r0 sl lsl 0
    ldr_imm_add al r1 sp 28
    ldr_imm_add al fp r1 20
    orr_regimm al r0 r0 fp lsl 0
    ldr_imm_add al r1 sp 28
    ldr_imm_add al r1 r1 12
    str_imm_add al sp 16 r1
    ldr_imm_add al r1 sp 16
    orr_regimm al r0 r0 r1 lsl 0
    cmp_imm al r0 0
    b ne expr:jump24:if_1_end
.bbl if_1_true 4
    ldr_imm_add al r0 sp 28
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 3
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 28 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 24 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 20 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 16 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 12 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 8 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 4 r0
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 0 r0
    add_imm al sp sp 36
    ldmia_update al reglist:0x8fc0 sp
.bbl if_1_end 4
    ldr_imm_add al r0 sp 28
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 11
    add_imm al r0 r0 128
    add_regimm al r1 r9 sl lsl 0
    movw al r2 565
    mul al r1 r1 r2
    movw al r2 2276
    mul al r2 r9 r2
    add_regimm al r2 r1 r2 lsl 0
    movw al r3 3406
    mul al r3 sl r3
    sub_regimm al r1 r1 r3 lsl 0
    ldr_imm_add al r3 sp 16
    add_regimm al r3 fp r3 lsl 0
    movw al r4 2408
    mul al r3 r3 r4
    movw al r4 799
    mul al r4 fp r4
    sub_regimm al r4 r3 r4 lsl 0
    movw al r5 4017
    ldr_imm_add al ip sp 16
    mul al r5 ip r5
    sub_regimm al r3 r3 r5 lsl 0
    add_regimm al r5 r0 r6 lsl 0
    sub_regimm al r0 r0 r6 lsl 0
    add_regimm al ip r8 r7 lsl 0
    movw al lr 1108
    mul al ip ip lr
    movw al lr 3784
    mul al lr r7 lr
    sub_regimm al lr ip lr lsl 0
    str_imm_add al sp 20 lr
    mov_imm al lr 1568
    str_imm_add al sp 24 lr
    ldr_imm_add al lr sp 24
    mul al lr r8 lr
    add_regimm al ip ip lr lsl 0
    add_regimm al lr r2 r4 lsl 0
    sub_regimm al r2 r2 r4 lsl 0
    add_regimm al r4 r1 r3 lsl 0
    sub_regimm al r1 r1 r3 lsl 0
    add_regimm al r3 r5 ip lsl 0
    sub_regimm al r5 r5 ip lsl 0
    ldr_imm_add al ip sp 20
    add_regimm al ip r0 ip lsl 0
    str_imm_add al sp 4 ip
    ldr_imm_add al ip sp 20
    sub_regimm al r0 r0 ip lsl 0
    str_imm_add al sp 8 r0
    add_regimm al r0 r2 r1 lsl 0
    str_imm_add al sp 12 r0
    mov_imm al r0 181
    str_imm_add al sp 0 r0
    ldr_imm_add al r0 sp 0
    ldr_imm_add al ip sp 12
    mul al r0 ip r0
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    sub_regimm al r1 r2 r1 lsl 0
    mov_imm al r2 181
    mul al r1 r1 r2
    add_imm al r1 r1 128
    mov_regimm al r1 r1 asr 8
    add_regimm al r2 r3 lr lsl 0
    mov_regimm al r2 r2 asr 8
    ldr_imm_add al ip sp 28
    str_imm_add al ip 0 r2
    ldr_imm_add al r2 sp 4
    add_regimm al r2 r2 r0 lsl 0
    mov_regimm al r2 r2 asr 8
    ldr_imm_add al ip sp 28
    str_imm_add al ip 4 r2
    ldr_imm_add al r2 sp 8
    add_regimm al r2 r2 r1 lsl 0
    mov_regimm al r2 r2 asr 8
    ldr_imm_add al ip sp 28
    str_imm_add al ip 8 r2
    add_regimm al r2 r5 r4 lsl 0
    mov_regimm al r2 r2 asr 8
    ldr_imm_add al ip sp 28
    str_imm_add al ip 12 r2
    sub_regimm al r2 r5 r4 lsl 0
    mov_regimm al r2 r2 asr 8
    ldr_imm_add al r4 sp 28
    str_imm_add al r4 16 r2
    ldr_imm_add al r2 sp 8
    sub_regimm al r1 r2 r1 lsl 0
    mov_regimm al r1 r1 asr 8
    ldr_imm_add al r2 sp 28
    str_imm_add al r2 20 r1
    ldr_imm_add al r1 sp 4
    sub_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 asr 8
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 24 r0
    sub_regimm al r0 r3 lr lsl 0
    mov_regimm al r0 r0 asr 8
    ldr_imm_add al r1 sp 28
    str_imm_add al r1 28 r0
    add_imm al sp sp 36
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [A32 A32 S32] -> OUT: []  stk_size:88
.fun njColIDCT 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 100
.bbl %start 4
    str_imm_add al sp 80 r0
    mov_regimm al r6 r1 lsl 0
    mov_regimm al r7 r2 lsl 0
    mov_imm al r0 32
    mov_regimm al r0 r0 lsl 2
    ldr_imm_add al r1 sp 80
    ldr_reg_add al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 lsl 8
    str_imm_add al sp 16 r0
    mov_imm al r0 48
    mov_regimm al r0 r0 lsl 2
    ldr_imm_add al r1 sp 80
    ldr_reg_add al r0 r1 r0 lsl 0
    str_imm_add al sp 20 r0
    ldr_imm_add al r0 sp 20
    ldr_imm_add al r1 sp 16
    orr_regimm al r0 r1 r0 lsl 0
    mov_imm al r1 16
    mov_regimm al r1 r1 lsl 2
    ldr_imm_add al r2 sp 80
    ldr_reg_add al r1 r2 r1 lsl 0
    str_imm_add al sp 24 r1
    ldr_imm_add al r1 sp 24
    orr_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 32
    ldr_imm_add al r2 sp 80
    ldr_reg_add al r1 r2 r1 lsl 0
    str_imm_add al sp 28 r1
    ldr_imm_add al r1 sp 28
    orr_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 56
    mov_regimm al r1 r1 lsl 2
    ldr_imm_add al r2 sp 80
    ldr_reg_add al r1 r2 r1 lsl 0
    str_imm_add al sp 32 r1
    ldr_imm_add al r1 sp 32
    orr_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 40
    mov_regimm al r1 r1 lsl 2
    ldr_imm_add al r2 sp 80
    ldr_reg_add al r1 r2 r1 lsl 0
    str_imm_add al sp 36 r1
    ldr_imm_add al r1 sp 36
    orr_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 24
    mov_regimm al r1 r1 lsl 2
    ldr_imm_add al r2 sp 80
    ldr_reg_add al r1 r2 r1 lsl 0
    str_imm_add al sp 40 r1
    ldr_imm_add al r1 sp 40
    orr_regimm al r0 r0 r1 lsl 0
    cmp_imm al r0 0
    b ne expr:jump24:if_3_end
.bbl if_3_true 4
    ldr_imm_add al r0 sp 80
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 32
    mov_regimm al r0 r0 asr 6
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    str_imm_add al sp 44 r0
    mov_imm al r0 8
    str_imm_add al sp 84 r0
    b al expr:jump24:for_1_cond
.bbl for_1 4
    ldr_imm_add al r0 sp 44
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al r6 0 r0
    add_regimm al r0 r6 r7 lsl 0
    mov_regimm al r6 r0 lsl 0
.bbl for_1_next 4
    ldr_imm_add al r0 sp 84
    sub_imm al r0 r0 1
    str_imm_add al sp 84 r0
.bbl for_1_cond 4
    ldr_imm_add al r0 sp 84
    cmp_imm al r0 0
    b ne expr:jump24:for_1
.bbl for_1_exit 4
    add_imm al sp sp 100
    ldmia_update al reglist:0x8fc0 sp
.bbl if_3_end 4
    ldr_imm_add al r0 sp 80
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 8
    add_imm al r0 r0 8192
    ldr_imm_add al r1 sp 32
    ldr_imm_add al r2 sp 28
    add_regimm al r1 r2 r1 lsl 0
    movw al r2 565
    mul al r1 r1 r2
    add_imm al r1 r1 4
    movw al r2 2276
    ldr_imm_add al r3 sp 28
    mul al r2 r3 r2
    add_regimm al r2 r1 r2 lsl 0
    mov_regimm al r2 r2 asr 3
    movw al r3 3406
    ldr_imm_add al r4 sp 32
    mul al r3 r4 r3
    sub_regimm al r1 r1 r3 lsl 0
    mov_regimm al r1 r1 asr 3
    ldr_imm_add al r3 sp 40
    ldr_imm_add al r4 sp 36
    add_regimm al r3 r4 r3 lsl 0
    movw al r4 2408
    mul al r3 r3 r4
    add_imm al r3 r3 4
    movw al r4 799
    ldr_imm_add al r5 sp 36
    mul al r4 r5 r4
    sub_regimm al r4 r3 r4 lsl 0
    mov_regimm al r4 r4 asr 3
    movw al r5 4017
    ldr_imm_add al ip sp 40
    mul al r5 ip r5
    sub_regimm al r3 r3 r5 lsl 0
    mov_regimm al r3 r3 asr 3
    ldr_imm_add al r5 sp 16
    add_regimm al r5 r0 r5 lsl 0
    ldr_imm_add al ip sp 16
    sub_regimm al r0 r0 ip lsl 0
    ldr_imm_add al ip sp 20
    ldr_imm_add al lr sp 24
    add_regimm al ip lr ip lsl 0
    movw al lr 1108
    mul al ip ip lr
    add_imm al ip ip 4
    str_imm_add al sp 48 ip
    movw al ip 3784
    str_imm_add al sp 52 ip
    ldr_imm_add al ip sp 20
    str_imm_add al sp 0 ip
    ldr_imm_add al ip sp 52
    ldr_imm_add al lr sp 0
    mul al ip lr ip
    ldr_imm_add al lr sp 48
    sub_regimm al ip lr ip lsl 0
    mov_regimm al ip ip asr 3
    str_imm_add al sp 56 ip
    mov_imm al ip 1568
    str_imm_add al sp 60 ip
    ldr_imm_add al ip sp 24
    str_imm_add al sp 4 ip
    ldr_imm_add al ip sp 60
    ldr_imm_add al lr sp 4
    mul al ip lr ip
    ldr_imm_add al lr sp 48
    add_regimm al ip lr ip lsl 0
    mov_regimm al ip ip asr 3
    add_regimm al r8 r2 r4 lsl 0
    sub_regimm al r2 r2 r4 lsl 0
    add_regimm al r9 r1 r3 lsl 0
    sub_regimm al r1 r1 r3 lsl 0
    add_regimm al sl r5 ip lsl 0
    sub_regimm al fp r5 ip lsl 0
    ldr_imm_add al r3 sp 56
    add_regimm al r3 r0 r3 lsl 0
    str_imm_add al sp 64 r3
    ldr_imm_add al r3 sp 56
    sub_regimm al r0 r0 r3 lsl 0
    str_imm_add al sp 68 r0
    add_regimm al r0 r2 r1 lsl 0
    mov_imm al r3 181
    mul al r0 r0 r3
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    str_imm_add al sp 72 r0
    sub_regimm al r0 r2 r1 lsl 0
    mov_imm al r1 181
    mul al r0 r0 r1
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    str_imm_add al sp 76 r0
    add_regimm al r0 sl r8 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al r6 0 r0
    add_regimm al r6 r6 r7 lsl 0
    ldr_imm_add al r0 sp 72
    ldr_imm_add al r1 sp 64
    add_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al r6 0 r0
    add_regimm al r0 r6 r7 lsl 0
    str_imm_add al sp 8 r0
    ldr_imm_add al r0 sp 76
    ldr_imm_add al r1 sp 68
    add_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r6 r7 lsl 0 r0
    ldr_imm_add al r0 sp 8
    add_regimm al r6 r0 r7 lsl 0
    add_regimm al r0 fp r9 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 8
    strb_reg_add al r1 r7 lsl 0 r0
    add_regimm al r0 r6 r7 lsl 0
    str_imm_add al sp 12 r0
    sub_regimm al r0 fp r9 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r6 r7 lsl 0 r0
    ldr_imm_add al r0 sp 12
    add_regimm al r6 r0 r7 lsl 0
    ldr_imm_add al r0 sp 76
    ldr_imm_add al r1 sp 68
    sub_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 12
    strb_reg_add al r1 r7 lsl 0 r0
    add_regimm al r9 r6 r7 lsl 0
    ldr_imm_add al r0 sp 72
    ldr_imm_add al r1 sp 64
    sub_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r6 r7 lsl 0 r0
    sub_regimm al r0 sl r8 lsl 0
    mov_regimm al r0 r0 asr 14
    add_imm al r0 r0 128
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r9 r7 lsl 0 r0
    add_imm al sp sp 100
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [S32] -> OUT: [S32]  stk_size:0
.fun __static_1_njShowBits 16
.localmem switch_344_tab 4 rodata
    .addr.bbl 4 while_1_cond
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_217
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 switch_344_default
    .addr.bbl 4 while_1_cond
.endmem
.bbl %start 4
    mov_regimm al r5 r0 lsl 0
    cmp_imm al r5 0
    b ne expr:jump24:while_1_cond
.bbl if_2_true 4
    mov_imm al r0 0
    bx al lr
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b gt expr:jump24:if_3_end
.bbl if_3_true 4
    movw al r0 expr:movw_abs_nc:nj:524728
    movt al r0 expr:movt_abs:nj:524728
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 8
    orr_imm al r0 r0 255
    movw al r1 expr:movw_abs_nc:nj:524728
    movt al r1 expr:movt_abs:nj:524728
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 8
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    str_imm_add al r1 0 r0
    b al expr:jump24:while_1_cond
.bbl if_3_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:4
    movt al r1 expr:movt_abs:nj:4
    ldr_imm_add al r1 r1 0
    add_imm al r1 r1 1
    movw al r2 expr:movw_abs_nc:nj:4
    movt al r2 expr:movt_abs:nj:4
    str_imm_add al r2 0 r1
    movw al r1 expr:movw_abs_nc:nj:8
    movt al r1 expr:movt_abs:nj:8
    ldr_imm_add al r1 r1 0
    sub_imm al r1 r1 1
    movw al r2 expr:movw_abs_nc:nj:8
    movt al r2 expr:movt_abs:nj:8
    str_imm_add al r2 0 r1
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    ldr_imm_add al r1 r1 0
    add_imm al r1 r1 8
    movw al r2 expr:movw_abs_nc:nj:524732
    movt al r2 expr:movt_abs:nj:524732
    str_imm_add al r2 0 r1
    movw al r1 expr:movw_abs_nc:nj:524728
    movt al r1 expr:movt_abs:nj:524728
    ldr_imm_add al r1 r1 0
    mov_regimm al r1 r1 lsl 8
    mov_regimm al r2 r0 lsl 0
    orr_regimm al r1 r1 r2 lsl 0
    movw al r2 expr:movw_abs_nc:nj:524728
    movt al r2 expr:movt_abs:nj:524728
    str_imm_add al r2 0 r1
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 255
    b ne expr:jump24:while_1_cond
.bbl if_6_true 4
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:if_5_false
.bbl if_5_true 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r4 r0 0
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 1
    movw al r1 expr:movw_abs_nc:nj:4
    movt al r1 expr:movt_abs:nj:4
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    sub_imm al r0 r0 1
    movw al r1 expr:movw_abs_nc:nj:8
    movt al r1 expr:movt_abs:nj:8
    str_imm_add al r1 0 r0
    cmp_imm al r4 255
    b hi expr:jump24:switch_344_default
.bbl if_5_true_1 4
    movw al r0 expr:loc_movw_abs_nc:switch_344_tab
    movt al r0 expr:loc_movt_abs:switch_344_tab
    ldr_reg_add al pc r0 r4 lsl 2
.bbl switch_344_217 4
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    mov_imm al r1 0
    str_imm_add al r0 0 r1
    b al expr:jump24:while_1_cond
.bbl switch_344_default 4
    mov_regimm al r0 r4 lsl 0
    and_imm al r0 r0 248
    cmp_imm al r0 208
    b eq expr:jump24:if_4_false
.bbl if_4_true 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    b al expr:jump24:while_1_cond
.bbl if_4_false 4
    movw al r0 expr:movw_abs_nc:nj:524728
    movt al r0 expr:movt_abs:nj:524728
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 8
    mov_regimm al r1 r4 lsl 0
    orr_regimm al r0 r0 r1 lsl 0
    movw al r1 expr:movw_abs_nc:nj:524728
    movt al r1 expr:movt_abs:nj:524728
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 8
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    str_imm_add al r1 0 r0
    b al expr:jump24:while_1_cond
.bbl if_5_false 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
.bbl while_1_cond 4
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    cmp_regimm al r0 r5 lsl 0
    b lt expr:jump24:while_1
.bbl while_1_exit 4
    movw al r0 expr:movw_abs_nc:nj:524728
    movt al r0 expr:movt_abs:nj:524728
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    ldr_imm_add al r1 r1 0
    sub_regimm al r1 r1 r5 lsl 0
    mov_regreg al r0 r0 asr r1
    mov_imm al r1 1
    mov_regreg al r1 r1 lsl r5
    sub_imm al r1 r1 1
    and_regimm al r0 r0 r1 lsl 0
    bx al lr
.endfun
# sig: IN: [S32] -> OUT: []  stk_size:0
.fun njSkipBits 16
    stmdb_update al sp reglist:0x4040
    sub_imm al sp sp 8
.bbl %start 4
    mov_regimm al r6 r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    cmp_regimm al r6 r0 lsl 0
    b le expr:jump24:if_1_end
.bbl if_1_true 4
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:__static_1_njShowBits
.bbl if_1_end 4
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    sub_regimm al r0 r0 r6 lsl 0
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    str_imm_add al r1 0 r0
    add_imm al sp sp 8
    ldmia_update al reglist:0x8040 sp
.endfun
# sig: IN: [S32] -> OUT: [S32]  stk_size:0
.fun njGetBits 16
    stmdb_update al sp reglist:0x40c0
    sub_imm al sp sp 4
.bbl %start 4
    mov_regimm al r6 r0 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:__static_1_njShowBits
    mov_regimm al r7 r0 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:njSkipBits
    mov_regimm al r0 r7 lsl 0
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njByteAlign 16
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:524732
    movt al r0 expr:movt_abs:nj:524732
    ldr_imm_add al r0 r0 0
    and_imm al r0 r0 248
    movw al r1 expr:movw_abs_nc:nj:524732
    movt al r1 expr:movt_abs:nj:524732
    str_imm_add al r1 0 r0
    bx al lr
.endfun
# sig: IN: [S32] -> OUT: []  stk_size:0
.fun __static_2_njSkip 16
.bbl %start 4
    movw al r1 expr:movw_abs_nc:nj:4
    movt al r1 expr:movt_abs:nj:4
    ldr_imm_add al r1 r1 0
    add_regimm al r1 r1 r0 lsl 0
    movw al r2 expr:movw_abs_nc:nj:4
    movt al r2 expr:movt_abs:nj:4
    str_imm_add al r2 0 r1
    movw al r1 expr:movw_abs_nc:nj:8
    movt al r1 expr:movt_abs:nj:8
    ldr_imm_add al r1 r1 0
    sub_regimm al r1 r1 r0 lsl 0
    movw al r2 expr:movw_abs_nc:nj:8
    movt al r2 expr:movt_abs:nj:8
    str_imm_add al r2 0 r1
    movw al r1 expr:movw_abs_nc:nj:12
    movt al r1 expr:movt_abs:nj:12
    ldr_imm_add al r1 r1 0
    sub_regimm al r0 r1 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:12
    movt al r1 expr:movt_abs:nj:12
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b ge expr:jump24:if_1_end
.bbl if_1_true 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
.bbl if_1_end 4
    bx al lr
.endfun
# sig: IN: [A32] -> OUT: [U32]  stk_size:0
.fun njDecode16 16
.bbl %start 4
    ldrb_imm_add al r1 r0 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_regimm al r1 r1 lsl 8
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    orr_regimm al r0 r1 r0 lsl 0
    mov_regimm al r0 r0 lsl 0
    bx al lr
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun __static_3_njDecodeLength 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 2
    b ge expr:jump24:if_4_end
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_1_cond 4
.bbl if_4_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    bl al expr:call:njDecode16
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:12
    movt al r1 expr:movt_abs:nj:12
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:8
    movt al r1 expr:movt_abs:nj:8
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b le expr:jump24:if_6_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_2_cond 4
.bbl if_6_end 4
    mov_imm al r0 2
    bl al expr:call:__static_2_njSkip
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njSkipMarker 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    bl al expr:call:__static_3_njDecodeLength
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    bl al expr:call:__static_2_njSkip
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njDecodeSOF 16
.localmem switch_505_tab 4 rodata
    .addr.bbl 4 while_5
    .addr.bbl 4 switch_505_end
    .addr.bbl 4 while_5
    .addr.bbl 4 switch_505_end
.endmem
    stmdb_update al sp reglist:0x43c0
    sub_imm al sp sp 12
.bbl %start 4
    mov_imm al r8 0
    mov_imm al r9 0
    bl al expr:call:__static_3_njDecodeLength
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_17_true 4
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_1_cond 4
.bbl while_1_exit 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 9
    b ge expr:jump24:if_20_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_2_cond 4
.bbl if_20_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 8
    b eq expr:jump24:if_22_end
.bbl while_3 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_3_cond 4
.bbl if_22_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 1
    bl al expr:call:njDecode16
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    add_imm al r0 r0 3
    bl al expr:call:njDecode16
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:16
    movt al r1 expr:movt_abs:nj:16
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_4
.bbl branch_50 4
    movw al r0 expr:movw_abs_nc:nj:20
    movt al r0 expr:movt_abs:nj:20
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b ne expr:jump24:if_24_end
.bbl while_4 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_4_cond 4
.bbl if_24_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 5
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    str_imm_add al r1 0 r0
    mov_imm al r0 6
    bl al expr:call:__static_2_njSkip
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r4 r0 0
    cmp_imm al r4 3
    b hi expr:jump24:while_5
.bbl if_24_end_1 4
    movw al r0 expr:loc_movw_abs_nc:switch_505_tab
    movt al r0 expr:loc_movt_abs:switch_505_tab
    ldr_reg_add al pc r0 r4 lsl 2
.bbl while_5 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_5_cond 4
.bbl switch_505_end 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    mov_imm al r2 3
    mul al r1 r1 r2
    cmp_regimm al r1 r0 lsl 0
    b ls expr:jump24:if_27_end
.bbl while_6 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_6_cond 4
.bbl if_27_end 4
    mov_imm al r7 0
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_regimm al r6 r0 lsl 0
    b al expr:jump24:for_15_cond
.bbl for_15 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    str_imm_add al r6 0 r0
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r0 r0 asr 4
    str_imm_add al r6 4 r0
    cmp_imm al r0 0
    b ne expr:jump24:if_29_end
.bbl while_7 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_7_cond 4
.bbl if_29_end 4
    ldr_imm_add al r0 r6 4
    ldr_imm_add al r1 r6 4
    sub_imm al r1 r1 1
    and_regimm al r0 r0 r1 lsl 0
    cmp_imm al r0 0
    b eq expr:jump24:if_31_end
.bbl while_8 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_8_cond 4
.bbl if_31_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    and_imm al r0 r0 15
    str_imm_add al r6 8 r0
    cmp_imm al r0 0
    b ne expr:jump24:if_33_end
.bbl while_9 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_9_cond 4
.bbl if_33_end 4
    ldr_imm_add al r0 r6 8
    ldr_imm_add al r1 r6 8
    sub_imm al r1 r1 1
    and_regimm al r0 r0 r1 lsl 0
    cmp_imm al r0 0
    b eq expr:jump24:if_35_end
.bbl while_10 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_10_cond 4
.bbl if_35_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 2
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    str_imm_add al r6 24 r0
    and_imm al r0 r0 252
    cmp_imm al r0 0
    b eq expr:jump24:if_37_end
.bbl while_11 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_11_cond 4
.bbl if_37_end 4
    mov_imm al r0 3
    bl al expr:call:__static_2_njSkip
    movw al r0 expr:movw_abs_nc:nj:176
    movt al r0 expr:movt_abs:nj:176
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 r6 24
    mov_imm al r2 1
    mov_regreg al r1 r2 lsl r1
    orr_regimm al r0 r0 r1 lsl 0
    movw al r1 expr:movw_abs_nc:nj:176
    movt al r1 expr:movt_abs:nj:176
    str_imm_add al r1 0 r0
    ldr_imm_add al r0 r6 4
    cmp_regimm al r0 r8 lsl 0
    b le expr:jump24:if_38_end
.bbl if_38_true 4
    ldr_imm_add al r0 r6 4
    mov_regimm al r8 r0 lsl 0
.bbl if_38_end 4
    ldr_imm_add al r0 r6 8
    cmp_regimm al r0 r9 lsl 0
    b le expr:jump24:for_15_next
.bbl if_39_true 4
    ldr_imm_add al r0 r6 8
    mov_regimm al r9 r0 lsl 0
.bbl for_15_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
    add_imm al r0 r6 44
    mov_regimm al r6 r0 lsl 0
.bbl for_15_cond 4
    mov_regimm al r0 r7 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b cc expr:jump24:for_15
.bbl for_15_exit 4
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 1
    b ne expr:jump24:if_41_end
.bbl if_41_true 4
    mov_imm al r9 1
    mov_imm al r8 1
    movw al r0 expr:movw_abs_nc:nj:52
    movt al r0 expr:movt_abs:nj:52
    mov_imm al r1 1
    str_imm_add al r0 0 r1
    movw al r0 expr:movw_abs_nc:nj:48
    movt al r0 expr:movt_abs:nj:48
    mov_imm al r1 1
    str_imm_add al r0 0 r1
.bbl if_41_end 4
    mov_regimm al r0 r8 lsl 3
    movw al r1 expr:movw_abs_nc:nj:32
    movt al r1 expr:movt_abs:nj:32
    str_imm_add al r1 0 r0
    mov_regimm al r0 r9 lsl 3
    movw al r1 expr:movw_abs_nc:nj:36
    movt al r1 expr:movt_abs:nj:36
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:32
    movt al r1 expr:movt_abs:nj:32
    ldr_imm_add al r1 r1 0
    add_regimm al r0 r0 r1 lsl 0
    sub_imm al r0 r0 1
    movw al r1 expr:movw_abs_nc:nj:32
    movt al r1 expr:movt_abs:nj:32
    ldr_imm_add al r1 r1 0
    sdiv al r0 r0 r1
    movw al r1 expr:movw_abs_nc:nj:24
    movt al r1 expr:movt_abs:nj:24
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:20
    movt al r0 expr:movt_abs:nj:20
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:36
    movt al r1 expr:movt_abs:nj:36
    ldr_imm_add al r1 r1 0
    add_regimm al r0 r0 r1 lsl 0
    sub_imm al r0 r0 1
    movw al r1 expr:movw_abs_nc:nj:36
    movt al r1 expr:movt_abs:nj:36
    ldr_imm_add al r1 r1 0
    sdiv al r0 r0 r1
    movw al r1 expr:movw_abs_nc:nj:28
    movt al r1 expr:movt_abs:nj:28
    str_imm_add al r1 0 r0
    mov_imm al r7 0
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_regimm al r6 r0 lsl 0
    b al expr:jump24:for_16_cond
.bbl for_16 4
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 r6 4
    mul al r0 r0 r1
    add_regimm al r0 r0 r8 lsl 0
    sub_imm al r0 r0 1
    sdiv al r0 r0 r8
    str_imm_add al r6 12 r0
    movw al r0 expr:movw_abs_nc:nj:20
    movt al r0 expr:movt_abs:nj:20
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 r6 8
    mul al r0 r0 r1
    add_regimm al r0 r0 r9 lsl 0
    sub_imm al r0 r0 1
    sdiv al r0 r0 r9
    str_imm_add al r6 16 r0
    movw al r0 expr:movw_abs_nc:nj:24
    movt al r0 expr:movt_abs:nj:24
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 r6 4
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 3
    str_imm_add al r6 20 r0
    ldr_imm_add al r0 r6 12
    cmp_imm al r0 3
    b ge expr:jump24:branch_51
.bbl branch_52 4
    ldr_imm_add al r0 r6 4
    cmp_regimm al r0 r8 lsl 0
    b ne expr:jump24:while_12
.bbl branch_51 4
    ldr_imm_add al r0 r6 16
    cmp_imm al r0 3
    b ge expr:jump24:if_43_end
.bbl branch_53 4
    ldr_imm_add al r0 r6 8
    cmp_regimm al r0 r9 lsl 0
    b eq expr:jump24:if_43_end
.bbl while_12 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_12_cond 4
.bbl if_43_end 4
    ldr_imm_add al r0 r6 20
    movw al r1 expr:movw_abs_nc:nj:28
    movt al r1 expr:movt_abs:nj:28
    ldr_imm_add al r1 r1 0
    mul al r0 r0 r1
    ldr_imm_add al r1 r6 8
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 3
    mov_regimm al r0 r0 lsl 0
    bl al expr:call:malloc
    str_imm_add al r6 40 r0
    cmp_imm al r0 0
    b ne expr:jump24:for_16_next
.bbl while_13 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 3
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_13_cond 4
.bbl for_16_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
    add_imm al r0 r6 44
    mov_regimm al r6 r0 lsl 0
.bbl for_16_cond 4
    mov_regimm al r0 r7 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b cc expr:jump24:for_16
.bbl for_16_exit 4
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 3
    b ne expr:jump24:if_49_end
.bbl if_49_true 4
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    ldr_imm_add al r1 r1 0
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    mul al r0 r0 r1
    bl al expr:call:malloc
    movw al r1 expr:movw_abs_nc:nj:524996
    movt al r1 expr:movt_abs:nj:524996
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:524996
    movt al r0 expr:movt_abs:nj:524996
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b ne expr:jump24:if_49_end
.bbl while_14 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 3
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_14_cond 4
.bbl if_49_end 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    bl al expr:call:__static_2_njSkip
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:8
.fun njDecodeDHT 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 20
.bbl %start 4
    bl al expr:call:__static_3_njDecodeLength
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_13_true 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_1_cond 4
    b al expr:jump24:while_7_cond
.bbl while_7 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r5 r0 lsl 0
    and_imm al r0 r5 236
    cmp_imm al r0 0
    b eq expr:jump24:if_16_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_2_cond 4
.bbl if_16_end 4
    and_imm al r0 r5 2
    cmp_imm al r0 0
    b eq expr:jump24:if_18_end
.bbl while_3 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_3_cond 4
.bbl if_18_end 4
    mov_regimm al r0 r5 asr 3
    orr_regimm al r0 r5 r0 lsl 0
    and_imm al r6 r0 3
    mov_imm al r7 1
    b al expr:jump24:for_9_cond
.bbl for_9 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_reg_add al r0 r0 r7 lsl 0
    uxtb al r0 r0 0
    sub_imm al r1 r7 1
    mov_regimm al r0 r0 lsl 0
    movw al r2 expr:movw_abs_nc:__static_4_counts
    movt al r2 expr:movt_abs:__static_4_counts
    strb_reg_add al r2 r1 lsl 0 r0
.bbl for_9_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
.bbl for_9_cond 4
    cmp_imm al r7 16
    b le expr:jump24:for_9
.bbl for_9_exit 4
    mov_imm al r0 17
    bl al expr:call:__static_2_njSkip
    movw al r0 expr:movw_abs_nc:nj:440
    movt al r0 expr:movt_abs:nj:440
    mov_regimm al r1 r6 lsl 16
    mov_regimm al r1 r1 lsl 1
    add_regimm al r0 r0 r1 lsl 0
    mov_regimm al sl r0 lsl 0
    mov_imm al r9 65536
    mov_imm al r8 65536
    mov_imm al r7 1
    b al expr:jump24:for_12_cond
.bbl for_12 4
    mov_regimm al ip r9 asr 1
    mov_regimm al r9 ip lsl 0
    sub_imm al r0 r7 1
    movw al r1 expr:movw_abs_nc:__static_4_counts
    movt al r1 expr:movt_abs:__static_4_counts
    ldrb_reg_add al r0 r1 r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al lr r0 lsl 0
    cmp_imm al lr 0
    b eq expr:jump24:for_12_next
.bbl if_20_end 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_regimm al lr r0 lsl 0
    b le expr:jump24:if_22_end
.bbl while_4 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_4_cond 4
.bbl if_22_end 4
    rsb_imm al r0 r7 16
    mov_regreg al r0 lr lsl r0
    sub_regimm al r0 r8 r0 lsl 0
    mov_regimm al r8 r0 lsl 0
    cmp_imm al r0 0
    b ge expr:jump24:if_24_end
.bbl while_5 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_5_cond 4
.bbl if_24_end 4
    mov_imm al r0 0
    str_imm_add al sp 0 r0
    b al expr:jump24:for_11_cond
.bbl for_11 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r0 r0 r1 lsl 0
    uxtb al fp r0 0
    mov_regimm al r0 ip lsl 0
    str_imm_add al sp 4 r0
    b al expr:jump24:for_10_cond
.bbl for_10 4
    mov_regimm al r0 r7 lsl 0
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al sl 0 r0
    mov_regimm al r0 fp lsl 0
    strb_imm_add al sl 1 r0
    add_imm al r0 sl 2
    mov_regimm al sl r0 lsl 0
.bbl for_10_next 4
    ldr_imm_add al r0 sp 4
    sub_imm al r0 r0 1
    str_imm_add al sp 4 r0
.bbl for_10_cond 4
    ldr_imm_add al r0 sp 4
    cmp_imm al r0 0
    b ne expr:jump24:for_10
.bbl for_11_next 4
    ldr_imm_add al r0 sp 0
    add_imm al r0 r0 1
    str_imm_add al sp 0 r0
.bbl for_11_cond 4
    ldr_imm_add al r0 sp 0
    cmp_regimm al r0 lr lsl 0
    b lt expr:jump24:for_11
.bbl for_11_exit 4
    mov_regimm al r0 lr lsl 0
    bl al expr:call:__static_2_njSkip
.bbl for_12_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
.bbl for_12_cond 4
    cmp_imm al r7 16
    b le expr:jump24:for_12
.bbl for_12_condbra1 4
    b al expr:jump24:while_6_cond
.bbl while_6 4
    sub_imm al r0 r8 1
    mov_regimm al r8 r0 lsl 0
    mov_imm al r0 0
    strb_imm_add al sl 0 r0
    add_imm al r0 sl 2
    mov_regimm al sl r0 lsl 0
.bbl while_6_cond 4
    cmp_imm al r8 0
    b ne expr:jump24:while_6
.bbl while_7_cond 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 17
    b ge expr:jump24:while_7
.bbl while_7_exit 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:if_31_end
.bbl while_8 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_8_cond 4
.bbl if_31_end 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njDecodeDQT 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    bl al expr:call:__static_3_njDecodeLength
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_6_true 4
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_1_cond 4
    b al expr:jump24:while_3_cond
.bbl while_3 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r4 r0 lsl 0
    and_imm al r0 r4 252
    cmp_imm al r0 0
    b eq expr:jump24:if_9_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_2_cond 4
.bbl if_9_end 4
    movw al r0 expr:movw_abs_nc:nj:180
    movt al r0 expr:movt_abs:nj:180
    ldr_imm_add al r0 r0 0
    mov_imm al r1 1
    mov_regreg al r1 r1 lsl r4
    orr_regimm al r0 r0 r1 lsl 0
    movw al r1 expr:movw_abs_nc:nj:180
    movt al r1 expr:movt_abs:nj:180
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:184
    movt al r0 expr:movt_abs:nj:184
    mov_regimm al r1 r4 lsl 6
    add_regimm al r3 r0 r1 lsl 0
    mov_imm al r5 0
    b al expr:jump24:for_5_cond
.bbl for_5 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    add_imm al r1 r5 1
    ldrb_reg_add al r0 r0 r1 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al r3 r5 lsl 0 r0
.bbl for_5_next 4
    add_imm al r0 r5 1
    mov_regimm al r5 r0 lsl 0
.bbl for_5_cond 4
    cmp_imm al r5 64
    b lt expr:jump24:for_5
.bbl for_5_exit 4
    mov_imm al r0 65
    bl al expr:call:__static_2_njSkip
.bbl while_3_cond 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 65
    b ge expr:jump24:while_3
.bbl while_3_exit 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:if_13_end
.bbl while_4 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_4_cond 4
.bbl if_13_end 4
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njDecodeDRI 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    bl al expr:call:__static_3_njDecodeLength
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_3_true 4
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_1_cond 4
.bbl while_1_exit 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 2
    b ge expr:jump24:if_6_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.bbl while_2_cond 4
.bbl if_6_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    bl al expr:call:njDecode16
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:524992
    movt al r1 expr:movt_abs:nj:524992
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    bl al expr:call:__static_2_njSkip
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [A32 A32] -> OUT: [S32]  stk_size:0
.fun njGetVLC 16
    stmdb_update al sp reglist:0x43c0
    sub_imm al sp sp 12
.bbl %start 4
    mov_regimm al r9 r0 lsl 0
    mov_regimm al r8 r1 lsl 0
    mov_imm al r0 16
    bl al expr:call:__static_1_njShowBits
    mov_regimm al r6 r0 lsl 0
    mov_regimm al r0 r6 lsl 1
    ldrb_reg_add al r0 r9 r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r3 r0 lsl 0
    cmp_imm al r3 0
    b ne expr:jump24:if_1_end
.bbl if_1_true 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    mov_imm al r0 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_1_end 4
    mov_regimm al r0 r3 lsl 0
    bl al expr:call:njSkipBits
    mov_regimm al r0 r6 lsl 1
    add_regimm al r0 r9 r0 lsl 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r4 r0 lsl 0
    cmp_imm al r8 0
    b eq expr:jump24:if_2_end
.bbl if_2_true 4
    mov_regimm al r0 r4 lsl 0
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al r8 0 r0
.bbl if_2_end 4
    and_imm al r7 r4 15
    cmp_imm al r7 0
    b ne expr:jump24:if_3_end
.bbl if_3_true 4
    mov_imm al r0 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_3_end 4
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:njGetBits
    mov_regimm al r5 r0 lsl 0
    mov_regimm al ip r5 lsl 0
    sub_imm al r0 r7 1
    mov_imm al r1 1
    mov_regreg al r0 r1 lsl r0
    cmp_regimm al r0 r5 lsl 0
    b le expr:jump24:if_4_end
.bbl if_4_true 4
    mvn_imm al r0 0
    mov_regreg al r0 r0 lsl r7
    add_imm al r0 r0 1
    add_regimm al r0 r5 r0 lsl 0
    mov_regimm al ip r0 lsl 0
.bbl if_4_end 4
    mov_regimm al r0 ip lsl 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.endfun
# sig: IN: [A32 A32] -> OUT: []  stk_size:1
.fun njDecodeBlock 16
    stmdb_update al sp reglist:0x43c0
    sub_imm al sp sp 12
.bbl %start 4
    mov_regimm al r6 r0 lsl 0
    mov_regimm al r8 r1 lsl 0
    mov_imm al r0 0
    strb_imm_add al sp 0 r0
    mov_imm al r7 0
    movw al r0 expr:movw_abs_nc:nj:524736
    movt al r0 expr:movt_abs:nj:524736
    mov_imm al r2 256
    mov_imm al r1 0
    bl al expr:call:mymemset
    ldr_imm_add al r9 r6 36
    movw al r0 expr:movw_abs_nc:nj:440
    movt al r0 expr:movt_abs:nj:440
    ldr_imm_add al r1 r6 32
    mov_regimm al r1 r1 lsl 16
    mov_regimm al r1 r1 lsl 1
    add_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 0
    bl al expr:call:njGetVLC
    add_regimm al r0 r9 r0 lsl 0
    str_imm_add al r6 36 r0
    ldr_imm_add al r0 r6 36
    movw al r1 expr:movw_abs_nc:nj:184
    movt al r1 expr:movt_abs:nj:184
    ldr_imm_add al r2 r6 24
    mov_regimm al r2 r2 lsl 6
    ldrb_reg_add al r1 r1 r2 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mul al r0 r0 r1
    movw al r1 expr:movw_abs_nc:nj:524736
    movt al r1 expr:movt_abs:nj:524736
    str_imm_add al r1 0 r0
.bbl while_3 4
    movw al r0 expr:movw_abs_nc:nj:440
    movt al r0 expr:movt_abs:nj:440
    ldr_imm_add al r1 r6 28
    mov_regimm al r1 r1 lsl 16
    mov_regimm al r1 r1 lsl 1
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r1 sp 0
    bl al expr:call:njGetVLC
    mov_regimm al r4 r0 lsl 0
    ldrb_imm_add al r0 sp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 0
    b eq expr:jump24:while_3_exit
.bbl if_6_end 4
    ldrb_imm_add al r0 sp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    and_imm al r0 r0 15
    cmp_imm al r0 0
    b ne expr:jump24:if_8_end
.bbl branch_14 4
    ldrb_imm_add al r0 sp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 240
    b eq expr:jump24:if_8_end
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_1_cond 4
.bbl if_8_end 4
    ldrb_imm_add al r0 sp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r0 r0 asr 4
    add_imm al r0 r0 1
    add_regimm al r5 r7 r0 lsl 0
    mov_regimm al r7 r5 lsl 0
    cmp_imm al r5 63
    b le expr:jump24:if_10_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl while_2_cond 4
.bbl if_10_end 4
    movw al r0 expr:movw_abs_nc:nj:184
    movt al r0 expr:movt_abs:nj:184
    ldr_imm_add al r1 r6 24
    mov_regimm al r1 r1 lsl 6
    add_regimm al r1 r5 r1 lsl 0
    ldrb_reg_add al r0 r0 r1 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mul al r0 r4 r0
    movw al r1 expr:movw_abs_nc:nj:524736
    movt al r1 expr:movt_abs:nj:524736
    movw al r2 expr:movw_abs_nc:njZZ
    movt al r2 expr:movt_abs:njZZ
    ldrsb_reg_add al r2 r2 r5
    sxtb al r2 r2 0
    mov_regimm al r2 r2 lsl 0
    mov_regimm al r2 r2 lsl 2
    str_reg_add al r1 r2 lsl 0 r0
.bbl while_3_cond 4
    cmp_imm al r5 63
    b lt expr:jump24:while_3
.bbl while_3_exit 4
    mov_imm al r7 0
    b al expr:jump24:for_4_cond
.bbl for_4 4
    movw al r0 expr:movw_abs_nc:nj:524736
    movt al r0 expr:movt_abs:nj:524736
    mov_regimm al r1 r7 lsl 2
    add_regimm al r0 r0 r1 lsl 0
    bl al expr:call:njRowIDCT
.bbl for_4_next 4
    add_imm al r0 r7 8
    mov_regimm al r7 r0 lsl 0
.bbl for_4_cond 4
    cmp_imm al r7 64
    b lt expr:jump24:for_4
.bbl for_4_exit 4
    mov_imm al r7 0
    b al expr:jump24:for_5_cond
.bbl for_5 4
    movw al r0 expr:movw_abs_nc:nj:524736
    movt al r0 expr:movt_abs:nj:524736
    mov_regimm al r1 r7 lsl 2
    add_regimm al r0 r0 r1 lsl 0
    add_regimm al r1 r8 r7 lsl 0
    ldr_imm_add al r2 r6 20
    bl al expr:call:njColIDCT
.bbl for_5_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
.bbl for_5_cond 4
    cmp_imm al r7 8
    b lt expr:jump24:for_5
.bbl for_5_exit 4
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:8
.fun njDecodeScan 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 20
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj:524992
    movt al r0 expr:movt_abs:nj:524992
    ldr_imm_add al r0 r0 0
    mov_regimm al fp r0 lsl 0
    mov_imm al sl 0
    bl al expr:call:__static_3_njDecodeLength
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_15_true 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_1_cond 4
.bbl while_1_exit 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    mov_regimm al r1 r1 lsl 1
    add_imm al r1 r1 4
    cmp_regimm al r1 r0 lsl 0
    b ls expr:jump24:if_18_end
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_2_cond 4
.bbl if_18_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b eq expr:jump24:if_20_end
.bbl while_3 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_3_cond 4
.bbl if_20_end 4
    mov_imm al r0 1
    bl al expr:call:__static_2_njSkip
    mov_imm al r7 0
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_regimm al r6 r0 lsl 0
    b al expr:jump24:for_9_cond
.bbl for_9 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 r6 0
    cmp_regimm al r0 r1 lsl 0
    b eq expr:jump24:if_22_end
.bbl while_4 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_4_cond 4
.bbl if_22_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    and_imm al r0 r0 238
    cmp_imm al r0 0
    b eq expr:jump24:if_24_end
.bbl while_5 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_5_cond 4
.bbl if_24_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r0 r0 asr 4
    str_imm_add al r6 32 r0
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    and_imm al r0 r0 1
    orr_imm al r0 r0 2
    str_imm_add al r6 28 r0
    mov_imm al r0 2
    bl al expr:call:__static_2_njSkip
.bbl for_9_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
    add_imm al r0 r6 44
    mov_regimm al r6 r0 lsl 0
.bbl for_9_cond 4
    mov_regimm al r0 r7 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b cc expr:jump24:for_9
.bbl for_9_exit 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 0
    b ne expr:jump24:while_6
.bbl branch_40 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 63
    b ne expr:jump24:while_6
.bbl branch_39 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 2
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 0
    b eq expr:jump24:if_27_end
.bbl while_6 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 2
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_6_cond 4
.bbl if_27_end 4
    movw al r0 expr:movw_abs_nc:nj:12
    movt al r0 expr:movt_abs:nj:12
    ldr_imm_add al r0 r0 0
    bl al expr:call:__static_2_njSkip
    mov_imm al r9 0
    mov_imm al r8 0
.bbl for_14 4
    mov_imm al r7 0
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_regimm al r6 r0 lsl 0
    b al expr:jump24:for_12_cond
.bbl for_12 4
    mov_imm al r0 0
    str_imm_add al sp 4 r0
    b al expr:jump24:for_11_cond
.bbl for_11 4
    mov_imm al r0 0
    str_imm_add al sp 0 r0
    b al expr:jump24:for_10_cond
.bbl for_10 4
    ldr_imm_add al r0 r6 40
    ldr_imm_add al r1 r6 8
    mul al r1 r9 r1
    ldr_imm_add al r2 sp 4
    add_regimm al r1 r1 r2 lsl 0
    ldr_imm_add al r2 r6 20
    mul al r1 r1 r2
    ldr_imm_add al r2 r6 4
    mul al r2 r8 r2
    add_regimm al r1 r1 r2 lsl 0
    ldr_imm_add al r2 sp 0
    add_regimm al r1 r1 r2 lsl 0
    mov_regimm al r1 r1 lsl 3
    add_regimm al r0 r0 r1 lsl 0
    mov_regimm al r1 r0 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:njDecodeBlock
.bbl while_7 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_7_cond
.bbl if_28_true 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_7_cond 4
.bbl for_10_next 4
    ldr_imm_add al r0 sp 0
    add_imm al r0 r0 1
    str_imm_add al sp 0 r0
.bbl for_10_cond 4
    ldr_imm_add al r0 r6 4
    ldr_imm_add al r1 sp 0
    cmp_regimm al r1 r0 lsl 0
    b lt expr:jump24:for_10
.bbl for_11_next 4
    ldr_imm_add al r0 sp 4
    add_imm al r0 r0 1
    str_imm_add al sp 4 r0
.bbl for_11_cond 4
    ldr_imm_add al r0 r6 8
    ldr_imm_add al r1 sp 4
    cmp_regimm al r1 r0 lsl 0
    b lt expr:jump24:for_11
.bbl for_12_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
    add_imm al r0 r6 44
    mov_regimm al r6 r0 lsl 0
.bbl for_12_cond 4
    mov_regimm al r0 r7 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b cc expr:jump24:for_12
.bbl for_12_exit 4
    add_imm al r0 r8 1
    mov_regimm al r8 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:24
    movt al r1 expr:movt_abs:nj:24
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b lt expr:jump24:if_34_end
.bbl if_34_true 4
    mov_imm al r8 0
    add_imm al r0 r9 1
    mov_regimm al r9 r0 lsl 0
    movw al r1 expr:movw_abs_nc:nj:28
    movt al r1 expr:movt_abs:nj:28
    ldr_imm_add al r1 r1 0
    cmp_regimm al r1 r0 lsl 0
    b le expr:jump24:for_14_exit
.bbl if_34_end 4
    movw al r0 expr:movw_abs_nc:nj:524992
    movt al r0 expr:movt_abs:nj:524992
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:for_14
.bbl branch_41 4
    sub_imm al r0 fp 1
    mov_regimm al fp r0 lsl 0
    cmp_imm al r0 0
    b ne expr:jump24:for_14
.bbl if_38_true 4
    bl al expr:call:njByteAlign
    mov_imm al r0 16
    bl al expr:call:njGetBits
    mov_regimm al r5 r0 lsl 0
    movw al r0 65528
    and_regimm al r0 r5 r0 lsl 0
    movw al r1 65488
    cmp_regimm al r0 r1 lsl 0
    b ne expr:jump24:while_8
.bbl branch_42 4
    and_imm al r0 r5 7
    cmp_regimm al r0 sl lsl 0
    b eq expr:jump24:if_36_end
.bbl while_8 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 5
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_8_cond 4
.bbl if_36_end 4
    add_imm al r0 sl 1
    and_imm al r0 r0 7
    mov_regimm al sl r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:524992
    movt al r0 expr:movt_abs:nj:524992
    ldr_imm_add al r0 r0 0
    mov_regimm al fp r0 lsl 0
    mov_imm al r7 0
    b al expr:jump24:for_13_cond
.bbl for_13 4
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_imm al r1 44
    mul al r1 r7 r1
    add_regimm al r0 r0 r1 lsl 0
    mov_imm al r1 0
    str_imm_add al r0 36 r1
.bbl for_13_next 4
    add_imm al r0 r7 1
    mov_regimm al r7 r0 lsl 0
.bbl for_13_cond 4
    cmp_imm al r7 3
    b lt expr:jump24:for_13
.bbl for_13_condbra1 4
    b al expr:jump24:for_14
.bbl for_14_exit 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 6
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [A32] -> OUT: []  stk_size:8
.fun njUpsampleH 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 20
.bbl %start 4
    mov_regimm al r8 r0 lsl 0
    ldr_imm_add al r0 r8 12
    sub_imm al r7 r0 3
    ldr_imm_add al r0 r8 12
    ldr_imm_add al r1 r8 16
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 1
    mov_regimm al r0 r0 lsl 0
    bl al expr:call:malloc
    mov_regimm al r6 r0 lsl 0
    cmp_imm al r6 0
    b ne expr:jump24:if_5_end
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 3
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_1_cond 4
.bbl if_5_end 4
    ldr_imm_add al r0 r8 40
    mov_regimm al r9 r0 lsl 0
    mov_regimm al sl r6 lsl 0
    ldr_imm_add al r0 r8 16
    str_imm_add al sp 4 r0
    b al expr:jump24:for_3_cond
.bbl for_3 4
    ldrb_imm_add al r0 r9 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 139
    mul al r0 r0 r1
    ldrb_imm_add al r1 r9 1
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 10
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al sl 0 r0
    ldrb_imm_add al r0 r9 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 104
    mul al r0 r0 r1
    ldrb_imm_add al r1 r9 1
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 27
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_imm_add al r1 r9 2
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al sl 1 r0
    ldrb_imm_add al r0 r9 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 28
    mul al r0 r0 r1
    ldrb_imm_add al r1 r9 1
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 109
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_imm_add al r1 r9 2
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    strb_imm_add al sl 2 r0
    mov_imm al fp 0
    b al expr:jump24:for_2_cond
.bbl for_2 4
    ldrb_reg_add al r0 r9 fp lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mvn_imm al r1 8
    mul al r0 r0 r1
    add_imm al r1 fp 1
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 111
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r1 fp 2
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 29
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r1 fp 3
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r1 fp lsl 1
    add_imm al r1 r1 3
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al sl r1 lsl 0 r0
    ldrb_reg_add al r0 r9 fp lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mvn_imm al r1 2
    mul al r0 r0 r1
    add_imm al r1 fp 1
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 29
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r1 fp 2
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 111
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r1 fp 3
    ldrb_reg_add al r1 r9 r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r1 fp lsl 1
    add_imm al r1 r1 4
    mov_regimm al r0 r0 lsl 0
    strb_reg_add al sl r1 lsl 0 r0
.bbl for_2_next 4
    add_imm al r0 fp 1
    mov_regimm al fp r0 lsl 0
.bbl for_2_cond 4
    cmp_regimm al fp r7 lsl 0
    b lt expr:jump24:for_2
.bbl for_2_exit 4
    ldr_imm_add al r0 r8 20
    add_regimm al fp r9 r0 lsl 0
    mov_regimm al r9 fp lsl 0
    ldr_imm_add al r0 r8 12
    mov_regimm al r0 r0 lsl 1
    add_regimm al r0 sl r0 lsl 0
    str_imm_add al sp 0 r0
    ldr_imm_add al r0 sp 0
    mov_regimm al sl r0 lsl 0
    ldrb_imm_sub al r0 fp 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 28
    mul al r0 r0 r1
    ldrb_imm_sub al r1 fp 2
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 109
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_imm_sub al r1 fp 3
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 0
    strb_imm_sub al r1 3 r0
    ldrb_imm_sub al r0 fp 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 104
    mul al r0 r0 r1
    ldrb_imm_sub al r1 fp 2
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 27
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_imm_sub al r1 fp 3
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 0
    strb_imm_sub al r1 2 r0
    ldrb_imm_sub al r0 fp 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 139
    mul al r0 r0 r1
    ldrb_imm_sub al r1 fp 2
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 10
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 0
    strb_imm_sub al r1 1 r0
.bbl for_3_next 4
    ldr_imm_add al r0 sp 4
    sub_imm al r0 r0 1
    str_imm_add al sp 4 r0
.bbl for_3_cond 4
    ldr_imm_add al r0 sp 4
    cmp_imm al r0 0
    b ne expr:jump24:for_3
.bbl for_3_exit 4
    ldr_imm_add al r0 r8 12
    mov_regimm al r0 r0 lsl 1
    str_imm_add al r8 12 r0
    ldr_imm_add al r0 r8 12
    str_imm_add al r8 20 r0
    ldr_imm_add al r0 r8 40
    bl al expr:call:free
    str_imm_add al r8 40 r6
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [A32] -> OUT: []  stk_size:36
.fun njUpsampleV 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 36
.bbl %start 4
    mov_regimm al sl r0 lsl 0
    ldr_imm_add al r7 sl 12
    ldr_imm_add al r8 sl 20
    add_regimm al r9 r8 r8 lsl 0
    ldr_imm_add al r0 sl 12
    ldr_imm_add al r1 sl 16
    mul al r0 r0 r1
    mov_regimm al r0 r0 lsl 1
    mov_regimm al r0 r0 lsl 0
    bl al expr:call:malloc
    mov_regimm al r6 r0 lsl 0
    cmp_imm al r6 0
    b ne expr:jump24:if_5_end
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 3
    str_imm_add al r0 0 r1
    add_imm al sp sp 36
    ldmia_update al reglist:0x8fc0 sp
.bbl while_1_cond 4
.bbl if_5_end 4
    mov_imm al r0 0
    str_imm_add al sp 28 r0
    b al expr:jump24:for_3_cond
.bbl for_3 4
    ldr_imm_add al fp sl 40
    ldr_imm_add al r0 sp 28
    add_regimm al r0 fp r0 lsl 0
    str_imm_add al sp 0 r0
    ldr_imm_add al r0 sp 28
    add_regimm al r0 r6 r0 lsl 0
    str_imm_add al sp 4 r0
    ldr_imm_add al r0 sp 28
    ldrb_reg_add al r0 fp r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 139
    mul al r0 r0 r1
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r1 r1 r8 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 10
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 28
    strb_reg_add al r6 r1 lsl 0 r0
    ldr_imm_add al r0 sp 4
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 8 r0
    ldr_imm_add al r0 sp 28
    ldrb_reg_add al r0 fp r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 104
    mul al r0 r0 r1
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r1 r1 r8 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 27
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r1 r1 r9 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 4
    strb_reg_add al r1 r7 lsl 0 r0
    ldr_imm_add al r0 sp 8
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 12 r0
    ldr_imm_add al r0 sp 28
    ldrb_reg_add al r0 fp r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 28
    mul al r0 r0 r1
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r1 r1 r8 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 109
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldr_imm_add al r1 sp 0
    ldrb_reg_add al r1 r1 r9 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 8
    strb_reg_add al r1 r7 lsl 0 r0
    ldr_imm_add al r0 sp 12
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 24 r0
    ldr_imm_add al r0 sp 0
    add_regimm al r0 r0 r8 lsl 0
    mov_regimm al fp r0 lsl 0
    ldr_imm_add al r0 sl 16
    sub_imm al r0 r0 3
    str_imm_add al sp 32 r0
    b al expr:jump24:for_2_cond
.bbl for_2 4
    rsb_imm al r0 r8 0
    ldrb_reg_add al r0 fp r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mvn_imm al r1 8
    mul al r0 r0 r1
    ldrb_imm_add al r1 fp 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 111
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_reg_add al r1 fp r8 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 29
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_reg_add al r1 fp r9 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 24
    strb_imm_add al r1 0 r0
    ldr_imm_add al r0 sp 24
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 16 r0
    rsb_imm al r0 r8 0
    ldrb_reg_add al r0 fp r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mvn_imm al r1 2
    mul al r0 r0 r1
    ldrb_imm_add al r1 fp 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 29
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_reg_add al r1 fp r8 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 111
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    ldrb_reg_add al r1 fp r9 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 16
    strb_imm_add al r1 0 r0
    ldr_imm_add al r0 sp 16
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 24 r0
    add_regimm al r0 fp r8 lsl 0
    mov_regimm al fp r0 lsl 0
.bbl for_2_next 4
    ldr_imm_add al r0 sp 32
    sub_imm al r0 r0 1
    str_imm_add al sp 32 r0
.bbl for_2_cond 4
    ldr_imm_add al r0 sp 32
    cmp_imm al r0 0
    b ne expr:jump24:for_2
.bbl for_2_exit 4
    add_regimm al fp fp r8 lsl 0
    ldrb_imm_add al r0 fp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 28
    mul al r0 r0 r1
    rsb_imm al r1 r8 0
    ldrb_reg_add al r1 fp r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 109
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    rsb_imm al r1 r9 0
    ldrb_reg_add al r1 fp r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 8
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 24
    strb_imm_add al r1 0 r0
    ldr_imm_add al r0 sp 24
    add_regimm al r0 r0 r7 lsl 0
    str_imm_add al sp 20 r0
    ldrb_imm_add al r0 fp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 104
    mul al r0 r0 r1
    rsb_imm al r1 r8 0
    ldrb_reg_add al r1 fp r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mov_imm al r2 27
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    rsb_imm al r1 r9 0
    ldrb_reg_add al r1 fp r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 2
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 20
    strb_imm_add al r1 0 r0
    ldrb_imm_add al r0 fp 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_imm al r1 139
    mul al r0 r0 r1
    rsb_imm al r1 r8 0
    ldrb_reg_add al r1 fp r1 lsl 0
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    mvn_imm al r2 10
    mul al r1 r1 r2
    add_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 64
    mov_regimm al r0 r0 asr 7
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 20
    strb_reg_add al r1 r7 lsl 0 r0
.bbl for_3_next 4
    ldr_imm_add al r0 sp 28
    add_imm al r0 r0 1
    str_imm_add al sp 28 r0
.bbl for_3_cond 4
    ldr_imm_add al r0 sp 28
    cmp_regimm al r0 r7 lsl 0
    b lt expr:jump24:for_3
.bbl for_3_exit 4
    ldr_imm_add al r0 sl 16
    mov_regimm al r0 r0 lsl 1
    str_imm_add al sl 16 r0
    ldr_imm_add al r0 sl 12
    str_imm_add al sl 20 r0
    ldr_imm_add al r0 sl 40
    bl al expr:call:free
    str_imm_add al sl 40 r6
    add_imm al sp sp 36
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:20
.fun njConvert 16
    stmdb_update al sp reglist:0x4fc0
    sub_imm al sp sp 20
.bbl %start 4
    mov_imm al r8 0
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_regimm al r7 r0 lsl 0
    b al expr:jump24:for_5_cond
.bbl while_3 4
    ldr_imm_add al r0 r7 12
    movw al r1 expr:movw_abs_nc:nj:16
    movt al r1 expr:movt_abs:nj:16
    ldr_imm_add al r1 r1 0
    cmp_regimm al r1 r0 lsl 0
    b le expr:jump24:while_1
.bbl if_9_true 4
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:njUpsampleH
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1_cond
.bbl if_10_true 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_1_cond 4
.bbl while_1_exit 4
    ldr_imm_add al r0 r7 16
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    ldr_imm_add al r1 r1 0
    cmp_regimm al r1 r0 lsl 0
    b le expr:jump24:while_2
.bbl if_12_true 4
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:njUpsampleV
.bbl while_2 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_2_cond
.bbl if_13_true 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_2_cond 4
.bbl while_3_cond 4
    ldr_imm_add al r0 r7 12
    movw al r1 expr:movw_abs_nc:nj:16
    movt al r1 expr:movt_abs:nj:16
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b lt expr:jump24:while_3
.bbl branch_24 4
    ldr_imm_add al r0 r7 16
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b lt expr:jump24:while_3
.bbl while_3_exit 4
    ldr_imm_add al r0 r7 12
    movw al r1 expr:movw_abs_nc:nj:16
    movt al r1 expr:movt_abs:nj:16
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b lt expr:jump24:while_4
.bbl branch_25 4
    ldr_imm_add al r0 r7 16
    movw al r1 expr:movw_abs_nc:nj:20
    movt al r1 expr:movt_abs:nj:20
    ldr_imm_add al r1 r1 0
    cmp_regimm al r1 r0 lsl 0
    b le expr:jump24:for_5_next
.bbl while_4 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 4
    str_imm_add al r0 0 r1
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.bbl while_4_cond 4
.bbl for_5_next 4
    add_imm al r0 r8 1
    mov_regimm al r8 r0 lsl 0
    add_imm al r0 r7 44
    mov_regimm al r7 r0 lsl 0
.bbl for_5_cond 4
    mov_regimm al r0 r8 lsl 0
    movw al r1 expr:movw_abs_nc:nj:40
    movt al r1 expr:movt_abs:nj:40
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b cc expr:jump24:while_3_cond
.bbl for_5_exit 4
    movw al r0 expr:movw_abs_nc:nj:40
    movt al r0 expr:movt_abs:nj:40
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 3
    b ne expr:jump24:if_23_false
.bbl if_23_true 4
    movw al r0 expr:movw_abs_nc:nj:524996
    movt al r0 expr:movt_abs:nj:524996
    ldr_imm_add al r0 r0 0
    str_imm_add al sp 4 r0
    movw al r0 expr:movw_abs_nc:nj:84
    movt al r0 expr:movt_abs:nj:84
    ldr_imm_add al r0 r0 0
    str_imm_add al sp 8 r0
    movw al r0 expr:movw_abs_nc:nj:128
    movt al r0 expr:movt_abs:nj:128
    ldr_imm_add al r0 r0 0
    mov_regimm al r9 r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:172
    movt al r0 expr:movt_abs:nj:172
    ldr_imm_add al r0 r0 0
    mov_regimm al sl r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:20
    movt al r0 expr:movt_abs:nj:20
    ldr_imm_add al r0 r0 0
    str_imm_add al sp 16 r0
    b al expr:jump24:for_7_cond
.bbl for_7 4
    mov_imm al r0 0
    str_imm_add al sp 12 r0
    b al expr:jump24:for_6_cond
.bbl for_6 4
    ldr_imm_add al r0 sp 12
    ldr_imm_add al r1 sp 8
    ldrb_reg_add al r0 r1 r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r6 r0 lsl 8
    ldr_imm_add al r0 sp 12
    ldrb_reg_add al r0 r9 r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    sub_imm al r7 r0 128
    ldr_imm_add al r0 sp 12
    ldrb_reg_add al r0 sl r0 lsl 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    sub_imm al r8 r0 128
    movw al r0 359
    mul al r0 r8 r0
    add_regimm al r0 r6 r0 lsl 0
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 4
    strb_imm_add al r1 0 r0
    mov_imm al r0 88
    mul al r0 r7 r0
    sub_regimm al r0 r6 r0 lsl 0
    mov_imm al r1 183
    mul al r1 r8 r1
    sub_regimm al r0 r0 r1 lsl 0
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 4
    strb_imm_add al r1 1 r0
    movw al r0 454
    mul al r0 r7 r0
    add_regimm al r0 r6 r0 lsl 0
    add_imm al r0 r0 128
    mov_regimm al r0 r0 asr 8
    bl al expr:call:njClip
    mov_regimm al r0 r0 lsl 0
    ldr_imm_add al r1 sp 4
    strb_imm_add al r1 2 r0
    ldr_imm_add al r0 sp 4
    add_imm al r0 r0 3
    str_imm_add al sp 4 r0
.bbl for_6_next 4
    ldr_imm_add al r0 sp 12
    add_imm al r0 r0 1
    str_imm_add al sp 12 r0
.bbl for_6_cond 4
    movw al r0 expr:movw_abs_nc:nj:16
    movt al r0 expr:movt_abs:nj:16
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 sp 12
    cmp_regimm al r1 r0 lsl 0
    b lt expr:jump24:for_6
.bbl for_6_exit 4
    movw al r0 expr:movw_abs_nc:nj:64
    movt al r0 expr:movt_abs:nj:64
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 sp 8
    add_regimm al r0 r1 r0 lsl 0
    str_imm_add al sp 8 r0
    movw al r0 expr:movw_abs_nc:nj:108
    movt al r0 expr:movt_abs:nj:108
    ldr_imm_add al r0 r0 0
    add_regimm al r0 r9 r0 lsl 0
    mov_regimm al r9 r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:152
    movt al r0 expr:movt_abs:nj:152
    ldr_imm_add al r0 r0 0
    add_regimm al r0 sl r0 lsl 0
    mov_regimm al sl r0 lsl 0
.bbl for_7_next 4
    ldr_imm_add al r0 sp 16
    sub_imm al r0 r0 1
    str_imm_add al sp 16 r0
.bbl for_7_cond 4
    ldr_imm_add al r0 sp 16
    cmp_imm al r0 0
    b ne expr:jump24:for_7
.bbl for_7_condbra1 4
    b al expr:jump24:if_23_end
.bbl if_23_false 4
    movw al r0 expr:movw_abs_nc:nj:56
    movt al r0 expr:movt_abs:nj:56
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:64
    movt al r1 expr:movt_abs:nj:64
    ldr_imm_add al r1 r1 0
    cmp_regimm al r0 r1 lsl 0
    b eq expr:jump24:if_23_end
.bbl if_22_true 4
    movw al r0 expr:movw_abs_nc:nj:84
    movt al r0 expr:movt_abs:nj:84
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:64
    movt al r1 expr:movt_abs:nj:64
    ldr_imm_add al r1 r1 0
    add_regimm al r0 r0 r1 lsl 0
    mov_regimm al fp r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:84
    movt al r0 expr:movt_abs:nj:84
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:56
    movt al r1 expr:movt_abs:nj:56
    ldr_imm_add al r1 r1 0
    add_regimm al r0 r0 r1 lsl 0
    str_imm_add al sp 0 r0
    movw al r0 expr:movw_abs_nc:nj:60
    movt al r0 expr:movt_abs:nj:60
    ldr_imm_add al r0 r0 0
    sub_imm al r0 r0 1
    mov_regimm al r6 r0 lsl 0
    b al expr:jump24:for_8_cond
.bbl for_8 4
    movw al r0 expr:movw_abs_nc:nj:56
    movt al r0 expr:movt_abs:nj:56
    ldr_imm_add al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r2 r0 lsl 0
    mov_regimm al r1 fp lsl 0
    ldr_imm_add al r0 sp 0
    bl al expr:call:mymemcpy
    movw al r0 expr:movw_abs_nc:nj:64
    movt al r0 expr:movt_abs:nj:64
    ldr_imm_add al r0 r0 0
    add_regimm al r0 fp r0 lsl 0
    mov_regimm al fp r0 lsl 0
    movw al r0 expr:movw_abs_nc:nj:56
    movt al r0 expr:movt_abs:nj:56
    ldr_imm_add al r0 r0 0
    ldr_imm_add al r1 sp 0
    add_regimm al r0 r1 r0 lsl 0
    str_imm_add al sp 0 r0
.bbl for_8_next 4
    sub_imm al r0 r6 1
    mov_regimm al r6 r0 lsl 0
.bbl for_8_cond 4
    cmp_imm al r6 0
    b ne expr:jump24:for_8
.bbl for_8_exit 4
    movw al r0 expr:movw_abs_nc:nj:56
    movt al r0 expr:movt_abs:nj:56
    ldr_imm_add al r0 r0 0
    movw al r1 expr:movw_abs_nc:nj:64
    movt al r1 expr:movt_abs:nj:64
    str_imm_add al r1 0 r0
.bbl if_23_end 4
    add_imm al sp sp 20
    ldmia_update al reglist:0x8fc0 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njInit 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    movw al r2 712
    movt al r2 8
    mov_imm al r1 0
    bl al expr:call:mymemset
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [] -> OUT: []  stk_size:0
.fun njDone 16
    stmdb_update al sp reglist:0x4040
    sub_imm al sp sp 8
.bbl %start 4
    mov_imm al r6 0
    b al expr:jump24:for_1_cond
.bbl for_1 4
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_imm al r1 44
    mul al r1 r6 r1
    add_regimm al r0 r0 r1 lsl 0
    ldr_imm_add al r0 r0 40
    cmp_imm al r0 0
    b eq expr:jump24:for_1_next
.bbl if_2_true 4
    movw al r0 expr:movw_abs_nc:nj:44
    movt al r0 expr:movt_abs:nj:44
    mov_imm al r1 44
    mul al r1 r6 r1
    add_regimm al r0 r0 r1 lsl 0
    ldr_imm_add al r0 r0 40
    bl al expr:call:free
.bbl for_1_next 4
    add_imm al r0 r6 1
    mov_regimm al r6 r0 lsl 0
.bbl for_1_cond 4
    cmp_imm al r6 3
    b lt expr:jump24:for_1
.bbl for_1_exit 4
    movw al r0 expr:movw_abs_nc:nj:524996
    movt al r0 expr:movt_abs:nj:524996
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:if_4_end
.bbl if_4_true 4
    movw al r0 expr:movw_abs_nc:nj:524996
    movt al r0 expr:movt_abs:nj:524996
    ldr_imm_add al r0 r0 0
    bl al expr:call:free
.bbl if_4_end 4
    bl al expr:call:njInit
    add_imm al sp sp 8
    ldmia_update al reglist:0x8040 sp
.endfun
# sig: IN: [A32 S32] -> OUT: [S32]  stk_size:0
.fun njDecode 16
.localmem switch_1727_tab 4 rodata
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_192
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_196
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_218
    .addr.bbl 4 switch_1727_219
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_221
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_default
    .addr.bbl 4 switch_1727_254
.endmem
    stmdb_update al sp reglist:0x40c0
    sub_imm al sp sp 4
.bbl %start 4
    mov_regimm al r6 r0 lsl 0
    mov_regimm al r7 r1 lsl 0
    bl al expr:call:njDone
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    str_imm_add al r0 0 r6
    bic_imm al r0 r7 -2147483648
    movw al r1 expr:movw_abs_nc:nj:8
    movt al r1 expr:movt_abs:nj:8
    str_imm_add al r1 0 r0
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 2
    b ge expr:jump24:if_2_end
.bbl if_2_true 4
    mov_imm al r0 1
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.bbl if_2_end 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    eor_imm al r0 r0 255
    movw al r1 expr:movw_abs_nc:nj:4
    movt al r1 expr:movt_abs:nj:4
    ldr_imm_add al r1 r1 0
    ldrb_imm_add al r1 r1 1
    uxtb al r1 r1 0
    mov_regimm al r1 r1 lsl 0
    eor_imm al r1 r1 216
    orr_regimm al r0 r0 r1 lsl 0
    cmp_imm al r0 0
    b eq expr:jump24:if_3_end
.bbl if_3_true 4
    mov_imm al r0 1
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.bbl if_3_end 4
    mov_imm al r0 2
    bl al expr:call:__static_2_njSkip
    b al expr:jump24:while_1_cond
.bbl while_1 4
    movw al r0 expr:movw_abs_nc:nj:8
    movt al r0 expr:movt_abs:nj:8
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 2
    b lt expr:jump24:if_4_true
.bbl branch_8 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_add al r0 r0 0
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 255
    b eq expr:jump24:if_4_end
.bbl if_4_true 4
    mov_imm al r0 5
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.bbl if_4_end 4
    mov_imm al r0 2
    bl al expr:call:__static_2_njSkip
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_sub al r0 r0 1
    uxtb al r3 r0 0
    cmp_imm al r3 254
    b hi expr:jump24:switch_1727_default
.bbl if_4_end_1 4
    movw al r0 expr:loc_movw_abs_nc:switch_1727_tab
    movt al r0 expr:loc_movt_abs:switch_1727_tab
    ldr_reg_add al pc r0 r3 lsl 2
.bbl switch_1727_192 4
    bl al expr:call:njDecodeSOF
    b al expr:jump24:while_1_cond
.bbl switch_1727_196 4
    bl al expr:call:njDecodeDHT
    b al expr:jump24:while_1_cond
.bbl switch_1727_219 4
    bl al expr:call:njDecodeDQT
    b al expr:jump24:while_1_cond
.bbl switch_1727_221 4
    bl al expr:call:njDecodeDRI
    b al expr:jump24:while_1_cond
.bbl switch_1727_218 4
    bl al expr:call:njDecodeScan
    b al expr:jump24:while_1_cond
.bbl switch_1727_254 4
    bl al expr:call:njSkipMarker
    b al expr:jump24:while_1_cond
.bbl switch_1727_default 4
    movw al r0 expr:movw_abs_nc:nj:4
    movt al r0 expr:movt_abs:nj:4
    ldr_imm_add al r0 r0 0
    ldrb_imm_sub al r0 r0 1
    uxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    and_imm al r0 r0 240
    cmp_imm al r0 224
    b ne expr:jump24:if_5_false
.bbl if_5_true 4
    bl al expr:call:njSkipMarker
    b al expr:jump24:while_1_cond
.bbl if_5_false 4
    mov_imm al r0 2
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.bbl while_1_cond 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 0
    b eq expr:jump24:while_1
.bbl while_1_exit 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    cmp_imm al r0 6
    b eq expr:jump24:if_7_end
.bbl if_7_true 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.bbl if_7_end 4
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    mov_imm al r1 0
    str_imm_add al r0 0 r1
    bl al expr:call:njConvert
    movw al r0 expr:movw_abs_nc:nj
    movt al r0 expr:movt_abs:nj
    ldr_imm_add al r0 r0 0
    add_imm al sp sp 4
    ldmia_update al reglist:0x80c0 sp
.endfun
# sig: IN: [A32 S32] -> OUT: []  stk_size:0
.fun write_str 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 12
.bbl %start 4
    mov_regimm al r4 r0 lsl 0
    mov_regimm al r3 r1 lsl 0
    mov_imm al r5 0
    b al expr:jump24:for_1_cond
.bbl for_1_next 4
    add_imm al r0 r5 1
    mov_regimm al r5 r0 lsl 0
.bbl for_1_cond 4
    ldrsb_reg_add al r0 r4 r5
    sxtb al r0 r0 0
    mov_regimm al r0 r0 lsl 0
    cmp_imm al r0 0
    b ne expr:jump24:for_1_next
.bbl for_1_exit 4
    mov_regimm al r2 r5 lsl 0
    mov_regimm al r1 r4 lsl 0
    mov_regimm al r0 r3 lsl 0
    bl al expr:call:write
    add_imm al sp sp 12
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [S32 S32] -> OUT: []  stk_size:64
.fun write_dec 16
    stmdb_update al sp reglist:0x4000
    sub_imm al sp sp 76
.bbl %start 4
    mov_regimm al ip r0 lsl 0
    mov_regimm al r5 r1 lsl 0
    mov_imm al r0 0
    strb_imm_add al sp 63 r0
    mov_imm al r0 62
    mov_regimm al lr r0 lsl 0
.bbl while_1 4
    mov_imm al r0 10
    sdiv al r0 r5 r0
    mov_imm al r1 10
    mul al r0 r0 r1
    sub_regimm al r0 r5 r0 lsl 0
    add_imm al r0 r0 48
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r0 r0 lsl 0
    add_imm al r1 sp 0
    strb_reg_add al r1 lr lsl 0 r0
    sub_imm al r3 lr 1
    mov_regimm al lr r3 lsl 0
    mov_imm al r0 10
    sdiv al r4 r5 r0
    mov_regimm al r5 r4 lsl 0
.bbl while_1_cond 4
    cmp_imm al r4 0
    b ne expr:jump24:while_1
.bbl while_1_exit 4
    add_imm al r0 r3 1
    add_imm al r1 sp 0
    add_regimm al r0 r1 r0 lsl 0
    mov_regimm al r1 ip lsl 0
    bl al expr:call:write_str
    add_imm al sp sp 76
    ldmia_update al reglist:0x8000 sp
.endfun
# sig: IN: [S32 A32] -> OUT: [S32]  stk_size:0
.fun main 16
    stmdb_update al sp reglist:0x43c0
    sub_imm al sp sp 12
.bbl %start 4
    mov_regimm al r9 r1 lsl 0
    cmp_imm al r0 3
    b ge expr:jump24:if_1_end
.bbl if_1_true 4
    movw al r0 expr:movw_abs_nc:string_const_1
    movt al r0 expr:movt_abs:string_const_1
    bl al expr:call:puts
    mov_imm al r0 2
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_1_end 4
    ldr_imm_add al r0 r9 4
    mov_imm al r2 0
    mov_imm al r1 0
    bl al expr:call:open
    mov_regimm al r7 r0 lsl 0
    cmp_imm al r7 0
    b ge expr:jump24:if_2_end
.bbl if_2_true 4
    movw al r0 expr:movw_abs_nc:string_const_2
    movt al r0 expr:movt_abs:string_const_2
    bl al expr:call:puts
    mov_imm al r0 1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_2_end 4
    mov_imm al r2 2
    mov_imm al r1 0
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:lseek
    mov_regimm al r8 r0 lsl 0
    mov_regimm al r0 r8 lsl 0
    bl al expr:call:malloc
    mov_regimm al r6 r0 lsl 0
    mov_imm al r2 0
    mov_imm al r1 0
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:lseek
    mov_regimm al r3 r0 lsl 0
    mov_regimm al r0 r8 lsl 0
    mov_regimm al r2 r0 lsl 0
    mov_regimm al r1 r6 lsl 0
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:read
    mov_regimm al r8 r0 lsl 0
    mov_regimm al r0 r7 lsl 0
    bl al expr:call:close
    mov_regimm al r2 r0 lsl 0
    bl al expr:call:njInit
    mov_regimm al r1 r8 lsl 0
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:njDecode
    cmp_imm al r0 0
    b eq expr:jump24:if_3_end
.bbl if_3_true 4
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:free
    movw al r0 expr:movw_abs_nc:string_const_3
    movt al r0 expr:movt_abs:string_const_3
    bl al expr:call:puts
    mov_imm al r0 1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_3_end 4
    mov_regimm al r0 r6 lsl 0
    bl al expr:call:free
    ldr_imm_add al r0 r9 8
    mov_imm al r1 65
    orr_imm al r1 r1 512
    mov_imm al r2 6
    mov_regimm al r2 r2 lsl 6
    bl al expr:call:open
    mov_regimm al r8 r0 lsl 0
    cmp_imm al r8 0
    b ge expr:jump24:if_4_end
.bbl if_4_true 4
    movw al r0 expr:movw_abs_nc:string_const_4
    movt al r0 expr:movt_abs:string_const_4
    bl al expr:call:puts
    mov_imm al r0 1
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.bbl if_4_end 4
    bl al expr:call:njIsColor
    cmp_imm al r0 0
    b eq expr:jump24:if_5_false
.bbl if_5_true 4
    movw al r0 expr:movw_abs_nc:string_const_5
    movt al r0 expr:movt_abs:string_const_5
    mov_regimm al r1 r8 lsl 0
    bl al expr:call:write_str
    b al expr:jump24:if_5_end
.bbl if_5_false 4
    movw al r0 expr:movw_abs_nc:string_const_6
    movt al r0 expr:movt_abs:string_const_6
    mov_regimm al r1 r8 lsl 0
    bl al expr:call:write_str
.bbl if_5_end 4
    bl al expr:call:njGetWidth
    mov_regimm al r1 r0 lsl 0
    mov_regimm al r0 r8 lsl 0
    bl al expr:call:write_dec
    movw al r0 expr:movw_abs_nc:string_const_7
    movt al r0 expr:movt_abs:string_const_7
    mov_regimm al r1 r8 lsl 0
    bl al expr:call:write_str
    bl al expr:call:njGetHeight
    mov_regimm al r1 r0 lsl 0
    mov_regimm al r0 r8 lsl 0
    bl al expr:call:write_dec
    movw al r0 expr:movw_abs_nc:string_const_8
    movt al r0 expr:movt_abs:string_const_8
    mov_regimm al r1 r8 lsl 0
    bl al expr:call:write_str
    movw al r0 expr:movw_abs_nc:string_const_9
    movt al r0 expr:movt_abs:string_const_9
    mov_regimm al r1 r8 lsl 0
    bl al expr:call:write_str
    bl al expr:call:njGetImage
    mov_regimm al r6 r0 lsl 0
    bl al expr:call:njGetImageSize
    mov_regimm al r0 r0 lsl 0
    mov_regimm al r2 r0 lsl 0
    mov_regimm al r1 r6 lsl 0
    mov_regimm al r0 r8 lsl 0
    bl al expr:call:write
    mov_regimm al r1 r0 lsl 0
    mov_regimm al r0 r8 lsl 0
    bl al expr:call:close
    mov_regimm al r1 r0 lsl 0
    bl al expr:call:njDone
    mov_imm al r0 0
    add_imm al sp sp 12
    ldmia_update al reglist:0x83c0 sp
.endfun

.fun _start 16
    ldr_imm_add al r0 sp 0
    add_imm al r1 sp 4                        
    bl expr:call:main                          
    movw al r7 1                            
    svc al 0                                 
    ud2 al
.endfun	