<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>9.509</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>9.509</CP_FINAL>
  <CP_ROUTE>9.509</CP_ROUTE>
  <CP_SYNTH>8.326</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>0.491</SLACK_FINAL>
  <SLACK_ROUTE>0.491</SLACK_ROUTE>
  <SLACK_SYNTH>1.674</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.491</WNS_FINAL>
  <WNS_ROUTE>0.491</WNS_ROUTE>
  <WNS_SYNTH>1.674</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>74</DSP>
    <FF>648</FF>
    <LATCH>0</LATCH>
    <LUT>1599</LUT>
    <SLICE>596</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="case_1" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="104">am_addmul_11s_10s_11s_11_4_1_U145 am_addmul_11s_7s_9s_12_4_1_U147 am_addmul_6ns_6ns_6s_6_4_1_U143 am_addmul_7ns_7ns_7s_7_4_1_U144 mac_muladd_10s_10s_10s_10_4_1_U142 mac_muladd_7s_6s_6s_7_4_1_U146 mul_10s_10s_10_1_1_U111 mul_10s_4s_10_1_1_U54 mul_10s_5s_10_1_1_U107 mul_10s_5s_13_1_1_U141 mul_10s_5s_13_1_1_U3 mul_10s_7s_14_1_1_U59 mul_10s_8s_12_1_1_U34 mul_11s_11s_11_1_1_U123 mul_11s_11s_11_1_1_U83 mul_11s_5s_11_1_1_U89 mul_11s_5s_12_1_1_U87 mul_11s_6s_13_1_1_U108 mul_11s_7s_11_1_1_U79 mul_12ns_2s_13_1_1_U12 mul_12s_10s_14_1_1_U85 mul_12s_11s_15_1_1_U99 mul_12s_12s_12_1_1_U71 mul_12s_12s_12_1_1_U75 mul_12s_12s_13_1_1_U95 mul_12s_12s_24_1_1_U60 mul_12s_4s_12_1_1_U53 mul_12s_4s_13_1_1_U70 mul_12s_5s_13_1_1_U116 mul_12s_6s_12_1_1_U62 mul_12s_6s_12_1_1_U69 mul_12s_6s_16_1_1_U81 mul_12s_8s_20_1_1_U113 mul_13s_10s_15_1_1_U129 mul_13s_11s_13_1_1_U132 mul_13s_12s_13_1_1_U93 mul_13s_13s_13_1_1_U109 mul_13s_7s_13_1_1_U103 mul_13s_9s_16_1_1_U17 mul_14s_13s_14_1_1_U125 mul_14s_8s_14_1_1_U44 mul_15s_14s_15_1_1_U139 mul_16s_16s_16_1_1_U2 mul_16s_5s_16_1_1_U11 mul_4s_3s_7_1_1_U35 mul_4s_4s_4_1_1_U32 mul_5s_3s_5_1_1_U66 mul_5s_5s_5_1_1_U102 mul_5s_5s_5_1_1_U117 mul_5s_5s_5_1_1_U118 mul_5s_5s_5_1_1_U130 mul_5s_5s_5_1_1_U131 mul_5s_5s_5_1_1_U49 mul_5s_5s_5_1_1_U90 mul_6s_4s_6_1_1_U114 mul_6s_4s_6_1_1_U120 mul_6s_5s_6_1_1_U61 mul_6s_5s_6_1_1_U63 mul_6s_5s_6_1_1_U68 mul_6s_5s_9_1_1_U74 mul_6s_6s_6_1_1_U101 mul_6s_6s_6_1_1_U110 mul_6s_6s_6_1_1_U14 mul_6s_6s_6_1_1_U15 mul_6s_6s_6_1_1_U24 mul_6s_6s_6_1_1_U33 mul_6s_6s_6_1_1_U73 mul_6s_6s_6_1_1_U77 mul_6s_6s_9_1_1_U40 mul_7s_2s_9_1_1_U57 mul_7s_4s_7_1_1_U19 mul_7s_4s_7_1_1_U39 mul_7s_5s_10_1_1_U137 mul_7s_5s_12_1_1_U133 mul_7s_5s_7_1_1_U140 mul_7s_6s_7_1_1_U128 mul_7s_7s_11_1_1_U80 mul_7s_7s_7_1_1_U1 mul_7s_7s_7_1_1_U124 mul_7s_7s_7_1_1_U36 mul_7s_7s_7_1_1_U47 mul_7s_7s_7_1_1_U55 mul_7s_7s_7_1_1_U96 mul_8s_5s_8_1_1_U8 mul_8s_6s_8_1_1_U106 mul_8s_6s_8_1_1_U38 mul_8s_6s_8_1_1_U67 mul_8s_7s_13_1_1_U48 mul_8s_7s_8_1_1_U104 mul_8s_8s_8_1_1_U138 mul_8s_8s_8_1_1_U29 mul_8s_8s_8_1_1_U30 mul_8s_8s_8_1_1_U37 mul_9s_2s_10_1_1_U46 mul_9s_6s_9_1_1_U121 mul_9s_6s_9_1_1_U94 mul_9s_7s_9_1_1_U91 mul_9s_8s_10_1_1_U26 mul_9s_8s_11_1_1_U58 mul_9s_9s_14_1_1_U105 mul_9s_9s_14_1_1_U115 mul_9s_9s_9_1_1_U122 mul_9s_9s_9_1_1_U76 mul_9s_9s_9_1_1_U97</SubModules>
    <Resources DSP="74" FF="648" LUT="1599" LogicLUT="1599"/>
    <LocalResources DSP="33" FF="579" LUT="77" LogicLUT="77"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_11s_10s_11s_11_4_1_U145" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_am_addmul_11s_10s_11s_11_4_1">
    <SubModules count="1">case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U</SubModules>
    <Resources DSP="1" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_am_addmul_11s_10s_11s_11_4_1.v" ORIG_REF_NAME="case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0">
    <Resources DSP="1" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_11s_7s_9s_12_4_1_U147" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_am_addmul_11s_7s_9s_12_4_1">
    <SubModules count="1">case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U</SubModules>
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_am_addmul_11s_7s_9s_12_4_1.v" ORIG_REF_NAME="case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_6ns_6ns_6s_6_4_1_U143" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_am_addmul_6ns_6ns_6s_6_4_1">
    <SubModules count="1">case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U</SubModules>
    <Resources FF="24" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_am_addmul_6ns_6ns_6s_6_4_1.v" ORIG_REF_NAME="case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0">
    <Resources FF="24" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_7ns_7ns_7s_7_4_1_U144" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_am_addmul_7ns_7ns_7s_7_4_1">
    <SubModules count="1">case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U</SubModules>
    <Resources DSP="1" FF="21" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_am_addmul_7ns_7ns_7s_7_4_1.v" ORIG_REF_NAME="case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0">
    <Resources DSP="1" FF="21" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_10s_10s_10s_10_4_1_U142" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mac_muladd_10s_10s_10s_10_4_1">
    <SubModules count="1">case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U</SubModules>
    <Resources DSP="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_mac_muladd_10s_10s_10s_10_4_1.v" ORIG_REF_NAME="case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0">
    <Resources DSP="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_7s_6s_6s_7_4_1_U146" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mac_muladd_7s_6s_6s_7_4_1">
    <SubModules count="1">case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U</SubModules>
    <Resources FF="24" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U" DEPTH="2" FILE_NAME="case_1_mac_muladd_7s_6s_6s_7_4_1.v" ORIG_REF_NAME="case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0">
    <Resources FF="24" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_10s_10_1_1_U111" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_10s_10_1_1">
    <Resources DSP="1" LUT="45" LogicLUT="45"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_4s_10_1_1_U54" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_4s_10_1_1">
    <Resources LUT="40" LogicLUT="40"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_5s_10_1_1_U107" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_5s_10_1_1">
    <Resources LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_5s_13_1_1_U141" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_5s_13_1_1">
    <Resources LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_5s_13_1_1_U3" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_5s_13_1_1">
    <Resources LUT="45" LogicLUT="45"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_7s_14_1_1_U59" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_7s_14_1_1">
    <Resources DSP="1" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_10s_8s_12_1_1_U34" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_10s_8s_12_1_1">
    <Resources DSP="1" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_11s_11_1_1_U123" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_11s_11_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_11s_11_1_1_U83" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_11s_11_1_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_5s_11_1_1_U89" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_5s_11_1_1">
    <Resources LUT="40" LogicLUT="40"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_5s_12_1_1_U87" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_5s_12_1_1">
    <Resources LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_6s_13_1_1_U108" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_6s_13_1_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_11s_7s_11_1_1_U79" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_11s_7s_11_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12ns_2s_13_1_1_U12" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12ns_2s_13_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_10s_14_1_1_U85" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_10s_14_1_1">
    <Resources DSP="1" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_11s_15_1_1_U99" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_11s_15_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_12s_12_1_1_U71" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_12s_12_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_12s_12_1_1_U75" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_12s_12_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_12s_13_1_1_U95" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_12s_13_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_12s_24_1_1_U60" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_12s_24_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_4s_12_1_1_U53" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_4s_12_1_1">
    <Resources LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_4s_13_1_1_U70" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_4s_13_1_1">
    <Resources LUT="38" LogicLUT="38"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_5s_13_1_1_U116" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_5s_13_1_1">
    <Resources LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_6s_12_1_1_U62" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_6s_12_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_6s_12_1_1_U69" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_6s_12_1_1">
    <Resources DSP="1" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_6s_16_1_1_U81" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_6s_16_1_1">
    <Resources DSP="1" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_12s_8s_20_1_1_U113" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_12s_8s_20_1_1">
    <Resources DSP="1" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_10s_15_1_1_U129" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_10s_15_1_1">
    <Resources DSP="1" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_11s_13_1_1_U132" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_11s_13_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_12s_13_1_1_U93" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_12s_13_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_13s_13_1_1_U109" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_13s_13_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_7s_13_1_1_U103" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_7s_13_1_1">
    <Resources DSP="1" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_13s_9s_16_1_1_U17" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_13s_9s_16_1_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_14s_13s_14_1_1_U125" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_14s_13s_14_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_14s_8s_14_1_1_U44" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_14s_8s_14_1_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_15s_14s_15_1_1_U139" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_15s_14s_15_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_16s_16s_16_1_1_U2" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_16s_16s_16_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_16s_5s_16_1_1_U11" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_16s_5s_16_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_3s_7_1_1_U35" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_4s_3s_7_1_1">
    <Resources LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_4s_4s_4_1_1_U32" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_4s_4s_4_1_1">
    <Resources LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_3s_5_1_1_U66" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_3s_5_1_1">
    <Resources LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U102" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U117" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U118" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U130" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U131" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U49" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_5s_5s_5_1_1_U90" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_5s_5s_5_1_1">
    <Resources LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_4s_6_1_1_U114" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_4s_6_1_1">
    <Resources LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_4s_6_1_1_U120" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_4s_6_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_5s_6_1_1_U61" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_5s_6_1_1">
    <Resources LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_5s_6_1_1_U63" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_5s_6_1_1">
    <Resources LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_5s_6_1_1_U68" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_5s_6_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_5s_9_1_1_U74" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_5s_9_1_1">
    <Resources LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U101" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U110" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U14" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U15" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U24" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U33" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U73" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_6_1_1_U77" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_6_1_1">
    <Resources LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_6s_6s_9_1_1_U40" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_6s_6s_9_1_1">
    <Resources LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_2s_9_1_1_U57" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_2s_9_1_1">
    <Resources LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_4s_7_1_1_U19" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_4s_7_1_1">
    <Resources LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_4s_7_1_1_U39" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_4s_7_1_1">
    <Resources LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_5s_10_1_1_U137" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_5s_10_1_1">
    <Resources LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_5s_12_1_1_U133" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_5s_12_1_1">
    <Resources LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_5s_7_1_1_U140" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_5s_7_1_1">
    <Resources LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_6s_7_1_1_U128" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_6s_7_1_1">
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_11_1_1_U80" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_11_1_1">
    <Resources LUT="45" LogicLUT="45"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U1" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U124" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U36" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U47" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U55" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_7s_7s_7_1_1_U96" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_7s_7s_7_1_1">
    <Resources LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_5s_8_1_1_U8" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_5s_8_1_1">
    <Resources LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_6s_8_1_1_U106" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_6s_8_1_1">
    <Resources LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_6s_8_1_1_U38" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_6s_8_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_6s_8_1_1_U67" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_6s_8_1_1">
    <Resources LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_7s_13_1_1_U48" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_7s_13_1_1">
    <Resources LUT="51" LogicLUT="51"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_7s_8_1_1_U104" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_7s_8_1_1">
    <Resources LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_8s_8_1_1_U138" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_8s_8_1_1">
    <Resources LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_8s_8_1_1_U29" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_8s_8_1_1">
    <Resources LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_8s_8_1_1_U30" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_8s_8_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_8s_8s_8_1_1_U37" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_8s_8s_8_1_1">
    <Resources LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_2s_10_1_1_U46" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_2s_10_1_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_6s_9_1_1_U121" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_6s_9_1_1">
    <Resources DSP="1" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_6s_9_1_1_U94" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_6s_9_1_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_7s_9_1_1_U91" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_7s_9_1_1">
    <Resources LUT="38" LogicLUT="38"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_8s_10_1_1_U26" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_8s_10_1_1">
    <Resources DSP="1" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_8s_11_1_1_U58" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_8s_11_1_1">
    <Resources DSP="1" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_9s_14_1_1_U105" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_9s_14_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_9s_14_1_1_U115" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_9s_14_1_1">
    <Resources DSP="1" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_9s_9_1_1_U122" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_9s_9_1_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_9s_9_1_1_U76" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_9s_9_1_1">
    <Resources LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_9s_9s_9_1_1_U97" DEPTH="1" FILE_NAME="case_1.v" ORIG_REF_NAME="case_1_mul_9s_9s_9_1_1">
    <Resources LUT="33" LogicLUT="33"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="9.063" DATAPATH_LOGIC_DELAY="5.221" DATAPATH_NET_DELAY="3.842" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.491" STARTPOINT_PIN="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_1.v" LINE_NUMBER="2905"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_9s_9s_14_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_13s_11s_13_1_1.v" LINE_NUMBER="44"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.968" DATAPATH_LOGIC_DELAY="5.221" DATAPATH_NET_DELAY="3.747" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_1.v" LINE_NUMBER="2905"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_9s_9s_14_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_15s_14s_15_1_1.v" LINE_NUMBER="44"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.052" DATAPATH_LOGIC_DELAY="5.221" DATAPATH_NET_DELAY="3.831" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[22]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.502" STARTPOINT_PIN="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_1.v" LINE_NUMBER="2905"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_9s_9s_14_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_13s_11s_13_1_1.v" LINE_NUMBER="44"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.982" DATAPATH_LOGIC_DELAY="5.221" DATAPATH_NET_DELAY="3.761" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[28]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.572" STARTPOINT_PIN="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_1.v" LINE_NUMBER="2905"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_9s_9s_14_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_13s_11s_13_1_1.v" LINE_NUMBER="44"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.982" DATAPATH_LOGIC_DELAY="5.221" DATAPATH_NET_DELAY="3.761" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[29]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.572" STARTPOINT_PIN="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="case_1.v" LINE_NUMBER="2905"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="case_1_mul_6s_4s_6_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_9s_9s_14_1_1.v" LINE_NUMBER="44"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="case_1_mul_13s_11s_13_1_1.v" LINE_NUMBER="44"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/case_1_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/case_1_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/case_1_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/case_1_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/case_1_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/case_1_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/case_1_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/case_1_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
