ISim log file
Running: /home/ise/shared_xlnx/Asgn5_Q4/test_seq_comp_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/shared_xlnx/Asgn5_Q4/test_seq_comp_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ShiftRegA: 00000000000000000000000000011001, ShiftRegB: 00000000000000000000000000001011, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000110010, ShiftRegB: 00000000000000000000000000010110, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000001100100, ShiftRegB: 00000000000000000000000000101100, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000011001000, ShiftRegB: 00000000000000000000000001011000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000110010000, ShiftRegB: 00000000000000000000000010110000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000001100100000, ShiftRegB: 00000000000000000000000101100000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000011001000000, ShiftRegB: 00000000000000000000001011000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000110010000000, ShiftRegB: 00000000000000000000010110000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000001100100000000, ShiftRegB: 00000000000000000000101100000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000011001000000000, ShiftRegB: 00000000000000000001011000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000110010000000000, ShiftRegB: 00000000000000000010110000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000001100100000000000, ShiftRegB: 00000000000000000101100000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000011001000000000000, ShiftRegB: 00000000000000001011000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000110010000000000000, ShiftRegB: 00000000000000010110000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000001100100000000000000, ShiftRegB: 00000000000000101100000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000011001000000000000000, ShiftRegB: 00000000000001011000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000110010000000000000000, ShiftRegB: 00000000000010110000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000001100100000000000000000, ShiftRegB: 00000000000101100000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000011001000000000000000000, ShiftRegB: 00000000001011000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000110010000000000000000000, ShiftRegB: 00000000010110000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000001100100000000000000000000, ShiftRegB: 00000000101100000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000011001000000000000000000000, ShiftRegB: 00000001011000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000110010000000000000000000000, ShiftRegB: 00000010110000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00001100100000000000000000000000, ShiftRegB: 00000101100000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00011001000000000000000000000000, ShiftRegB: 00001011000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00110010000000000000000000000000, ShiftRegB: 00010110000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 01100100000000000000000000000000, ShiftRegB: 00101100000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 11001000000000000000000000000000, ShiftRegB: 01011000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 10010000000000000000000000000000, ShiftRegB: 10110000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00100000000000000000000000000000, ShiftRegB: 01100000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 01000000000000000000000000000000, ShiftRegB: 11000000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 10000000000000000000000000000000, ShiftRegB: 10000000000000000000000000000000, OP = 0, L-E-G = 000
All 32 bits shifted. OP = 1. FINAL L-E-G: 001
Stopped at time : 72 ns : File "/home/ise/shared_xlnx/Asgn5_Q4/test_seq_comp.v" Line 65
