INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/DSPtoPCI/dsptopci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_arbiter_0_1/sim/design_1_arbiter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_arbiter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dsp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/shoebox/uni/year 4/first/smp/labs/project_4/project_4.srcs/sim_1/new/sim_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_test
