
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116011                       # Number of seconds simulated
sim_ticks                                116011085500                       # Number of ticks simulated
final_tick                               116011085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1007507                       # Simulator instruction rate (inst/s)
host_op_rate                                  1071087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2675764386                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                    43.36                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         119760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4992320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5112080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       119760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       326784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          326784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          312020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              319505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20424                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1032315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          43033129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44065444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1032315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1032315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2816834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2816834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2816834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1032315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         43033129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46882278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    309400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007486284500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              678641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      319505                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20424                       # Number of write requests accepted
system.mem_ctrls.readBursts                    319505                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20280640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  167680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  864128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5112080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               326784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6905                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              246                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  116011007500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                319505                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                20424                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.023271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.296547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.294302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12085     27.09%     27.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6900     15.47%     42.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3200      7.17%     49.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2520      5.65%     55.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3183      7.14%     62.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2794      6.26%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1600      3.59%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1173      2.63%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11150     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     416.971014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    277.204329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    399.416017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           192     25.30%     25.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          131     17.26%     42.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           89     11.73%     54.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          118     15.55%     69.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           89     11.73%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           53      6.98%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           26      3.43%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           19      2.50%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      1.05%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.53%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           10      1.32%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.66%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.26%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.40%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.53%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.13%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.13%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.789196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.777783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.618825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               79     10.41%     10.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.66%     11.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              672     88.54%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           759                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       119760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4950400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       216032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1032315.140263039735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 42671784.154627189040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1862166.870251377812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       312020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    231126750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11300514750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2740421580250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30878.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36217.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 134176536.44                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5590047750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11531641500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1584425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17640.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36390.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       174.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   273581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     341280.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                198806160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                105652800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1215106620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               65970360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8608647840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4377526470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            350577120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     31363852710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11596680000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2460658320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60349013760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            520.200406                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         105486055250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    532127500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3641560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6505832250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  30199824500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6351124750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  68780616500                       # Time in different power states
system.mem_ctrls_1.actEnergy                119723520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63623175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1047452280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4510080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6539154960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3163334700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            352304160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22958572860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9661153920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8902252440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            52818343785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            455.287041                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         108142699250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    608451000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2766140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  32635570500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  25159315000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4493753500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  50347855500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        232022171                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  232022171                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.039172                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.042177                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.039172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14993969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14993969                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      8333360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8333360                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4808047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4808047                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     13141407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13141407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13141407                       # number of overall hits
system.cpu.dcache.overall_hits::total        13141407                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       776699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        776699                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        54352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54352                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       831051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         831051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       831051                       # number of overall misses
system.cpu.dcache.overall_misses::total        831051                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  33147342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33147342500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1498739500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1498739500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  34646082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34646082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34646082000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34646082000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.085257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085257                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011178                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.059478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.059478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059478                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42677.205069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42677.205069                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27574.689064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27574.689064                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41689.477541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41689.477541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41689.477541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41689.477541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       373311                       # number of writebacks
system.cpu.dcache.writebacks::total            373311                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       776699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       776699                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54352                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       831051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       831051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831051                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32370643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32370643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1444387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1444387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33815031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33815031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33815031000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33815031000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.085257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.085257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.059478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.059478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41677.205069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41677.205069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26574.689064                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26574.689064                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40689.477541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40689.477541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40689.477541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40689.477541                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830539                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.976459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.976459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26260758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26260758000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26260758000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26260758000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26260758000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26260758000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13274.627742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13274.627742                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13274.627742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13274.627742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13274.627742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13274.627742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24282491000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24282491000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24282491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24282491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24282491000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24282491000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12274.627742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12274.627742                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12274.627742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12274.627742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12274.627742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12274.627742                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.503965                       # Cycle average of tags in use
system.l2.tags.total_refs                     5535678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.516271                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     151.602412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.852405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       780.049148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.148049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.089700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.761767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90077582                       # Number of tag accesses
system.l2.tags.data_accesses                 90077582                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       373311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           373311                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967694                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967694                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             48476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48476                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1970782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970782                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        470555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            470555                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1970782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               519031                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2489813                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1970782                       # number of overall hits
system.l2.overall_hits::.cpu.data              519031                       # number of overall hits
system.l2.overall_hits::total                 2489813                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            5876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5876                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7485                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       306144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          306144                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             312020                       # number of demand (read+write) misses
system.l2.demand_misses::total                 319505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7485                       # number of overall misses
system.l2.overall_misses::.cpu.data            312020                       # number of overall misses
system.l2.overall_misses::total                319505                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    853861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     853861500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    611436500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    611436500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  26264653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26264653500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    611436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27118515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27729951500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    611436500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27118515000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27729951500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       373311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       373311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967694                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967694                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         54352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       776699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        776699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2809318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2809318                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.108110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.108110                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003784                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.394160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.394160                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.375452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113730                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.375452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113730                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 145313.393465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145313.393465                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81688.243153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81688.243153                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85791.828355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85791.828355                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 81688.243153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86912.745978                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86790.352264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81688.243153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86912.745978                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86790.352264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20424                       # number of writebacks
system.l2.writebacks::total                     20424                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks        71873                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         71873                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         5876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5876                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7485                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       306144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       306144                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        312020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            319505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       312020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           319505                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    795101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    795101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    536586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    536586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  23203213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23203213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    536586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23998315000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24534901500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    536586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23998315000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24534901500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.108110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.108110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.394160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.394160                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.375452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.375452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113730                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 135313.393465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135313.393465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71688.243153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71688.243153                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75791.828355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75791.828355                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71688.243153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76912.745978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76790.352264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71688.243153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76912.745978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76790.352264                       # average overall mshr miss latency
system.l2.replacements                         355742                       # number of replacements
system.membus.snoop_filter.tot_requests        637748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       318244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             313629                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20424                       # Transaction distribution
system.membus.trans_dist::CleanEvict           297819                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        313629                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       957253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 957253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5438864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5438864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            319505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  319505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              319505                       # Request fanout histogram
system.membus.reqLayer0.occupancy           659339000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          727298500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5617996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2808679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         109372                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       109372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116011085500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2754966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       393735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          792546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54352                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       776699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2492641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8427314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19269792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               82572288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          355742                       # Total snoops (count)
system.tol2bus.snoopTraffic                    326784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3165060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.190849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3045242     96.21%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 119818      3.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3165060                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3984723000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         831051000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
