Byrd, R. H., Schnabel, R. B., and Shultz, G. A. 1987. A trust region algorithm for nonlinearly constrained optimization. SIAM J. Numer. Anal. 24, 5, 1152--1170.
Floudas, C. A. 1995. Nonlinear and Mixed-Integer Optimization: Fundamentals and Applications (Topics in Chemical Engineering). Oxford University Press.
Frigo, M. and Johnson, S. G. 2013. The halfcomplex-format DFT in FFTW. Tech. rep., MIT. http://www.fftw.org/doc/The-Halfcomplex_002dformat-DFT.html.
Philip E. Gill , Walter Murray , Michael A. Saunders, SNOPT: An SQP Algorithm for Large-Scale   Constrained Optimization, SIAM Journal on Optimization, v.12 n.4, p.979-1006, 2002[doi>10.1137/S1052623499350013]
Zhigang Hao , Sheldon X.-D. Tan , Ruijing Shen , Guoyong Shi, Performance bound analysis of analog circuits considering process variations, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024799]
Kharitonov, V. L. 1978. Asymptotic stability of an equilibrium position of a family of systems of linear differential equations. Differential. Uravnen. 14, 2086--2088.
Jaeha Kim , Kevin D. Jones , Mark A. Horowitz, Fast, non-Monte-Carlo estimation of transient performance variation due to device mismatch, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278593]
Kolev, L., Mladenov, V., and Vladov, S. 1988. Interval mathematics algorithms for tolerance analysis. IEEE Trans. Circ. Syst. 35, 8, 967--975.
B. P. Lathi, Modern Digital and Analog Communication Systems 3e Osece, Oxford University Press, 1998
Bo Liu , Jarir Messaoudi , Georges Gielen, A fast analog circuit yield estimation method for medium and high dimensional problems, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Masuda, H., Ohkawa, S., Kurokawa, A., and Aoki, M. 2005. Challenge: Variability characterization and modeling for 65- to 90-nm processes. In Proceedings of the IEEE Custom Integrated Circuits Conference.
Mathworks 2012. MATLAB Optimization Toolbox. http://www.mathworks.com/help/toolbox/optim/.
Nassif, S. 2007. Model to hardware correlation for nm-scale technologies. In Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation (BMAS). Keynote speech.
Alan V. Oppenheim , Ronald W. Schafer , John R. Buck, Discrete-time signal processing (2nd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1999
Palma-Rodriguez, A. A., Tlelo-Cuautle, E., Rodriguez-Chavez, S., and Tan, S. X.-D. 2012. DDD-based symbolic sensitivity analysis of active filters. In Proceedings of the International Caribbean Conference on Circuits, Devices, and Systems (ICCDCS). 170--173.
Pelgrom, M., Duinmaijer, A., and Welbers, A. 1989. Matching properties of mos transistors. IEEE J. Solid State Cir.
Pritchard, C. and Wigdorowitz, B. 1997. Improved method of determining time-domain transient performance bounds from frequency response uncertainty regions. Int. J. Control 66, 2, 311--327.
Qian, L., Zhou, D., Wang, S., and Zeng, X. 2010. Worst case analysis of linear analog circuit performance based on Kharitonov's rectangle. In Proceedings of the IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).
Rob A. Rutenbar, Next-Generation Design and EDA Challenges: Small Physics, Big Systems, and Tall Tool-Chains, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.vii, January 23-26, 2007[doi>10.1109/ASPDAC.2007.357772]
Saibua, S., Qian, L., and Zhou, D. 2011. Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method. In Proceedings of the IEEE/IFIP 19th International Conference on VLSI and System-on-Chip. 102--105.
Sánchez-López, C., Fernández, F. V., Tlelo-Cuautle, E., and Tan, S. X.-D. 2011. Pathological element-based active device models and their application to symbolic analysis. IEEE Trans. Circ. Syst. 58, 6, 1382--1395.
C. -J.R. Shi , Xiang-Dong Tan, Canonical symbolic analysis of large analog circuits with determinant decision diagrams, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.1, p.1-18, November 2006[doi>10.1109/43.822616]
C. -J.R. Shi , Xiang-Dong Tan, Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.7, p.813-827, November 2006[doi>10.1109/43.930996]
C.-J. Richard Shi , Michael W. Tian, Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.280-312, July 1999[doi>10.1145/315773.315780]
Amith Singhee , Rob A. Rutenbar, Why quasi-Monte Carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.11, p.1763-1776, November 2010[doi>10.1109/TCAD.2010.2062750]
Yang Song , Hao Yu , Sai Manoj Pudukotai Dinakarrao , Guoyong Shi, SRAM dynamic stability verification by reachability analysis with consideration of threshold voltage variation, Proceedings of the 2013 ACM international symposium on International symposium on physical design, March 24-27, 2013, Stateline, Nevada, USA[doi>10.1145/2451916.2451927]
Spence, R. and Soin, R. 1988. Tolerance Design of Electronic Circuits. Addison-Wesley, Reading, MA.
S. X.-D. Tan , Weikun Guo , Zhenyu Qi, Hierarchical approach to exact symbolic analysis of large analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.8, p.1241-1250, November 2006[doi>10.1109/TCAD.2005.850812]
Tian, W., Ling, X.-T., and Liu, R.-W. 1996. Novel methods for circuit worst-case tolerance analysis. IEEE Trans. Circ. Sys. I: Fund. Theory Appl. 43, 4, 272--278.
Jiérâi Vlach , Kishore Singhal, Computer Methods for Circuit Analysis and Design, John Wiley & Sons, Inc., New York, NY, 1993
