STAGE: NONE
20
0
0
0
0
0
0
STAGE: FETCH
Printing Registers
20
0
0
0
0
0
0
MAR <-- PC
20
20
0
0
0
0
0
Reading from memory
R
20 103163109456
MBR <-- M[20]
20
20
103163109456
0
0
0
0
IBR <-- MBR[20:39]
20
20
103163109456
8272
0
0
0
IR <-- MBR[0:7]
20
20
103163109456
8272
24
0
0
MAR <-- MBR[8:19]
20
80
103163109456
8272
24
0
0
PC <-- PC + 1
21
80
103163109456
8272
24
0
0
End of Fetch Cycle
21
80
103163109456
8272
24
0
0
STAGE: DECODE
Decoded Opcode : INP_MX
21
80
103163109456
8272
24
0
0
End of Decode Cycle
21
80
103163109456
8272
24
0
0
STAGE: Execute
MBR <-- 5
21
80
5
8272
24
0
0
M[80] <-- MBR
W
80 5
Printing
21
80
5
8272
24
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
21
80
5
8272
2
0
0
MAR <-- IBR[8:19]
21
80
5
8272
2
0
0
Clearing IBR
21
80
5
0
2
0
0
Printing
21
80
5
0
2
0
0
End of Partial Fetch Cycle
21
80
5
0
2
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_NEG_MX
21
80
5
0
2
0
0
End of Partial Decode Cycle
21
80
5
0
2
0
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
21
80
5
0
2
0
0
MBR <-- -MBR
21
80
5
0
2
0
0
AC <-- MBR
21
80
5
0
2
5
0
End of Partial Execute Cycle
21
80
5
0
2
5
0
End of Execute Cycle
21
80
5
0
2
5
0
STAGE: FETCH
Printing Registers
21
80
5
0
2
5
0
MAR <-- PC
21
21
5
0
2
5
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
2
5
0
IBR <-- MBR[20:39]
21
21
141818920986
65562
2
5
0
IR <-- MBR[0:7]
21
21
141818920986
65562
33
5
0
MAR <-- MBR[8:19]
21
81
141818920986
65562
33
5
0
PC <-- PC + 1
22
81
141818920986
65562
33
5
0
End of Fetch Cycle
22
81
141818920986
65562
33
5
0
STAGE: DECODE
Decoded Opcode : STOR_MX
22
81
141818920986
65562
33
5
0
End of Decode Cycle
22
81
141818920986
65562
33
5
0
STAGE: Execute
MBR <-- AC
22
81
5
65562
33
5
0
M[81] <-- MBR
W
81 549755813893
Printing
22
81
5
65562
33
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
22
81
5
65562
16
5
0
MAR <-- IBR[8:19]
22
26
5
65562
16
5
0
Clearing IBR
22
26
5
0
16
5
0
Printing
22
26
5
0
16
5
0
End of Partial Fetch Cycle
22
26
5
0
16
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
5
0
16
5
0
End of Partial Decode Cycle
22
26
5
0
16
5
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
22
26
5
0
16
5
0
End of Execute Cycle
22
26
5
0
16
5
0
STAGE: FETCH
Printing Registers
22
26
5
0
16
5
0
MAR <-- PC
22
22
5
0
16
5
0
Reading from memory
R
22 8674890227
MBR <-- M[22]
22
22
8674890227
0
16
5
0
IBR <-- MBR[20:39]
22
22
8674890227
20979
16
5
0
IR <-- MBR[0:7]
22
22
8674890227
20979
2
5
0
MAR <-- MBR[8:19]
22
81
8674890227
20979
2
5
0
PC <-- PC + 1
23
81
8674890227
20979
2
5
0
End of Fetch Cycle
23
81
8674890227
20979
2
5
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
23
81
8674890227
20979
2
5
0
End of Decode Cycle
23
81
8674890227
20979
2
5
0
STAGE: Execute
Reading
R
81 549755813893
Printing
23
81
5
20979
2
5
0
MBR <-- -MBR
23
81
5
20979
2
5
0
AC <-- MBR
23
81
5
20979
2
5
0
Printing
23
81
5
20979
2
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
23
81
5
20979
5
5
0
MAR <-- IBR[8:19]
23
499
5
20979
5
5
0
Clearing IBR
23
499
5
0
5
5
0
Printing
23
499
5
0
5
5
0
End of Partial Fetch Cycle
23
499
5
0
5
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
23
499
5
0
5
5
0
End of Partial Decode Cycle
23
499
5
0
5
5
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
23
499
100
0
5
5
0
AC <-- AC + MBR
23
499
100
0
5
105
0
End of Partial Execute Cycle
23
499
100
0
5
105
0
End of Execute Cycle
23
499
100
0
5
105
0
STAGE: FETCH
Printing Registers
23
499
100
0
5
105
0
MAR <-- PC
23
23
100
0
5
105
0
Reading from memory
R
23 77334577152
MBR <-- M[23]
23
23
77334577152
0
5
105
0
IBR <-- MBR[20:39]
23
23
77334577152
0
5
105
0
IR <-- MBR[0:7]
23
23
77334577152
0
18
105
0
MAR <-- MBR[8:19]
23
24
77334577152
0
18
105
0
PC <-- PC + 1
24
24
77334577152
0
18
105
0
End of Fetch Cycle
24
24
77334577152
0
18
105
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
24
24
77334577152
0
18
105
0
End of Decode Cycle
24
24
77334577152
0
18
105
0
STAGE: Execute
MBR <-- AC[28:39]
24
24
105
0
18
105
0
MEM[8:19]
W
24 103189319761
Printing
24
24
105
0
18
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
24
24
105
0
0
105
0
MAR <-- IBR[8:19]
24
0
105
0
0
105
0
Clearing IBR
24
0
105
0
0
105
0
Printing
24
0
105
0
0
105
0
End of Partial Fetch Cycle
24
0
105
0
0
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
24
0
105
0
0
105
0
End of Partial Decode Cycle
24
0
105
0
0
105
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
24
0
105
0
0
105
0
End of Execute Cycle
24
0
105
0
0
105
0
STAGE: FETCH
Printing Registers
24
0
105
0
0
105
0
MAR <-- PC
24
24
105
0
0
105
0
Reading from memory
R
24 103189319761
MBR <-- M[24]
24
24
103189319761
0
0
105
0
IBR <-- MBR[20:39]
24
24
103189319761
4177
0
105
0
IR <-- MBR[0:7]
24
24
103189319761
4177
24
105
0
MAR <-- MBR[8:19]
24
105
103189319761
4177
24
105
0
PC <-- PC + 1
25
105
103189319761
4177
24
105
0
End of Fetch Cycle
25
105
103189319761
4177
24
105
0
STAGE: DECODE
Decoded Opcode : INP_MX
25
105
103189319761
4177
24
105
0
End of Decode Cycle
25
105
103189319761
4177
24
105
0
STAGE: Execute
MBR <-- 45
25
105
45
4177
24
105
0
M[105] <-- MBR
W
105 45
Printing
25
105
45
4177
24
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
25
105
45
4177
1
105
0
MAR <-- IBR[8:19]
25
81
45
4177
1
105
0
Clearing IBR
25
81
45
0
1
105
0
Printing
25
81
45
0
1
105
0
End of Partial Fetch Cycle
25
81
45
0
1
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
25
81
45
0
1
105
0
End of Partial Decode Cycle
25
81
45
0
1
105
0
STAGE: Partial Execute Cycle
Reading
R
81 549755813893
Printing
25
81
5
0
1
105
0
AC <-- MBR
25
81
5
0
1
5
0
End of Partial Execute Cycle
25
81
5
0
1
5
0
End of Execute Cycle
25
81
5
0
1
5
0
STAGE: FETCH
Printing Registers
25
81
5
0
1
5
0
MAR <-- PC
25
25
5
0
1
5
0
Reading from memory
R
25 22002405457
MBR <-- M[25]
25
25
22002405457
0
1
5
0
IBR <-- MBR[20:39]
25
25
22002405457
135249
1
5
0
IR <-- MBR[0:7]
25
25
22002405457
135249
5
5
0
MAR <-- MBR[8:19]
25
503
22002405457
135249
5
5
0
PC <-- PC + 1
26
503
22002405457
135249
5
5
0
End of Fetch Cycle
26
503
22002405457
135249
5
5
0
STAGE: DECODE
Decoded Opcode : ADD_MX
26
503
22002405457
135249
5
5
0
End of Decode Cycle
26
503
22002405457
135249
5
5
0
STAGE: Execute
Reading
R
503 1
Printing
26
503
1
135249
5
5
0
AC <-- AC + MBR
26
503
1
135249
5
4
0
Printing
26
503
1
135249
5
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
26
503
1
135249
33
4
0
MAR <-- IBR[8:19]
26
81
1
135249
33
4
0
Clearing IBR
26
81
1
0
33
4
0
Printing
26
81
1
0
33
4
0
End of Partial Fetch Cycle
26
81
1
0
33
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
26
81
1
0
33
4
0
End of Partial Decode Cycle
26
81
1
0
33
4
0
STAGE: Partial Execute Cycle
MBR <-- AC
26
81
4
0
33
4
0
M[81] <-- MBR
W
81 549755813892
End of Partial Execute Cycle
26
81
4
0
33
4
0
End of Execute Cycle
26
81
4
0
33
4
0
STAGE: FETCH
Printing Registers
26
81
4
0
33
4
0
MAR <-- PC
26
26
4
0
33
4
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
33
4
0
IBR <-- MBR[20:39]
26
26
60151562240
0
33
4
0
IR <-- MBR[0:7]
26
26
60151562240
0
14
4
0
MAR <-- MBR[8:19]
26
21
60151562240
0
14
4
0
PC <-- PC + 1
27
21
60151562240
0
14
4
0
End of Fetch Cycle
27
21
60151562240
0
14
4
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_20_39
27
21
60151562240
0
14
4
0
End of Decode Cycle
27
21
60151562240
0
14
4
0
STAGE: Execute
PC <-- MAR
21
21
60151562240
0
14
4
0
Printing
21
21
60151562240
0
14
4
0
Clearing IBR
21
21
60151562240
0
14
4
0
End of Execute Cycle
21
21
60151562240
0
14
4
0
STAGE: Partial Fetch Cycle
Printing Registers
21
21
60151562240
0
14
4
0
MAR <-- PC
21
21
60151562240
0
14
4
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
14
4
0
Clearing IBR
21
21
141818920986
0
14
4
0
IR <-- MBR[20:27]
21
21
141818920986
0
16
4
0
MAR <-- MBR[28:39]
21
26
141818920986
0
16
4
0
PC <-- PC + 1
22
26
141818920986
0
16
4
0
End of Fetch Cycle
22
26
141818920986
0
16
4
0
End of partial fetch cycle
22
26
141818920986
0
16
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
141818920986
0
16
4
0
End of Partial Decode Cycle
22
26
141818920986
0
16
4
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
22
26
141818920986
0
16
4
0
STAGE: FETCH
Printing Registers
22
26
141818920986
0
16
4
0
MAR <-- PC
22
22
141818920986
0
16
4
0
Reading from memory
R
22 8674890227
MBR <-- M[22]
22
22
8674890227
0
16
4
0
IBR <-- MBR[20:39]
22
22
8674890227
20979
16
4
0
IR <-- MBR[0:7]
22
22
8674890227
20979
2
4
0
MAR <-- MBR[8:19]
22
81
8674890227
20979
2
4
0
PC <-- PC + 1
23
81
8674890227
20979
2
4
0
End of Fetch Cycle
23
81
8674890227
20979
2
4
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
23
81
8674890227
20979
2
4
0
End of Decode Cycle
23
81
8674890227
20979
2
4
0
STAGE: Execute
Reading
R
81 549755813892
Printing
23
81
4
20979
2
4
0
MBR <-- -MBR
23
81
4
20979
2
4
0
AC <-- MBR
23
81
4
20979
2
4
0
Printing
23
81
4
20979
2
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
23
81
4
20979
5
4
0
MAR <-- IBR[8:19]
23
499
4
20979
5
4
0
Clearing IBR
23
499
4
0
5
4
0
Printing
23
499
4
0
5
4
0
End of Partial Fetch Cycle
23
499
4
0
5
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
23
499
4
0
5
4
0
End of Partial Decode Cycle
23
499
4
0
5
4
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
23
499
100
0
5
4
0
AC <-- AC + MBR
23
499
100
0
5
104
0
End of Partial Execute Cycle
23
499
100
0
5
104
0
End of Execute Cycle
23
499
100
0
5
104
0
STAGE: FETCH
Printing Registers
23
499
100
0
5
104
0
MAR <-- PC
23
23
100
0
5
104
0
Reading from memory
R
23 77334577152
MBR <-- M[23]
23
23
77334577152
0
5
104
0
IBR <-- MBR[20:39]
23
23
77334577152
0
5
104
0
IR <-- MBR[0:7]
23
23
77334577152
0
18
104
0
MAR <-- MBR[8:19]
23
24
77334577152
0
18
104
0
PC <-- PC + 1
24
24
77334577152
0
18
104
0
End of Fetch Cycle
24
24
77334577152
0
18
104
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
24
24
77334577152
0
18
104
0
End of Decode Cycle
24
24
77334577152
0
18
104
0
STAGE: Execute
MBR <-- AC[28:39]
24
24
104
0
18
104
0
MEM[8:19]
W
24 103188271185
Printing
24
24
104
0
18
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
24
24
104
0
0
104
0
MAR <-- IBR[8:19]
24
0
104
0
0
104
0
Clearing IBR
24
0
104
0
0
104
0
Printing
24
0
104
0
0
104
0
End of Partial Fetch Cycle
24
0
104
0
0
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
24
0
104
0
0
104
0
End of Partial Decode Cycle
24
0
104
0
0
104
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
24
0
104
0
0
104
0
End of Execute Cycle
24
0
104
0
0
104
0
STAGE: FETCH
Printing Registers
24
0
104
0
0
104
0
MAR <-- PC
24
24
104
0
0
104
0
Reading from memory
R
24 103188271185
MBR <-- M[24]
24
24
103188271185
0
0
104
0
IBR <-- MBR[20:39]
24
24
103188271185
4177
0
104
0
IR <-- MBR[0:7]
24
24
103188271185
4177
24
104
0
MAR <-- MBR[8:19]
24
104
103188271185
4177
24
104
0
PC <-- PC + 1
25
104
103188271185
4177
24
104
0
End of Fetch Cycle
25
104
103188271185
4177
24
104
0
STAGE: DECODE
Decoded Opcode : INP_MX
25
104
103188271185
4177
24
104
0
End of Decode Cycle
25
104
103188271185
4177
24
104
0
STAGE: Execute
MBR <-- 50
25
104
50
4177
24
104
0
M[104] <-- MBR
W
104 50
Printing
25
104
50
4177
24
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
25
104
50
4177
1
104
0
MAR <-- IBR[8:19]
25
81
50
4177
1
104
0
Clearing IBR
25
81
50
0
1
104
0
Printing
25
81
50
0
1
104
0
End of Partial Fetch Cycle
25
81
50
0
1
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
25
81
50
0
1
104
0
End of Partial Decode Cycle
25
81
50
0
1
104
0
STAGE: Partial Execute Cycle
Reading
R
81 549755813892
Printing
25
81
4
0
1
104
0
AC <-- MBR
25
81
4
0
1
4
0
End of Partial Execute Cycle
25
81
4
0
1
4
0
End of Execute Cycle
25
81
4
0
1
4
0
STAGE: FETCH
Printing Registers
25
81
4
0
1
4
0
MAR <-- PC
25
25
4
0
1
4
0
Reading from memory
R
25 22002405457
MBR <-- M[25]
25
25
22002405457
0
1
4
0
IBR <-- MBR[20:39]
25
25
22002405457
135249
1
4
0
IR <-- MBR[0:7]
25
25
22002405457
135249
5
4
0
MAR <-- MBR[8:19]
25
503
22002405457
135249
5
4
0
PC <-- PC + 1
26
503
22002405457
135249
5
4
0
End of Fetch Cycle
26
503
22002405457
135249
5
4
0
STAGE: DECODE
Decoded Opcode : ADD_MX
26
503
22002405457
135249
5
4
0
End of Decode Cycle
26
503
22002405457
135249
5
4
0
STAGE: Execute
Reading
R
503 1
Printing
26
503
1
135249
5
4
0
AC <-- AC + MBR
26
503
1
135249
5
3
0
Printing
26
503
1
135249
5
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
26
503
1
135249
33
3
0
MAR <-- IBR[8:19]
26
81
1
135249
33
3
0
Clearing IBR
26
81
1
0
33
3
0
Printing
26
81
1
0
33
3
0
End of Partial Fetch Cycle
26
81
1
0
33
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
26
81
1
0
33
3
0
End of Partial Decode Cycle
26
81
1
0
33
3
0
STAGE: Partial Execute Cycle
MBR <-- AC
26
81
3
0
33
3
0
M[81] <-- MBR
W
81 549755813891
End of Partial Execute Cycle
26
81
3
0
33
3
0
End of Execute Cycle
26
81
3
0
33
3
0
STAGE: FETCH
Printing Registers
26
81
3
0
33
3
0
MAR <-- PC
26
26
3
0
33
3
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
33
3
0
IBR <-- MBR[20:39]
26
26
60151562240
0
33
3
0
IR <-- MBR[0:7]
26
26
60151562240
0
14
3
0
MAR <-- MBR[8:19]
26
21
60151562240
0
14
3
0
PC <-- PC + 1
27
21
60151562240
0
14
3
0
End of Fetch Cycle
27
21
60151562240
0
14
3
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_20_39
27
21
60151562240
0
14
3
0
End of Decode Cycle
27
21
60151562240
0
14
3
0
STAGE: Execute
PC <-- MAR
21
21
60151562240
0
14
3
0
Printing
21
21
60151562240
0
14
3
0
Clearing IBR
21
21
60151562240
0
14
3
0
End of Execute Cycle
21
21
60151562240
0
14
3
0
STAGE: Partial Fetch Cycle
Printing Registers
21
21
60151562240
0
14
3
0
MAR <-- PC
21
21
60151562240
0
14
3
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
14
3
0
Clearing IBR
21
21
141818920986
0
14
3
0
IR <-- MBR[20:27]
21
21
141818920986
0
16
3
0
MAR <-- MBR[28:39]
21
26
141818920986
0
16
3
0
PC <-- PC + 1
22
26
141818920986
0
16
3
0
End of Fetch Cycle
22
26
141818920986
0
16
3
0
End of partial fetch cycle
22
26
141818920986
0
16
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
141818920986
0
16
3
0
End of Partial Decode Cycle
22
26
141818920986
0
16
3
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
22
26
141818920986
0
16
3
0
STAGE: FETCH
Printing Registers
22
26
141818920986
0
16
3
0
MAR <-- PC
22
22
141818920986
0
16
3
0
Reading from memory
R
22 8674890227
MBR <-- M[22]
22
22
8674890227
0
16
3
0
IBR <-- MBR[20:39]
22
22
8674890227
20979
16
3
0
IR <-- MBR[0:7]
22
22
8674890227
20979
2
3
0
MAR <-- MBR[8:19]
22
81
8674890227
20979
2
3
0
PC <-- PC + 1
23
81
8674890227
20979
2
3
0
End of Fetch Cycle
23
81
8674890227
20979
2
3
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
23
81
8674890227
20979
2
3
0
End of Decode Cycle
23
81
8674890227
20979
2
3
0
STAGE: Execute
Reading
R
81 549755813891
Printing
23
81
3
20979
2
3
0
MBR <-- -MBR
23
81
3
20979
2
3
0
AC <-- MBR
23
81
3
20979
2
3
0
Printing
23
81
3
20979
2
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
23
81
3
20979
5
3
0
MAR <-- IBR[8:19]
23
499
3
20979
5
3
0
Clearing IBR
23
499
3
0
5
3
0
Printing
23
499
3
0
5
3
0
End of Partial Fetch Cycle
23
499
3
0
5
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
23
499
3
0
5
3
0
End of Partial Decode Cycle
23
499
3
0
5
3
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
23
499
100
0
5
3
0
AC <-- AC + MBR
23
499
100
0
5
103
0
End of Partial Execute Cycle
23
499
100
0
5
103
0
End of Execute Cycle
23
499
100
0
5
103
0
STAGE: FETCH
Printing Registers
23
499
100
0
5
103
0
MAR <-- PC
23
23
100
0
5
103
0
Reading from memory
R
23 77334577152
MBR <-- M[23]
23
23
77334577152
0
5
103
0
IBR <-- MBR[20:39]
23
23
77334577152
0
5
103
0
IR <-- MBR[0:7]
23
23
77334577152
0
18
103
0
MAR <-- MBR[8:19]
23
24
77334577152
0
18
103
0
PC <-- PC + 1
24
24
77334577152
0
18
103
0
End of Fetch Cycle
24
24
77334577152
0
18
103
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
24
24
77334577152
0
18
103
0
End of Decode Cycle
24
24
77334577152
0
18
103
0
STAGE: Execute
MBR <-- AC[28:39]
24
24
103
0
18
103
0
MEM[8:19]
W
24 103187222609
Printing
24
24
103
0
18
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
24
24
103
0
0
103
0
MAR <-- IBR[8:19]
24
0
103
0
0
103
0
Clearing IBR
24
0
103
0
0
103
0
Printing
24
0
103
0
0
103
0
End of Partial Fetch Cycle
24
0
103
0
0
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
24
0
103
0
0
103
0
End of Partial Decode Cycle
24
0
103
0
0
103
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
24
0
103
0
0
103
0
End of Execute Cycle
24
0
103
0
0
103
0
STAGE: FETCH
Printing Registers
24
0
103
0
0
103
0
MAR <-- PC
24
24
103
0
0
103
0
Reading from memory
R
24 103187222609
MBR <-- M[24]
24
24
103187222609
0
0
103
0
IBR <-- MBR[20:39]
24
24
103187222609
4177
0
103
0
IR <-- MBR[0:7]
24
24
103187222609
4177
24
103
0
MAR <-- MBR[8:19]
24
103
103187222609
4177
24
103
0
PC <-- PC + 1
25
103
103187222609
4177
24
103
0
End of Fetch Cycle
25
103
103187222609
4177
24
103
0
STAGE: DECODE
Decoded Opcode : INP_MX
25
103
103187222609
4177
24
103
0
End of Decode Cycle
25
103
103187222609
4177
24
103
0
STAGE: Execute
MBR <-- 55
25
103
55
4177
24
103
0
M[103] <-- MBR
W
103 55
Printing
25
103
55
4177
24
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
25
103
55
4177
1
103
0
MAR <-- IBR[8:19]
25
81
55
4177
1
103
0
Clearing IBR
25
81
55
0
1
103
0
Printing
25
81
55
0
1
103
0
End of Partial Fetch Cycle
25
81
55
0
1
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
25
81
55
0
1
103
0
End of Partial Decode Cycle
25
81
55
0
1
103
0
STAGE: Partial Execute Cycle
Reading
R
81 549755813891
Printing
25
81
3
0
1
103
0
AC <-- MBR
25
81
3
0
1
3
0
End of Partial Execute Cycle
25
81
3
0
1
3
0
End of Execute Cycle
25
81
3
0
1
3
0
STAGE: FETCH
Printing Registers
25
81
3
0
1
3
0
MAR <-- PC
25
25
3
0
1
3
0
Reading from memory
R
25 22002405457
MBR <-- M[25]
25
25
22002405457
0
1
3
0
IBR <-- MBR[20:39]
25
25
22002405457
135249
1
3
0
IR <-- MBR[0:7]
25
25
22002405457
135249
5
3
0
MAR <-- MBR[8:19]
25
503
22002405457
135249
5
3
0
PC <-- PC + 1
26
503
22002405457
135249
5
3
0
End of Fetch Cycle
26
503
22002405457
135249
5
3
0
STAGE: DECODE
Decoded Opcode : ADD_MX
26
503
22002405457
135249
5
3
0
End of Decode Cycle
26
503
22002405457
135249
5
3
0
STAGE: Execute
Reading
R
503 1
Printing
26
503
1
135249
5
3
0
AC <-- AC + MBR
26
503
1
135249
5
2
0
Printing
26
503
1
135249
5
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
26
503
1
135249
33
2
0
MAR <-- IBR[8:19]
26
81
1
135249
33
2
0
Clearing IBR
26
81
1
0
33
2
0
Printing
26
81
1
0
33
2
0
End of Partial Fetch Cycle
26
81
1
0
33
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
26
81
1
0
33
2
0
End of Partial Decode Cycle
26
81
1
0
33
2
0
STAGE: Partial Execute Cycle
MBR <-- AC
26
81
2
0
33
2
0
M[81] <-- MBR
W
81 549755813890
End of Partial Execute Cycle
26
81
2
0
33
2
0
End of Execute Cycle
26
81
2
0
33
2
0
STAGE: FETCH
Printing Registers
26
81
2
0
33
2
0
MAR <-- PC
26
26
2
0
33
2
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
33
2
0
IBR <-- MBR[20:39]
26
26
60151562240
0
33
2
0
IR <-- MBR[0:7]
26
26
60151562240
0
14
2
0
MAR <-- MBR[8:19]
26
21
60151562240
0
14
2
0
PC <-- PC + 1
27
21
60151562240
0
14
2
0
End of Fetch Cycle
27
21
60151562240
0
14
2
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_20_39
27
21
60151562240
0
14
2
0
End of Decode Cycle
27
21
60151562240
0
14
2
0
STAGE: Execute
PC <-- MAR
21
21
60151562240
0
14
2
0
Printing
21
21
60151562240
0
14
2
0
Clearing IBR
21
21
60151562240
0
14
2
0
End of Execute Cycle
21
21
60151562240
0
14
2
0
STAGE: Partial Fetch Cycle
Printing Registers
21
21
60151562240
0
14
2
0
MAR <-- PC
21
21
60151562240
0
14
2
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
14
2
0
Clearing IBR
21
21
141818920986
0
14
2
0
IR <-- MBR[20:27]
21
21
141818920986
0
16
2
0
MAR <-- MBR[28:39]
21
26
141818920986
0
16
2
0
PC <-- PC + 1
22
26
141818920986
0
16
2
0
End of Fetch Cycle
22
26
141818920986
0
16
2
0
End of partial fetch cycle
22
26
141818920986
0
16
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
141818920986
0
16
2
0
End of Partial Decode Cycle
22
26
141818920986
0
16
2
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
22
26
141818920986
0
16
2
0
STAGE: FETCH
Printing Registers
22
26
141818920986
0
16
2
0
MAR <-- PC
22
22
141818920986
0
16
2
0
Reading from memory
R
22 8674890227
MBR <-- M[22]
22
22
8674890227
0
16
2
0
IBR <-- MBR[20:39]
22
22
8674890227
20979
16
2
0
IR <-- MBR[0:7]
22
22
8674890227
20979
2
2
0
MAR <-- MBR[8:19]
22
81
8674890227
20979
2
2
0
PC <-- PC + 1
23
81
8674890227
20979
2
2
0
End of Fetch Cycle
23
81
8674890227
20979
2
2
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
23
81
8674890227
20979
2
2
0
End of Decode Cycle
23
81
8674890227
20979
2
2
0
STAGE: Execute
Reading
R
81 549755813890
Printing
23
81
2
20979
2
2
0
MBR <-- -MBR
23
81
2
20979
2
2
0
AC <-- MBR
23
81
2
20979
2
2
0
Printing
23
81
2
20979
2
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
23
81
2
20979
5
2
0
MAR <-- IBR[8:19]
23
499
2
20979
5
2
0
Clearing IBR
23
499
2
0
5
2
0
Printing
23
499
2
0
5
2
0
End of Partial Fetch Cycle
23
499
2
0
5
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
23
499
2
0
5
2
0
End of Partial Decode Cycle
23
499
2
0
5
2
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
23
499
100
0
5
2
0
AC <-- AC + MBR
23
499
100
0
5
102
0
End of Partial Execute Cycle
23
499
100
0
5
102
0
End of Execute Cycle
23
499
100
0
5
102
0
STAGE: FETCH
Printing Registers
23
499
100
0
5
102
0
MAR <-- PC
23
23
100
0
5
102
0
Reading from memory
R
23 77334577152
MBR <-- M[23]
23
23
77334577152
0
5
102
0
IBR <-- MBR[20:39]
23
23
77334577152
0
5
102
0
IR <-- MBR[0:7]
23
23
77334577152
0
18
102
0
MAR <-- MBR[8:19]
23
24
77334577152
0
18
102
0
PC <-- PC + 1
24
24
77334577152
0
18
102
0
End of Fetch Cycle
24
24
77334577152
0
18
102
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
24
24
77334577152
0
18
102
0
End of Decode Cycle
24
24
77334577152
0
18
102
0
STAGE: Execute
MBR <-- AC[28:39]
24
24
102
0
18
102
0
MEM[8:19]
W
24 103186174033
Printing
24
24
102
0
18
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
24
24
102
0
0
102
0
MAR <-- IBR[8:19]
24
0
102
0
0
102
0
Clearing IBR
24
0
102
0
0
102
0
Printing
24
0
102
0
0
102
0
End of Partial Fetch Cycle
24
0
102
0
0
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
24
0
102
0
0
102
0
End of Partial Decode Cycle
24
0
102
0
0
102
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
24
0
102
0
0
102
0
End of Execute Cycle
24
0
102
0
0
102
0
STAGE: FETCH
Printing Registers
24
0
102
0
0
102
0
MAR <-- PC
24
24
102
0
0
102
0
Reading from memory
R
24 103186174033
MBR <-- M[24]
24
24
103186174033
0
0
102
0
IBR <-- MBR[20:39]
24
24
103186174033
4177
0
102
0
IR <-- MBR[0:7]
24
24
103186174033
4177
24
102
0
MAR <-- MBR[8:19]
24
102
103186174033
4177
24
102
0
PC <-- PC + 1
25
102
103186174033
4177
24
102
0
End of Fetch Cycle
25
102
103186174033
4177
24
102
0
STAGE: DECODE
Decoded Opcode : INP_MX
25
102
103186174033
4177
24
102
0
End of Decode Cycle
25
102
103186174033
4177
24
102
0
STAGE: Execute
MBR <-- 60
25
102
60
4177
24
102
0
M[102] <-- MBR
W
102 60
Printing
25
102
60
4177
24
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
25
102
60
4177
1
102
0
MAR <-- IBR[8:19]
25
81
60
4177
1
102
0
Clearing IBR
25
81
60
0
1
102
0
Printing
25
81
60
0
1
102
0
End of Partial Fetch Cycle
25
81
60
0
1
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
25
81
60
0
1
102
0
End of Partial Decode Cycle
25
81
60
0
1
102
0
STAGE: Partial Execute Cycle
Reading
R
81 549755813890
Printing
25
81
2
0
1
102
0
AC <-- MBR
25
81
2
0
1
2
0
End of Partial Execute Cycle
25
81
2
0
1
2
0
End of Execute Cycle
25
81
2
0
1
2
0
STAGE: FETCH
Printing Registers
25
81
2
0
1
2
0
MAR <-- PC
25
25
2
0
1
2
0
Reading from memory
R
25 22002405457
MBR <-- M[25]
25
25
22002405457
0
1
2
0
IBR <-- MBR[20:39]
25
25
22002405457
135249
1
2
0
IR <-- MBR[0:7]
25
25
22002405457
135249
5
2
0
MAR <-- MBR[8:19]
25
503
22002405457
135249
5
2
0
PC <-- PC + 1
26
503
22002405457
135249
5
2
0
End of Fetch Cycle
26
503
22002405457
135249
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
26
503
22002405457
135249
5
2
0
End of Decode Cycle
26
503
22002405457
135249
5
2
0
STAGE: Execute
Reading
R
503 1
Printing
26
503
1
135249
5
2
0
AC <-- AC + MBR
26
503
1
135249
5
1
0
Printing
26
503
1
135249
5
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
26
503
1
135249
33
1
0
MAR <-- IBR[8:19]
26
81
1
135249
33
1
0
Clearing IBR
26
81
1
0
33
1
0
Printing
26
81
1
0
33
1
0
End of Partial Fetch Cycle
26
81
1
0
33
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
26
81
1
0
33
1
0
End of Partial Decode Cycle
26
81
1
0
33
1
0
STAGE: Partial Execute Cycle
MBR <-- AC
26
81
1
0
33
1
0
M[81] <-- MBR
W
81 549755813889
End of Partial Execute Cycle
26
81
1
0
33
1
0
End of Execute Cycle
26
81
1
0
33
1
0
STAGE: FETCH
Printing Registers
26
81
1
0
33
1
0
MAR <-- PC
26
26
1
0
33
1
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
33
1
0
IBR <-- MBR[20:39]
26
26
60151562240
0
33
1
0
IR <-- MBR[0:7]
26
26
60151562240
0
14
1
0
MAR <-- MBR[8:19]
26
21
60151562240
0
14
1
0
PC <-- PC + 1
27
21
60151562240
0
14
1
0
End of Fetch Cycle
27
21
60151562240
0
14
1
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_20_39
27
21
60151562240
0
14
1
0
End of Decode Cycle
27
21
60151562240
0
14
1
0
STAGE: Execute
PC <-- MAR
21
21
60151562240
0
14
1
0
Printing
21
21
60151562240
0
14
1
0
Clearing IBR
21
21
60151562240
0
14
1
0
End of Execute Cycle
21
21
60151562240
0
14
1
0
STAGE: Partial Fetch Cycle
Printing Registers
21
21
60151562240
0
14
1
0
MAR <-- PC
21
21
60151562240
0
14
1
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
14
1
0
Clearing IBR
21
21
141818920986
0
14
1
0
IR <-- MBR[20:27]
21
21
141818920986
0
16
1
0
MAR <-- MBR[28:39]
21
26
141818920986
0
16
1
0
PC <-- PC + 1
22
26
141818920986
0
16
1
0
End of Fetch Cycle
22
26
141818920986
0
16
1
0
End of partial fetch cycle
22
26
141818920986
0
16
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
141818920986
0
16
1
0
End of Partial Decode Cycle
22
26
141818920986
0
16
1
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
22
26
141818920986
0
16
1
0
STAGE: FETCH
Printing Registers
22
26
141818920986
0
16
1
0
MAR <-- PC
22
22
141818920986
0
16
1
0
Reading from memory
R
22 8674890227
MBR <-- M[22]
22
22
8674890227
0
16
1
0
IBR <-- MBR[20:39]
22
22
8674890227
20979
16
1
0
IR <-- MBR[0:7]
22
22
8674890227
20979
2
1
0
MAR <-- MBR[8:19]
22
81
8674890227
20979
2
1
0
PC <-- PC + 1
23
81
8674890227
20979
2
1
0
End of Fetch Cycle
23
81
8674890227
20979
2
1
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
23
81
8674890227
20979
2
1
0
End of Decode Cycle
23
81
8674890227
20979
2
1
0
STAGE: Execute
Reading
R
81 549755813889
Printing
23
81
1
20979
2
1
0
MBR <-- -MBR
23
81
1
20979
2
1
0
AC <-- MBR
23
81
1
20979
2
1
0
Printing
23
81
1
20979
2
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
23
81
1
20979
5
1
0
MAR <-- IBR[8:19]
23
499
1
20979
5
1
0
Clearing IBR
23
499
1
0
5
1
0
Printing
23
499
1
0
5
1
0
End of Partial Fetch Cycle
23
499
1
0
5
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
23
499
1
0
5
1
0
End of Partial Decode Cycle
23
499
1
0
5
1
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
23
499
100
0
5
1
0
AC <-- AC + MBR
23
499
100
0
5
101
0
End of Partial Execute Cycle
23
499
100
0
5
101
0
End of Execute Cycle
23
499
100
0
5
101
0
STAGE: FETCH
Printing Registers
23
499
100
0
5
101
0
MAR <-- PC
23
23
100
0
5
101
0
Reading from memory
R
23 77334577152
MBR <-- M[23]
23
23
77334577152
0
5
101
0
IBR <-- MBR[20:39]
23
23
77334577152
0
5
101
0
IR <-- MBR[0:7]
23
23
77334577152
0
18
101
0
MAR <-- MBR[8:19]
23
24
77334577152
0
18
101
0
PC <-- PC + 1
24
24
77334577152
0
18
101
0
End of Fetch Cycle
24
24
77334577152
0
18
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
24
24
77334577152
0
18
101
0
End of Decode Cycle
24
24
77334577152
0
18
101
0
STAGE: Execute
MBR <-- AC[28:39]
24
24
101
0
18
101
0
MEM[8:19]
W
24 103185125457
Printing
24
24
101
0
18
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
24
24
101
0
0
101
0
MAR <-- IBR[8:19]
24
0
101
0
0
101
0
Clearing IBR
24
0
101
0
0
101
0
Printing
24
0
101
0
0
101
0
End of Partial Fetch Cycle
24
0
101
0
0
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
24
0
101
0
0
101
0
End of Partial Decode Cycle
24
0
101
0
0
101
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
24
0
101
0
0
101
0
End of Execute Cycle
24
0
101
0
0
101
0
STAGE: FETCH
Printing Registers
24
0
101
0
0
101
0
MAR <-- PC
24
24
101
0
0
101
0
Reading from memory
R
24 103185125457
MBR <-- M[24]
24
24
103185125457
0
0
101
0
IBR <-- MBR[20:39]
24
24
103185125457
4177
0
101
0
IR <-- MBR[0:7]
24
24
103185125457
4177
24
101
0
MAR <-- MBR[8:19]
24
101
103185125457
4177
24
101
0
PC <-- PC + 1
25
101
103185125457
4177
24
101
0
End of Fetch Cycle
25
101
103185125457
4177
24
101
0
STAGE: DECODE
Decoded Opcode : INP_MX
25
101
103185125457
4177
24
101
0
End of Decode Cycle
25
101
103185125457
4177
24
101
0
STAGE: Execute
MBR <-- 65
25
101
65
4177
24
101
0
M[101] <-- MBR
W
101 65
Printing
25
101
65
4177
24
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
25
101
65
4177
1
101
0
MAR <-- IBR[8:19]
25
81
65
4177
1
101
0
Clearing IBR
25
81
65
0
1
101
0
Printing
25
81
65
0
1
101
0
End of Partial Fetch Cycle
25
81
65
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
25
81
65
0
1
101
0
End of Partial Decode Cycle
25
81
65
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
81 549755813889
Printing
25
81
1
0
1
101
0
AC <-- MBR
25
81
1
0
1
1
0
End of Partial Execute Cycle
25
81
1
0
1
1
0
End of Execute Cycle
25
81
1
0
1
1
0
STAGE: FETCH
Printing Registers
25
81
1
0
1
1
0
MAR <-- PC
25
25
1
0
1
1
0
Reading from memory
R
25 22002405457
MBR <-- M[25]
25
25
22002405457
0
1
1
0
IBR <-- MBR[20:39]
25
25
22002405457
135249
1
1
0
IR <-- MBR[0:7]
25
25
22002405457
135249
5
1
0
MAR <-- MBR[8:19]
25
503
22002405457
135249
5
1
0
PC <-- PC + 1
26
503
22002405457
135249
5
1
0
End of Fetch Cycle
26
503
22002405457
135249
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
26
503
22002405457
135249
5
1
0
End of Decode Cycle
26
503
22002405457
135249
5
1
0
STAGE: Execute
Reading
R
503 1
Printing
26
503
1
135249
5
1
0
AC <-- AC + MBR
26
503
1
135249
5
0
0
Printing
26
503
1
135249
5
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
26
503
1
135249
33
0
0
MAR <-- IBR[8:19]
26
81
1
135249
33
0
0
Clearing IBR
26
81
1
0
33
0
0
Printing
26
81
1
0
33
0
0
End of Partial Fetch Cycle
26
81
1
0
33
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
26
81
1
0
33
0
0
End of Partial Decode Cycle
26
81
1
0
33
0
0
STAGE: Partial Execute Cycle
MBR <-- AC
26
81
0
0
33
0
0
M[81] <-- MBR
W
81 0
End of Partial Execute Cycle
26
81
0
0
33
0
0
End of Execute Cycle
26
81
0
0
33
0
0
STAGE: FETCH
Printing Registers
26
81
0
0
33
0
0
MAR <-- PC
26
26
0
0
33
0
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
33
0
0
IBR <-- MBR[20:39]
26
26
60151562240
0
33
0
0
IR <-- MBR[0:7]
26
26
60151562240
0
14
0
0
MAR <-- MBR[8:19]
26
21
60151562240
0
14
0
0
PC <-- PC + 1
27
21
60151562240
0
14
0
0
End of Fetch Cycle
27
21
60151562240
0
14
0
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_20_39
27
21
60151562240
0
14
0
0
End of Decode Cycle
27
21
60151562240
0
14
0
0
STAGE: Execute
PC <-- MAR
21
21
60151562240
0
14
0
0
Printing
21
21
60151562240
0
14
0
0
Clearing IBR
21
21
60151562240
0
14
0
0
End of Execute Cycle
21
21
60151562240
0
14
0
0
STAGE: Partial Fetch Cycle
Printing Registers
21
21
60151562240
0
14
0
0
MAR <-- PC
21
21
60151562240
0
14
0
0
Reading from memory
R
21 141818920986
MBR <-- M[21]
21
21
141818920986
0
14
0
0
Clearing IBR
21
21
141818920986
0
14
0
0
IR <-- MBR[20:27]
21
21
141818920986
0
16
0
0
MAR <-- MBR[28:39]
21
26
141818920986
0
16
0
0
PC <-- PC + 1
22
26
141818920986
0
16
0
0
End of Fetch Cycle
22
26
141818920986
0
16
0
0
End of partial fetch cycle
22
26
141818920986
0
16
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_20_39
22
26
141818920986
0
16
0
0
End of Partial Decode Cycle
22
26
141818920986
0
16
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
26
26
141818920986
0
16
0
0
End of Partial Execute Cycle
26
26
141818920986
0
16
0
0
STAGE: Partial Fetch Cycle
Printing Registers
26
26
141818920986
0
16
0
0
MAR <-- PC
26
26
141818920986
0
16
0
0
Reading from memory
R
26 60151562240
MBR <-- M[26]
26
26
60151562240
0
16
0
0
Clearing IBR
26
26
60151562240
0
16
0
0
IR <-- MBR[20:27]
26
26
60151562240
0
0
0
0
MAR <-- MBR[28:39]
26
0
60151562240
0
0
0
0
PC <-- PC + 1
27
0
60151562240
0
0
0
0
End of Fetch Cycle
27
0
60151562240
0
0
0
0
End of partial fetch cycle
27
0
60151562240
0
0
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
27
0
60151562240
0
0
0
0
End of Partial Decode Cycle
27
0
60151562240
0
0
0
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
27
0
60151562240
0
0
0
0
STAGE: FETCH
Printing Registers
27
0
60151562240
0
0
0
0
MAR <-- PC
27
27
60151562240
0
0
0
0
Reading from memory
R
27 4380975184
MBR <-- M[27]
27
27
4380975184
0
0
0
0
IBR <-- MBR[20:39]
27
27
4380975184
24656
0
0
0
IR <-- MBR[0:7]
27
27
4380975184
24656
1
0
0
MAR <-- MBR[8:19]
27
82
4380975184
24656
1
0
0
PC <-- PC + 1
28
82
4380975184
24656
1
0
0
End of Fetch Cycle
28
82
4380975184
24656
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
28
82
4380975184
24656
1
0
0
End of Decode Cycle
28
82
4380975184
24656
1
0
0
STAGE: Execute
Reading
R
82 1
Printing
28
82
1
24656
1
0
0
AC <-- MBR
28
82
1
24656
1
1
0
Printing
28
82
1
24656
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
28
82
1
24656
6
1
0
MAR <-- IBR[8:19]
28
80
1
24656
6
1
0
Clearing IBR
28
80
1
0
6
1
0
Printing
28
80
1
0
6
1
0
End of Partial Fetch Cycle
28
80
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
28
80
1
0
6
1
0
End of Partial Decode Cycle
28
80
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
28
80
5
0
6
1
0
AC <-- AC - MBR
28
80
5
0
6
4
0
End of Partial Execute Cycle
28
80
5
0
6
4
0
End of Execute Cycle
28
80
5
0
6
4
0
STAGE: FETCH
Printing Registers
28
80
5
0
6
4
0
MAR <-- PC
28
28
5
0
6
4
0
Reading from memory
R
28 64473796690
MBR <-- M[28]
28
28
64473796690
0
6
4
0
IBR <-- MBR[20:39]
28
28
64473796690
4178
6
4
0
IR <-- MBR[0:7]
28
28
64473796690
4178
15
4
0
MAR <-- MBR[8:19]
28
47
64473796690
4178
15
4
0
PC <-- PC + 1
29
47
64473796690
4178
15
4
0
End of Fetch Cycle
29
47
64473796690
4178
15
4
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
29
47
64473796690
4178
15
4
0
End of Decode Cycle
29
47
64473796690
4178
15
4
0
STAGE: Execute
Printing
29
47
64473796690
4178
15
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
29
47
64473796690
4178
1
4
0
MAR <-- IBR[8:19]
29
82
64473796690
4178
1
4
0
Clearing IBR
29
82
64473796690
0
1
4
0
Printing
29
82
64473796690
0
1
4
0
End of Partial Fetch Cycle
29
82
64473796690
0
1
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
29
82
64473796690
0
1
4
0
End of Partial Decode Cycle
29
82
64473796690
0
1
4
0
STAGE: Partial Execute Cycle
Reading
R
82 1
Printing
29
82
1
0
1
4
0
AC <-- MBR
29
82
1
0
1
1
0
End of Partial Execute Cycle
29
82
1
0
1
1
0
End of Execute Cycle
29
82
1
0
1
1
0
STAGE: FETCH
Printing Registers
29
82
1
0
1
1
0
MAR <-- PC
29
29
1
0
1
1
0
Reading from memory
R
29 141820973556
MBR <-- M[29]
29
29
141820973556
0
1
1
0
IBR <-- MBR[20:39]
29
29
141820973556
20980
1
1
0
IR <-- MBR[0:7]
29
29
141820973556
20980
33
1
0
MAR <-- MBR[8:19]
29
83
141820973556
20980
33
1
0
PC <-- PC + 1
30
83
141820973556
20980
33
1
0
End of Fetch Cycle
30
83
141820973556
20980
33
1
0
STAGE: DECODE
Decoded Opcode : STOR_MX
30
83
141820973556
20980
33
1
0
End of Decode Cycle
30
83
141820973556
20980
33
1
0
STAGE: Execute
MBR <-- AC
30
83
1
20980
33
1
0
M[83] <-- MBR
W
83 1
Printing
30
83
1
20980
33
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
30
83
1
20980
5
1
0
MAR <-- IBR[8:19]
30
500
1
20980
5
1
0
Clearing IBR
30
500
1
0
5
1
0
Printing
30
500
1
0
5
1
0
End of Partial Fetch Cycle
30
500
1
0
5
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
30
500
1
0
5
1
0
End of Partial Decode Cycle
30
500
1
0
5
1
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
30
500
101
0
5
1
0
AC <-- AC + MBR
30
500
101
0
5
102
0
End of Partial Execute Cycle
30
500
101
0
5
102
0
End of Execute Cycle
30
500
101
0
5
102
0
STAGE: FETCH
Printing Registers
30
500
101
0
5
102
0
MAR <-- PC
30
30
101
0
5
102
0
Reading from memory
R
30 77341917184
MBR <-- M[30]
30
30
77341917184
0
5
102
0
IBR <-- MBR[20:39]
30
30
77341917184
0
5
102
0
IR <-- MBR[0:7]
30
30
77341917184
0
18
102
0
MAR <-- MBR[8:19]
30
31
77341917184
0
18
102
0
PC <-- PC + 1
31
31
77341917184
0
18
102
0
End of Fetch Cycle
31
31
77341917184
0
18
102
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
31
31
77341917184
0
18
102
0
End of Decode Cycle
31
31
77341917184
0
18
102
0
STAGE: Execute
MBR <-- AC[28:39]
31
31
102
0
18
102
0
MEM[8:19]
W
31 4402057300
Printing
31
31
102
0
18
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
31
31
102
0
0
102
0
MAR <-- IBR[8:19]
31
0
102
0
0
102
0
Clearing IBR
31
0
102
0
0
102
0
Printing
31
0
102
0
0
102
0
End of Partial Fetch Cycle
31
0
102
0
0
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
31
0
102
0
0
102
0
End of Partial Decode Cycle
31
0
102
0
0
102
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
31
0
102
0
0
102
0
End of Execute Cycle
31
0
102
0
0
102
0
STAGE: FETCH
Printing Registers
31
0
102
0
0
102
0
MAR <-- PC
31
31
102
0
0
102
0
Reading from memory
R
31 4402057300
MBR <-- M[31]
31
31
4402057300
0
0
102
0
IBR <-- MBR[20:39]
31
31
4402057300
135252
0
102
0
IR <-- MBR[0:7]
31
31
4402057300
135252
1
102
0
MAR <-- MBR[8:19]
31
102
4402057300
135252
1
102
0
PC <-- PC + 1
32
102
4402057300
135252
1
102
0
End of Fetch Cycle
32
102
4402057300
135252
1
102
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
32
102
4402057300
135252
1
102
0
End of Decode Cycle
32
102
4402057300
135252
1
102
0
STAGE: Execute
Reading
R
102 60
Printing
32
102
60
135252
1
102
0
AC <-- MBR
32
102
60
135252
1
60
0
Printing
32
102
60
135252
1
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
32
102
60
135252
33
60
0
MAR <-- IBR[8:19]
32
84
60
135252
33
60
0
Clearing IBR
32
84
60
0
33
60
0
Printing
32
84
60
0
33
60
0
End of Partial Fetch Cycle
32
84
60
0
33
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
32
84
60
0
33
60
0
End of Partial Decode Cycle
32
84
60
0
33
60
0
STAGE: Partial Execute Cycle
MBR <-- AC
32
84
60
0
33
60
0
M[84] <-- MBR
W
84 60
End of Partial Execute Cycle
32
84
60
0
33
60
0
End of Execute Cycle
32
84
60
0
33
60
0
STAGE: FETCH
Printing Registers
32
84
60
0
33
60
0
MAR <-- PC
32
32
60
0
33
60
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
33
60
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
33
60
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
60
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
60
0
PC <-- PC + 1
33
83
8677027882
61482
2
60
0
End of Fetch Cycle
33
83
8677027882
61482
2
60
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
60
0
End of Decode Cycle
33
83
8677027882
61482
2
60
0
STAGE: Execute
Reading
R
83 1
Printing
33
83
1
61482
2
60
0
MBR <-- -MBR
33
83
1
61482
2
60
0
AC <-- MBR
33
83
1
61482
2
1
0
Printing
33
83
1
61482
2
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
1
61482
15
1
0
MAR <-- IBR[8:19]
33
42
1
61482
15
1
0
Clearing IBR
33
42
1
0
15
1
0
Printing
33
42
1
0
15
1
0
End of Partial Fetch Cycle
33
42
1
0
15
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
1
0
15
1
0
End of Partial Decode Cycle
33
42
1
0
15
1
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
1
0
15
1
0
End of Execute Cycle
33
42
1
0
15
1
0
STAGE: FETCH
Printing Registers
33
42
1
0
15
1
0
MAR <-- PC
33
33
1
0
15
1
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
1
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
1
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
1
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
1
0
PC <-- PC + 1
34
83
4382024183
25079
1
1
0
End of Fetch Cycle
34
83
4382024183
25079
1
1
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
1
0
End of Decode Cycle
34
83
4382024183
25079
1
1
0
STAGE: Execute
Reading
R
83 1
Printing
34
83
1
25079
1
1
0
AC <-- MBR
34
83
1
25079
1
1
0
Printing
34
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
1
25079
6
1
0
MAR <-- IBR[8:19]
34
503
1
25079
6
1
0
Clearing IBR
34
503
1
0
6
1
0
Printing
34
503
1
0
6
1
0
End of Partial Fetch Cycle
34
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
1
0
6
1
0
End of Partial Decode Cycle
34
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
1
0
AC <-- AC - MBR
34
503
1
0
6
0
0
End of Partial Execute Cycle
34
503
1
0
6
0
0
End of Execute Cycle
34
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
0
0
MAR <-- PC
34
34
1
0
6
0
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
0
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
0
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
0
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
0
0
PC <-- PC + 1
35
500
21999198243
73763
5
0
0
End of Fetch Cycle
35
500
21999198243
73763
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
0
0
End of Decode Cycle
35
500
21999198243
73763
5
0
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
0
0
AC <-- AC + MBR
35
500
101
73763
5
101
0
Printing
35
500
101
73763
5
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
101
0
MAR <-- IBR[8:19]
35
35
101
73763
18
101
0
Clearing IBR
35
35
101
0
18
101
0
Printing
35
35
101
0
18
101
0
End of Partial Fetch Cycle
35
35
101
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
101
0
End of Partial Decode Cycle
35
35
101
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
101
0
18
101
0
MEM[8:19]
W
35 8695861332
End of Partial Execute Cycle
35
35
101
0
18
101
0
End of Execute Cycle
35
35
101
0
18
101
0
STAGE: FETCH
Printing Registers
35
35
101
0
18
101
0
MAR <-- PC
35
35
101
0
18
101
0
Reading from memory
R
35 8695861332
MBR <-- M[35]
35
35
8695861332
0
18
101
0
IBR <-- MBR[20:39]
35
35
8695861332
20564
18
101
0
IR <-- MBR[0:7]
35
35
8695861332
20564
2
101
0
MAR <-- MBR[8:19]
35
101
8695861332
20564
2
101
0
PC <-- PC + 1
36
101
8695861332
20564
2
101
0
End of Fetch Cycle
36
101
8695861332
20564
2
101
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
101
8695861332
20564
2
101
0
End of Decode Cycle
36
101
8695861332
20564
2
101
0
STAGE: Execute
Reading
R
101 65
Printing
36
101
65
20564
2
101
0
MBR <-- -MBR
36
101
65
20564
2
101
0
AC <-- MBR
36
101
65
20564
2
65
0
Printing
36
101
65
20564
2
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
101
65
20564
5
65
0
MAR <-- IBR[8:19]
36
84
65
20564
5
65
0
Clearing IBR
36
84
65
0
5
65
0
Printing
36
84
65
0
5
65
0
End of Partial Fetch Cycle
36
84
65
0
5
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
65
0
5
65
0
End of Partial Decode Cycle
36
84
65
0
5
65
0
STAGE: Partial Execute Cycle
Reading
R
84 60
Printing
36
84
60
0
5
65
0
AC <-- AC + MBR
36
84
60
0
5
5
0
End of Partial Execute Cycle
36
84
60
0
5
5
0
End of Execute Cycle
36
84
60
0
5
5
0
STAGE: FETCH
Printing Registers
36
84
60
0
5
5
0
MAR <-- PC
36
36
60
0
5
5
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
5
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
5
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
5
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
5
0
PC <-- PC + 1
37
42
64468553811
4179
15
5
0
End of Fetch Cycle
37
42
64468553811
4179
15
5
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
5
0
End of Decode Cycle
37
42
64468553811
4179
15
5
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
5
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
5
0
Clearing IBR
37
83
64468553811
0
1
5
0
Printing
37
83
64468553811
0
1
5
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
5
0
End of Partial Decode Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Execute Cycle
Reading
R
83 1
Printing
37
83
1
0
1
5
0
AC <-- MBR
37
83
1
0
1
1
0
End of Partial Execute Cycle
37
83
1
0
1
1
0
End of Execute Cycle
37
83
1
0
1
1
0
STAGE: FETCH
Printing Registers
37
83
1
0
1
1
0
MAR <-- PC
37
37
1
0
1
1
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
1
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
1
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
1
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
1
0
PC <-- PC + 1
38
500
21999202343
77863
5
1
0
End of Fetch Cycle
38
500
21999202343
77863
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
1
0
End of Decode Cycle
38
500
21999202343
77863
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
1
0
AC <-- AC + MBR
38
500
101
77863
5
102
0
Printing
38
500
101
77863
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
102
0
MAR <-- IBR[8:19]
38
39
101
77863
19
102
0
Clearing IBR
38
39
101
0
19
102
0
Printing
38
39
101
0
19
102
0
End of Partial Fetch Cycle
38
39
101
0
19
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
102
0
End of Partial Decode Cycle
38
39
101
0
19
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
102
0
19
102
0
MEM[28:39]
W
39 4295102566
End of Partial Execute Cycle
38
39
102
0
19
102
0
End of Execute Cycle
38
39
102
0
19
102
0
STAGE: FETCH
Printing Registers
38
39
102
0
19
102
0
MAR <-- PC
38
38
102
0
19
102
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
102
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
102
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
102
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
102
0
PC <-- PC + 1
39
503
26297311271
73767
6
102
0
End of Fetch Cycle
39
503
26297311271
73767
6
102
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
102
0
End of Decode Cycle
39
503
26297311271
73767
6
102
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
102
0
AC <-- AC - MBR
39
503
1
73767
6
101
0
Printing
39
503
1
73767
6
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
101
0
MAR <-- IBR[8:19]
39
39
1
73767
18
101
0
Clearing IBR
39
39
1
0
18
101
0
Printing
39
39
1
0
18
101
0
End of Partial Fetch Cycle
39
39
1
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
101
0
End of Partial Decode Cycle
39
39
1
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
101
0
18
101
0
MEM[8:19]
W
39 4401008742
End of Partial Execute Cycle
39
39
101
0
18
101
0
End of Execute Cycle
39
39
101
0
18
101
0
STAGE: FETCH
Printing Registers
39
39
101
0
18
101
0
MAR <-- PC
39
39
101
0
18
101
0
Reading from memory
R
39 4401008742
MBR <-- M[39]
39
39
4401008742
0
18
101
0
IBR <-- MBR[20:39]
39
39
4401008742
135270
18
101
0
IR <-- MBR[0:7]
39
39
4401008742
135270
1
101
0
MAR <-- MBR[8:19]
39
101
4401008742
135270
1
101
0
PC <-- PC + 1
40
101
4401008742
135270
1
101
0
End of Fetch Cycle
40
101
4401008742
135270
1
101
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
101
4401008742
135270
1
101
0
End of Decode Cycle
40
101
4401008742
135270
1
101
0
STAGE: Execute
Reading
R
101 65
Printing
40
101
65
135270
1
101
0
AC <-- MBR
40
101
65
135270
1
65
0
Printing
40
101
65
135270
1
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
101
65
135270
33
65
0
MAR <-- IBR[8:19]
40
102
65
135270
33
65
0
Clearing IBR
40
102
65
0
33
65
0
Printing
40
102
65
0
33
65
0
End of Partial Fetch Cycle
40
102
65
0
33
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
102
65
0
33
65
0
End of Partial Decode Cycle
40
102
65
0
33
65
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
102
65
0
33
65
0
M[102] <-- MBR
W
102 65
End of Partial Execute Cycle
40
102
65
0
33
65
0
End of Execute Cycle
40
102
65
0
33
65
0
STAGE: FETCH
Printing Registers
40
102
65
0
33
65
0
MAR <-- PC
40
40
65
0
33
65
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
65
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
65
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
65
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
65
0
PC <-- PC + 1
41
83
4382024183
25079
1
65
0
End of Fetch Cycle
41
83
4382024183
25079
1
65
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
65
0
End of Decode Cycle
41
83
4382024183
25079
1
65
0
STAGE: Execute
Reading
R
83 1
Printing
41
83
1
25079
1
65
0
AC <-- MBR
41
83
1
25079
1
1
0
Printing
41
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
1
25079
6
1
0
MAR <-- IBR[8:19]
41
503
1
25079
6
1
0
Clearing IBR
41
503
1
0
6
1
0
Printing
41
503
1
0
6
1
0
End of Partial Fetch Cycle
41
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
1
0
6
1
0
End of Partial Decode Cycle
41
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
1
0
AC <-- AC - MBR
41
503
1
0
6
0
0
End of Partial Execute Cycle
41
503
1
0
6
0
0
End of Execute Cycle
41
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
0
0
MAR <-- PC
41
41
1
0
6
0
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
0
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
0
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
0
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
0
0
PC <-- PC + 1
42
83
141821005856
53280
33
0
0
End of Fetch Cycle
42
83
141821005856
53280
33
0
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
0
0
End of Decode Cycle
42
83
141821005856
53280
33
0
0
STAGE: Execute
MBR <-- AC
42
83
0
53280
33
0
0
M[83] <-- MBR
W
83 0
Printing
42
83
0
53280
33
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
0
53280
13
0
0
MAR <-- IBR[8:19]
42
32
0
53280
13
0
0
Clearing IBR
42
32
0
0
13
0
0
Printing
42
32
0
0
13
0
0
End of Partial Fetch Cycle
42
32
0
0
13
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
0
0
13
0
0
End of Partial Decode Cycle
42
32
0
0
13
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
0
0
13
0
0
End of Partial Execute Cycle
32
32
0
0
13
0
0
End of Execute Cycle
32
32
0
0
13
0
0
STAGE: FETCH
Printing Registers
32
32
0
0
13
0
0
MAR <-- PC
32
32
0
0
13
0
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
0
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
0
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
0
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
0
0
PC <-- PC + 1
33
83
8677027882
61482
2
0
0
End of Fetch Cycle
33
83
8677027882
61482
2
0
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
0
0
End of Decode Cycle
33
83
8677027882
61482
2
0
0
STAGE: Execute
Reading
R
83 0
Printing
33
83
0
61482
2
0
0
MBR <-- -MBR
33
83
0
61482
2
0
0
AC <-- MBR
33
83
0
61482
2
0
0
Printing
33
83
0
61482
2
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
0
61482
15
0
0
MAR <-- IBR[8:19]
33
42
0
61482
15
0
0
Clearing IBR
33
42
0
0
15
0
0
Printing
33
42
0
0
15
0
0
End of Partial Fetch Cycle
33
42
0
0
15
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
0
0
15
0
0
End of Partial Decode Cycle
33
42
0
0
15
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
42
42
0
0
15
0
0
End of Partial Execute Cycle
42
42
0
0
15
0
0
End of Execute Cycle
42
42
0
0
15
0
0
STAGE: FETCH
Printing Registers
42
42
0
0
15
0
0
MAR <-- PC
42
42
0
0
15
0
0
Reading from memory
R
42 4382020084
MBR <-- M[42]
42
42
4382020084
0
15
0
0
IBR <-- MBR[20:39]
42
42
4382020084
20980
15
0
0
IR <-- MBR[0:7]
42
42
4382020084
20980
1
0
0
MAR <-- MBR[8:19]
42
83
4382020084
20980
1
0
0
PC <-- PC + 1
43
83
4382020084
20980
1
0
0
End of Fetch Cycle
43
83
4382020084
20980
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
43
83
4382020084
20980
1
0
0
End of Decode Cycle
43
83
4382020084
20980
1
0
0
STAGE: Execute
Reading
R
83 0
Printing
43
83
0
20980
1
0
0
AC <-- MBR
43
83
0
20980
1
0
0
Printing
43
83
0
20980
1
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
43
83
0
20980
5
0
0
MAR <-- IBR[8:19]
43
500
0
20980
5
0
0
Clearing IBR
43
500
0
0
5
0
0
Printing
43
500
0
0
5
0
0
End of Partial Fetch Cycle
43
500
0
0
5
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
43
500
0
0
5
0
0
End of Partial Decode Cycle
43
500
0
0
5
0
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
43
500
101
0
5
0
0
AC <-- AC + MBR
43
500
101
0
5
101
0
End of Partial Execute Cycle
43
500
101
0
5
101
0
End of Execute Cycle
43
500
101
0
5
101
0
STAGE: FETCH
Printing Registers
43
500
101
0
5
101
0
MAR <-- PC
43
43
101
0
5
101
0
Reading from memory
R
43 77355552852
MBR <-- M[43]
43
43
77355552852
0
5
101
0
IBR <-- MBR[20:39]
43
43
77355552852
4180
5
101
0
IR <-- MBR[0:7]
43
43
77355552852
4180
18
101
0
MAR <-- MBR[8:19]
43
44
77355552852
4180
18
101
0
PC <-- PC + 1
44
44
77355552852
4180
18
101
0
End of Fetch Cycle
44
44
77355552852
4180
18
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
44
44
77355552852
4180
18
101
0
End of Decode Cycle
44
44
77355552852
4180
18
101
0
STAGE: Execute
MBR <-- AC[28:39]
44
44
101
4180
18
101
0
MEM[8:19]
W
44 141839831122
Printing
44
44
101
4180
18
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
44
44
101
4180
1
101
0
MAR <-- IBR[8:19]
44
84
101
4180
1
101
0
Clearing IBR
44
84
101
0
1
101
0
Printing
44
84
101
0
1
101
0
End of Partial Fetch Cycle
44
84
101
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
44
84
101
0
1
101
0
End of Partial Decode Cycle
44
84
101
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
84 60
Printing
44
84
60
0
1
101
0
AC <-- MBR
44
84
60
0
1
60
0
End of Partial Execute Cycle
44
84
60
0
1
60
0
End of Execute Cycle
44
84
60
0
1
60
0
STAGE: FETCH
Printing Registers
44
84
60
0
1
60
0
MAR <-- PC
44
44
60
0
1
60
0
Reading from memory
R
44 141839831122
MBR <-- M[44]
44
44
141839831122
0
1
60
0
IBR <-- MBR[20:39]
44
44
141839831122
4178
1
60
0
IR <-- MBR[0:7]
44
44
141839831122
4178
33
60
0
MAR <-- MBR[8:19]
44
101
141839831122
4178
33
60
0
PC <-- PC + 1
45
101
141839831122
4178
33
60
0
End of Fetch Cycle
45
101
141839831122
4178
33
60
0
STAGE: DECODE
Decoded Opcode : STOR_MX
45
101
141839831122
4178
33
60
0
End of Decode Cycle
45
101
141839831122
4178
33
60
0
STAGE: Execute
MBR <-- AC
45
101
60
4178
33
60
0
M[101] <-- MBR
W
101 60
Printing
45
101
60
4178
33
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
45
101
60
4178
1
60
0
MAR <-- IBR[8:19]
45
82
60
4178
1
60
0
Clearing IBR
45
82
60
0
1
60
0
Printing
45
82
60
0
1
60
0
End of Partial Fetch Cycle
45
82
60
0
1
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
45
82
60
0
1
60
0
End of Partial Decode Cycle
45
82
60
0
1
60
0
STAGE: Partial Execute Cycle
Reading
R
82 1
Printing
45
82
1
0
1
60
0
AC <-- MBR
45
82
1
0
1
1
0
End of Partial Execute Cycle
45
82
1
0
1
1
0
End of Execute Cycle
45
82
1
0
1
1
0
STAGE: FETCH
Printing Registers
45
82
1
0
1
1
0
MAR <-- PC
45
45
1
0
1
1
0
Reading from memory
R
45 22002405458
MBR <-- M[45]
45
45
22002405458
0
1
1
0
IBR <-- MBR[20:39]
45
45
22002405458
135250
1
1
0
IR <-- MBR[0:7]
45
45
22002405458
135250
5
1
0
MAR <-- MBR[8:19]
45
503
22002405458
135250
5
1
0
PC <-- PC + 1
46
503
22002405458
135250
5
1
0
End of Fetch Cycle
46
503
22002405458
135250
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
46
503
22002405458
135250
5
1
0
End of Decode Cycle
46
503
22002405458
135250
5
1
0
STAGE: Execute
Reading
R
503 1
Printing
46
503
1
135250
5
1
0
AC <-- AC + MBR
46
503
1
135250
5
2
0
Printing
46
503
1
135250
5
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
46
503
1
135250
33
2
0
MAR <-- IBR[8:19]
46
82
1
135250
33
2
0
Clearing IBR
46
82
1
0
33
2
0
Printing
46
82
1
0
33
2
0
End of Partial Fetch Cycle
46
82
1
0
33
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
46
82
1
0
33
2
0
End of Partial Decode Cycle
46
82
1
0
33
2
0
STAGE: Partial Execute Cycle
MBR <-- AC
46
82
2
0
33
2
0
M[82] <-- MBR
W
82 2
End of Partial Execute Cycle
46
82
2
0
33
2
0
End of Execute Cycle
46
82
2
0
33
2
0
STAGE: FETCH
Printing Registers
46
82
2
0
33
2
0
MAR <-- PC
46
46
2
0
33
2
0
Reading from memory
R
46 55862886400
MBR <-- M[46]
46
46
55862886400
0
33
2
0
IBR <-- MBR[20:39]
46
46
55862886400
0
33
2
0
IR <-- MBR[0:7]
46
46
55862886400
0
13
2
0
MAR <-- MBR[8:19]
46
27
55862886400
0
13
2
0
PC <-- PC + 1
47
27
55862886400
0
13
2
0
End of Fetch Cycle
47
27
55862886400
0
13
2
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_0_19
47
27
55862886400
0
13
2
0
End of Decode Cycle
47
27
55862886400
0
13
2
0
STAGE: Execute
PC <-- MAR
27
27
55862886400
0
13
2
0
Printing
27
27
55862886400
0
13
2
0
Clearing IBR
27
27
55862886400
0
13
2
0
End of Execute Cycle
27
27
55862886400
0
13
2
0
STAGE: FETCH
Printing Registers
27
27
55862886400
0
13
2
0
MAR <-- PC
27
27
55862886400
0
13
2
0
Reading from memory
R
27 4380975184
MBR <-- M[27]
27
27
4380975184
0
13
2
0
IBR <-- MBR[20:39]
27
27
4380975184
24656
13
2
0
IR <-- MBR[0:7]
27
27
4380975184
24656
1
2
0
MAR <-- MBR[8:19]
27
82
4380975184
24656
1
2
0
PC <-- PC + 1
28
82
4380975184
24656
1
2
0
End of Fetch Cycle
28
82
4380975184
24656
1
2
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
28
82
4380975184
24656
1
2
0
End of Decode Cycle
28
82
4380975184
24656
1
2
0
STAGE: Execute
Reading
R
82 2
Printing
28
82
2
24656
1
2
0
AC <-- MBR
28
82
2
24656
1
2
0
Printing
28
82
2
24656
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
28
82
2
24656
6
2
0
MAR <-- IBR[8:19]
28
80
2
24656
6
2
0
Clearing IBR
28
80
2
0
6
2
0
Printing
28
80
2
0
6
2
0
End of Partial Fetch Cycle
28
80
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
28
80
2
0
6
2
0
End of Partial Decode Cycle
28
80
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
28
80
5
0
6
2
0
AC <-- AC - MBR
28
80
5
0
6
3
0
End of Partial Execute Cycle
28
80
5
0
6
3
0
End of Execute Cycle
28
80
5
0
6
3
0
STAGE: FETCH
Printing Registers
28
80
5
0
6
3
0
MAR <-- PC
28
28
5
0
6
3
0
Reading from memory
R
28 64473796690
MBR <-- M[28]
28
28
64473796690
0
6
3
0
IBR <-- MBR[20:39]
28
28
64473796690
4178
6
3
0
IR <-- MBR[0:7]
28
28
64473796690
4178
15
3
0
MAR <-- MBR[8:19]
28
47
64473796690
4178
15
3
0
PC <-- PC + 1
29
47
64473796690
4178
15
3
0
End of Fetch Cycle
29
47
64473796690
4178
15
3
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
29
47
64473796690
4178
15
3
0
End of Decode Cycle
29
47
64473796690
4178
15
3
0
STAGE: Execute
Printing
29
47
64473796690
4178
15
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
29
47
64473796690
4178
1
3
0
MAR <-- IBR[8:19]
29
82
64473796690
4178
1
3
0
Clearing IBR
29
82
64473796690
0
1
3
0
Printing
29
82
64473796690
0
1
3
0
End of Partial Fetch Cycle
29
82
64473796690
0
1
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
29
82
64473796690
0
1
3
0
End of Partial Decode Cycle
29
82
64473796690
0
1
3
0
STAGE: Partial Execute Cycle
Reading
R
82 2
Printing
29
82
2
0
1
3
0
AC <-- MBR
29
82
2
0
1
2
0
End of Partial Execute Cycle
29
82
2
0
1
2
0
End of Execute Cycle
29
82
2
0
1
2
0
STAGE: FETCH
Printing Registers
29
82
2
0
1
2
0
MAR <-- PC
29
29
2
0
1
2
0
Reading from memory
R
29 141820973556
MBR <-- M[29]
29
29
141820973556
0
1
2
0
IBR <-- MBR[20:39]
29
29
141820973556
20980
1
2
0
IR <-- MBR[0:7]
29
29
141820973556
20980
33
2
0
MAR <-- MBR[8:19]
29
83
141820973556
20980
33
2
0
PC <-- PC + 1
30
83
141820973556
20980
33
2
0
End of Fetch Cycle
30
83
141820973556
20980
33
2
0
STAGE: DECODE
Decoded Opcode : STOR_MX
30
83
141820973556
20980
33
2
0
End of Decode Cycle
30
83
141820973556
20980
33
2
0
STAGE: Execute
MBR <-- AC
30
83
2
20980
33
2
0
M[83] <-- MBR
W
83 2
Printing
30
83
2
20980
33
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
30
83
2
20980
5
2
0
MAR <-- IBR[8:19]
30
500
2
20980
5
2
0
Clearing IBR
30
500
2
0
5
2
0
Printing
30
500
2
0
5
2
0
End of Partial Fetch Cycle
30
500
2
0
5
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
30
500
2
0
5
2
0
End of Partial Decode Cycle
30
500
2
0
5
2
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
30
500
101
0
5
2
0
AC <-- AC + MBR
30
500
101
0
5
103
0
End of Partial Execute Cycle
30
500
101
0
5
103
0
End of Execute Cycle
30
500
101
0
5
103
0
STAGE: FETCH
Printing Registers
30
500
101
0
5
103
0
MAR <-- PC
30
30
101
0
5
103
0
Reading from memory
R
30 77341917184
MBR <-- M[30]
30
30
77341917184
0
5
103
0
IBR <-- MBR[20:39]
30
30
77341917184
0
5
103
0
IR <-- MBR[0:7]
30
30
77341917184
0
18
103
0
MAR <-- MBR[8:19]
30
31
77341917184
0
18
103
0
PC <-- PC + 1
31
31
77341917184
0
18
103
0
End of Fetch Cycle
31
31
77341917184
0
18
103
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
31
31
77341917184
0
18
103
0
End of Decode Cycle
31
31
77341917184
0
18
103
0
STAGE: Execute
MBR <-- AC[28:39]
31
31
103
0
18
103
0
MEM[8:19]
W
31 4403105876
Printing
31
31
103
0
18
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
31
31
103
0
0
103
0
MAR <-- IBR[8:19]
31
0
103
0
0
103
0
Clearing IBR
31
0
103
0
0
103
0
Printing
31
0
103
0
0
103
0
End of Partial Fetch Cycle
31
0
103
0
0
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
31
0
103
0
0
103
0
End of Partial Decode Cycle
31
0
103
0
0
103
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
31
0
103
0
0
103
0
End of Execute Cycle
31
0
103
0
0
103
0
STAGE: FETCH
Printing Registers
31
0
103
0
0
103
0
MAR <-- PC
31
31
103
0
0
103
0
Reading from memory
R
31 4403105876
MBR <-- M[31]
31
31
4403105876
0
0
103
0
IBR <-- MBR[20:39]
31
31
4403105876
135252
0
103
0
IR <-- MBR[0:7]
31
31
4403105876
135252
1
103
0
MAR <-- MBR[8:19]
31
103
4403105876
135252
1
103
0
PC <-- PC + 1
32
103
4403105876
135252
1
103
0
End of Fetch Cycle
32
103
4403105876
135252
1
103
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
32
103
4403105876
135252
1
103
0
End of Decode Cycle
32
103
4403105876
135252
1
103
0
STAGE: Execute
Reading
R
103 55
Printing
32
103
55
135252
1
103
0
AC <-- MBR
32
103
55
135252
1
55
0
Printing
32
103
55
135252
1
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
32
103
55
135252
33
55
0
MAR <-- IBR[8:19]
32
84
55
135252
33
55
0
Clearing IBR
32
84
55
0
33
55
0
Printing
32
84
55
0
33
55
0
End of Partial Fetch Cycle
32
84
55
0
33
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
32
84
55
0
33
55
0
End of Partial Decode Cycle
32
84
55
0
33
55
0
STAGE: Partial Execute Cycle
MBR <-- AC
32
84
55
0
33
55
0
M[84] <-- MBR
W
84 55
End of Partial Execute Cycle
32
84
55
0
33
55
0
End of Execute Cycle
32
84
55
0
33
55
0
STAGE: FETCH
Printing Registers
32
84
55
0
33
55
0
MAR <-- PC
32
32
55
0
33
55
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
33
55
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
33
55
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
55
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
55
0
PC <-- PC + 1
33
83
8677027882
61482
2
55
0
End of Fetch Cycle
33
83
8677027882
61482
2
55
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
55
0
End of Decode Cycle
33
83
8677027882
61482
2
55
0
STAGE: Execute
Reading
R
83 2
Printing
33
83
2
61482
2
55
0
MBR <-- -MBR
33
83
2
61482
2
55
0
AC <-- MBR
33
83
2
61482
2
2
0
Printing
33
83
2
61482
2
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
2
61482
15
2
0
MAR <-- IBR[8:19]
33
42
2
61482
15
2
0
Clearing IBR
33
42
2
0
15
2
0
Printing
33
42
2
0
15
2
0
End of Partial Fetch Cycle
33
42
2
0
15
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
2
0
15
2
0
End of Partial Decode Cycle
33
42
2
0
15
2
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
2
0
15
2
0
End of Execute Cycle
33
42
2
0
15
2
0
STAGE: FETCH
Printing Registers
33
42
2
0
15
2
0
MAR <-- PC
33
33
2
0
15
2
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
2
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
2
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
2
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
2
0
PC <-- PC + 1
34
83
4382024183
25079
1
2
0
End of Fetch Cycle
34
83
4382024183
25079
1
2
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
2
0
End of Decode Cycle
34
83
4382024183
25079
1
2
0
STAGE: Execute
Reading
R
83 2
Printing
34
83
2
25079
1
2
0
AC <-- MBR
34
83
2
25079
1
2
0
Printing
34
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
2
25079
6
2
0
MAR <-- IBR[8:19]
34
503
2
25079
6
2
0
Clearing IBR
34
503
2
0
6
2
0
Printing
34
503
2
0
6
2
0
End of Partial Fetch Cycle
34
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
2
0
6
2
0
End of Partial Decode Cycle
34
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
2
0
AC <-- AC - MBR
34
503
1
0
6
1
0
End of Partial Execute Cycle
34
503
1
0
6
1
0
End of Execute Cycle
34
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
1
0
MAR <-- PC
34
34
1
0
6
1
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
1
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
1
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
1
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
1
0
PC <-- PC + 1
35
500
21999198243
73763
5
1
0
End of Fetch Cycle
35
500
21999198243
73763
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
1
0
End of Decode Cycle
35
500
21999198243
73763
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
1
0
AC <-- AC + MBR
35
500
101
73763
5
102
0
Printing
35
500
101
73763
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
102
0
MAR <-- IBR[8:19]
35
35
101
73763
18
102
0
Clearing IBR
35
35
101
0
18
102
0
Printing
35
35
101
0
18
102
0
End of Partial Fetch Cycle
35
35
101
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
102
0
End of Partial Decode Cycle
35
35
101
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
102
0
18
102
0
MEM[8:19]
W
35 8696909908
End of Partial Execute Cycle
35
35
102
0
18
102
0
End of Execute Cycle
35
35
102
0
18
102
0
STAGE: FETCH
Printing Registers
35
35
102
0
18
102
0
MAR <-- PC
35
35
102
0
18
102
0
Reading from memory
R
35 8696909908
MBR <-- M[35]
35
35
8696909908
0
18
102
0
IBR <-- MBR[20:39]
35
35
8696909908
20564
18
102
0
IR <-- MBR[0:7]
35
35
8696909908
20564
2
102
0
MAR <-- MBR[8:19]
35
102
8696909908
20564
2
102
0
PC <-- PC + 1
36
102
8696909908
20564
2
102
0
End of Fetch Cycle
36
102
8696909908
20564
2
102
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
102
8696909908
20564
2
102
0
End of Decode Cycle
36
102
8696909908
20564
2
102
0
STAGE: Execute
Reading
R
102 65
Printing
36
102
65
20564
2
102
0
MBR <-- -MBR
36
102
65
20564
2
102
0
AC <-- MBR
36
102
65
20564
2
65
0
Printing
36
102
65
20564
2
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
102
65
20564
5
65
0
MAR <-- IBR[8:19]
36
84
65
20564
5
65
0
Clearing IBR
36
84
65
0
5
65
0
Printing
36
84
65
0
5
65
0
End of Partial Fetch Cycle
36
84
65
0
5
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
65
0
5
65
0
End of Partial Decode Cycle
36
84
65
0
5
65
0
STAGE: Partial Execute Cycle
Reading
R
84 55
Printing
36
84
55
0
5
65
0
AC <-- AC + MBR
36
84
55
0
5
10
0
End of Partial Execute Cycle
36
84
55
0
5
10
0
End of Execute Cycle
36
84
55
0
5
10
0
STAGE: FETCH
Printing Registers
36
84
55
0
5
10
0
MAR <-- PC
36
36
55
0
5
10
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
10
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
10
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
10
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
10
0
PC <-- PC + 1
37
42
64468553811
4179
15
10
0
End of Fetch Cycle
37
42
64468553811
4179
15
10
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
10
0
End of Decode Cycle
37
42
64468553811
4179
15
10
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
10
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
10
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
10
0
Clearing IBR
37
83
64468553811
0
1
10
0
Printing
37
83
64468553811
0
1
10
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
10
0
End of Partial Decode Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Execute Cycle
Reading
R
83 2
Printing
37
83
2
0
1
10
0
AC <-- MBR
37
83
2
0
1
2
0
End of Partial Execute Cycle
37
83
2
0
1
2
0
End of Execute Cycle
37
83
2
0
1
2
0
STAGE: FETCH
Printing Registers
37
83
2
0
1
2
0
MAR <-- PC
37
37
2
0
1
2
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
2
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
2
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
2
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
2
0
PC <-- PC + 1
38
500
21999202343
77863
5
2
0
End of Fetch Cycle
38
500
21999202343
77863
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
2
0
End of Decode Cycle
38
500
21999202343
77863
5
2
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
2
0
AC <-- AC + MBR
38
500
101
77863
5
103
0
Printing
38
500
101
77863
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
103
0
MAR <-- IBR[8:19]
38
39
101
77863
19
103
0
Clearing IBR
38
39
101
0
19
103
0
Printing
38
39
101
0
19
103
0
End of Partial Fetch Cycle
38
39
101
0
19
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
103
0
End of Partial Decode Cycle
38
39
101
0
19
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
103
0
19
103
0
MEM[28:39]
W
39 4401008743
End of Partial Execute Cycle
38
39
103
0
19
103
0
End of Execute Cycle
38
39
103
0
19
103
0
STAGE: FETCH
Printing Registers
38
39
103
0
19
103
0
MAR <-- PC
38
38
103
0
19
103
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
103
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
103
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
103
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
103
0
PC <-- PC + 1
39
503
26297311271
73767
6
103
0
End of Fetch Cycle
39
503
26297311271
73767
6
103
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
103
0
End of Decode Cycle
39
503
26297311271
73767
6
103
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
103
0
AC <-- AC - MBR
39
503
1
73767
6
102
0
Printing
39
503
1
73767
6
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
102
0
MAR <-- IBR[8:19]
39
39
1
73767
18
102
0
Clearing IBR
39
39
1
0
18
102
0
Printing
39
39
1
0
18
102
0
End of Partial Fetch Cycle
39
39
1
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
102
0
End of Partial Decode Cycle
39
39
1
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
102
0
18
102
0
MEM[8:19]
W
39 4402057319
End of Partial Execute Cycle
39
39
102
0
18
102
0
End of Execute Cycle
39
39
102
0
18
102
0
STAGE: FETCH
Printing Registers
39
39
102
0
18
102
0
MAR <-- PC
39
39
102
0
18
102
0
Reading from memory
R
39 4402057319
MBR <-- M[39]
39
39
4402057319
0
18
102
0
IBR <-- MBR[20:39]
39
39
4402057319
135271
18
102
0
IR <-- MBR[0:7]
39
39
4402057319
135271
1
102
0
MAR <-- MBR[8:19]
39
102
4402057319
135271
1
102
0
PC <-- PC + 1
40
102
4402057319
135271
1
102
0
End of Fetch Cycle
40
102
4402057319
135271
1
102
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
102
4402057319
135271
1
102
0
End of Decode Cycle
40
102
4402057319
135271
1
102
0
STAGE: Execute
Reading
R
102 65
Printing
40
102
65
135271
1
102
0
AC <-- MBR
40
102
65
135271
1
65
0
Printing
40
102
65
135271
1
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
102
65
135271
33
65
0
MAR <-- IBR[8:19]
40
103
65
135271
33
65
0
Clearing IBR
40
103
65
0
33
65
0
Printing
40
103
65
0
33
65
0
End of Partial Fetch Cycle
40
103
65
0
33
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
103
65
0
33
65
0
End of Partial Decode Cycle
40
103
65
0
33
65
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
103
65
0
33
65
0
M[103] <-- MBR
W
103 65
End of Partial Execute Cycle
40
103
65
0
33
65
0
End of Execute Cycle
40
103
65
0
33
65
0
STAGE: FETCH
Printing Registers
40
103
65
0
33
65
0
MAR <-- PC
40
40
65
0
33
65
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
65
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
65
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
65
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
65
0
PC <-- PC + 1
41
83
4382024183
25079
1
65
0
End of Fetch Cycle
41
83
4382024183
25079
1
65
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
65
0
End of Decode Cycle
41
83
4382024183
25079
1
65
0
STAGE: Execute
Reading
R
83 2
Printing
41
83
2
25079
1
65
0
AC <-- MBR
41
83
2
25079
1
2
0
Printing
41
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
2
25079
6
2
0
MAR <-- IBR[8:19]
41
503
2
25079
6
2
0
Clearing IBR
41
503
2
0
6
2
0
Printing
41
503
2
0
6
2
0
End of Partial Fetch Cycle
41
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
2
0
6
2
0
End of Partial Decode Cycle
41
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
2
0
AC <-- AC - MBR
41
503
1
0
6
1
0
End of Partial Execute Cycle
41
503
1
0
6
1
0
End of Execute Cycle
41
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
1
0
MAR <-- PC
41
41
1
0
6
1
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
1
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
1
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
1
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
1
0
PC <-- PC + 1
42
83
141821005856
53280
33
1
0
End of Fetch Cycle
42
83
141821005856
53280
33
1
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
1
0
End of Decode Cycle
42
83
141821005856
53280
33
1
0
STAGE: Execute
MBR <-- AC
42
83
1
53280
33
1
0
M[83] <-- MBR
W
83 1
Printing
42
83
1
53280
33
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
1
53280
13
1
0
MAR <-- IBR[8:19]
42
32
1
53280
13
1
0
Clearing IBR
42
32
1
0
13
1
0
Printing
42
32
1
0
13
1
0
End of Partial Fetch Cycle
42
32
1
0
13
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
1
0
13
1
0
End of Partial Decode Cycle
42
32
1
0
13
1
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
1
0
13
1
0
End of Partial Execute Cycle
32
32
1
0
13
1
0
End of Execute Cycle
32
32
1
0
13
1
0
STAGE: FETCH
Printing Registers
32
32
1
0
13
1
0
MAR <-- PC
32
32
1
0
13
1
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
1
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
1
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
1
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
1
0
PC <-- PC + 1
33
83
8677027882
61482
2
1
0
End of Fetch Cycle
33
83
8677027882
61482
2
1
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
1
0
End of Decode Cycle
33
83
8677027882
61482
2
1
0
STAGE: Execute
Reading
R
83 1
Printing
33
83
1
61482
2
1
0
MBR <-- -MBR
33
83
1
61482
2
1
0
AC <-- MBR
33
83
1
61482
2
1
0
Printing
33
83
1
61482
2
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
1
61482
15
1
0
MAR <-- IBR[8:19]
33
42
1
61482
15
1
0
Clearing IBR
33
42
1
0
15
1
0
Printing
33
42
1
0
15
1
0
End of Partial Fetch Cycle
33
42
1
0
15
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
1
0
15
1
0
End of Partial Decode Cycle
33
42
1
0
15
1
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
1
0
15
1
0
End of Execute Cycle
33
42
1
0
15
1
0
STAGE: FETCH
Printing Registers
33
42
1
0
15
1
0
MAR <-- PC
33
33
1
0
15
1
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
1
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
1
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
1
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
1
0
PC <-- PC + 1
34
83
4382024183
25079
1
1
0
End of Fetch Cycle
34
83
4382024183
25079
1
1
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
1
0
End of Decode Cycle
34
83
4382024183
25079
1
1
0
STAGE: Execute
Reading
R
83 1
Printing
34
83
1
25079
1
1
0
AC <-- MBR
34
83
1
25079
1
1
0
Printing
34
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
1
25079
6
1
0
MAR <-- IBR[8:19]
34
503
1
25079
6
1
0
Clearing IBR
34
503
1
0
6
1
0
Printing
34
503
1
0
6
1
0
End of Partial Fetch Cycle
34
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
1
0
6
1
0
End of Partial Decode Cycle
34
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
1
0
AC <-- AC - MBR
34
503
1
0
6
0
0
End of Partial Execute Cycle
34
503
1
0
6
0
0
End of Execute Cycle
34
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
0
0
MAR <-- PC
34
34
1
0
6
0
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
0
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
0
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
0
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
0
0
PC <-- PC + 1
35
500
21999198243
73763
5
0
0
End of Fetch Cycle
35
500
21999198243
73763
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
0
0
End of Decode Cycle
35
500
21999198243
73763
5
0
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
0
0
AC <-- AC + MBR
35
500
101
73763
5
101
0
Printing
35
500
101
73763
5
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
101
0
MAR <-- IBR[8:19]
35
35
101
73763
18
101
0
Clearing IBR
35
35
101
0
18
101
0
Printing
35
35
101
0
18
101
0
End of Partial Fetch Cycle
35
35
101
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
101
0
End of Partial Decode Cycle
35
35
101
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
101
0
18
101
0
MEM[8:19]
W
35 8695861332
End of Partial Execute Cycle
35
35
101
0
18
101
0
End of Execute Cycle
35
35
101
0
18
101
0
STAGE: FETCH
Printing Registers
35
35
101
0
18
101
0
MAR <-- PC
35
35
101
0
18
101
0
Reading from memory
R
35 8695861332
MBR <-- M[35]
35
35
8695861332
0
18
101
0
IBR <-- MBR[20:39]
35
35
8695861332
20564
18
101
0
IR <-- MBR[0:7]
35
35
8695861332
20564
2
101
0
MAR <-- MBR[8:19]
35
101
8695861332
20564
2
101
0
PC <-- PC + 1
36
101
8695861332
20564
2
101
0
End of Fetch Cycle
36
101
8695861332
20564
2
101
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
101
8695861332
20564
2
101
0
End of Decode Cycle
36
101
8695861332
20564
2
101
0
STAGE: Execute
Reading
R
101 60
Printing
36
101
60
20564
2
101
0
MBR <-- -MBR
36
101
60
20564
2
101
0
AC <-- MBR
36
101
60
20564
2
60
0
Printing
36
101
60
20564
2
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
101
60
20564
5
60
0
MAR <-- IBR[8:19]
36
84
60
20564
5
60
0
Clearing IBR
36
84
60
0
5
60
0
Printing
36
84
60
0
5
60
0
End of Partial Fetch Cycle
36
84
60
0
5
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
60
0
5
60
0
End of Partial Decode Cycle
36
84
60
0
5
60
0
STAGE: Partial Execute Cycle
Reading
R
84 55
Printing
36
84
55
0
5
60
0
AC <-- AC + MBR
36
84
55
0
5
5
0
End of Partial Execute Cycle
36
84
55
0
5
5
0
End of Execute Cycle
36
84
55
0
5
5
0
STAGE: FETCH
Printing Registers
36
84
55
0
5
5
0
MAR <-- PC
36
36
55
0
5
5
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
5
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
5
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
5
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
5
0
PC <-- PC + 1
37
42
64468553811
4179
15
5
0
End of Fetch Cycle
37
42
64468553811
4179
15
5
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
5
0
End of Decode Cycle
37
42
64468553811
4179
15
5
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
5
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
5
0
Clearing IBR
37
83
64468553811
0
1
5
0
Printing
37
83
64468553811
0
1
5
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
5
0
End of Partial Decode Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Execute Cycle
Reading
R
83 1
Printing
37
83
1
0
1
5
0
AC <-- MBR
37
83
1
0
1
1
0
End of Partial Execute Cycle
37
83
1
0
1
1
0
End of Execute Cycle
37
83
1
0
1
1
0
STAGE: FETCH
Printing Registers
37
83
1
0
1
1
0
MAR <-- PC
37
37
1
0
1
1
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
1
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
1
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
1
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
1
0
PC <-- PC + 1
38
500
21999202343
77863
5
1
0
End of Fetch Cycle
38
500
21999202343
77863
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
1
0
End of Decode Cycle
38
500
21999202343
77863
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
1
0
AC <-- AC + MBR
38
500
101
77863
5
102
0
Printing
38
500
101
77863
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
102
0
MAR <-- IBR[8:19]
38
39
101
77863
19
102
0
Clearing IBR
38
39
101
0
19
102
0
Printing
38
39
101
0
19
102
0
End of Partial Fetch Cycle
38
39
101
0
19
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
102
0
End of Partial Decode Cycle
38
39
101
0
19
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
102
0
19
102
0
MEM[28:39]
W
39 4402057318
End of Partial Execute Cycle
38
39
102
0
19
102
0
End of Execute Cycle
38
39
102
0
19
102
0
STAGE: FETCH
Printing Registers
38
39
102
0
19
102
0
MAR <-- PC
38
38
102
0
19
102
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
102
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
102
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
102
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
102
0
PC <-- PC + 1
39
503
26297311271
73767
6
102
0
End of Fetch Cycle
39
503
26297311271
73767
6
102
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
102
0
End of Decode Cycle
39
503
26297311271
73767
6
102
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
102
0
AC <-- AC - MBR
39
503
1
73767
6
101
0
Printing
39
503
1
73767
6
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
101
0
MAR <-- IBR[8:19]
39
39
1
73767
18
101
0
Clearing IBR
39
39
1
0
18
101
0
Printing
39
39
1
0
18
101
0
End of Partial Fetch Cycle
39
39
1
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
101
0
End of Partial Decode Cycle
39
39
1
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
101
0
18
101
0
MEM[8:19]
W
39 4401008742
End of Partial Execute Cycle
39
39
101
0
18
101
0
End of Execute Cycle
39
39
101
0
18
101
0
STAGE: FETCH
Printing Registers
39
39
101
0
18
101
0
MAR <-- PC
39
39
101
0
18
101
0
Reading from memory
R
39 4401008742
MBR <-- M[39]
39
39
4401008742
0
18
101
0
IBR <-- MBR[20:39]
39
39
4401008742
135270
18
101
0
IR <-- MBR[0:7]
39
39
4401008742
135270
1
101
0
MAR <-- MBR[8:19]
39
101
4401008742
135270
1
101
0
PC <-- PC + 1
40
101
4401008742
135270
1
101
0
End of Fetch Cycle
40
101
4401008742
135270
1
101
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
101
4401008742
135270
1
101
0
End of Decode Cycle
40
101
4401008742
135270
1
101
0
STAGE: Execute
Reading
R
101 60
Printing
40
101
60
135270
1
101
0
AC <-- MBR
40
101
60
135270
1
60
0
Printing
40
101
60
135270
1
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
101
60
135270
33
60
0
MAR <-- IBR[8:19]
40
102
60
135270
33
60
0
Clearing IBR
40
102
60
0
33
60
0
Printing
40
102
60
0
33
60
0
End of Partial Fetch Cycle
40
102
60
0
33
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
102
60
0
33
60
0
End of Partial Decode Cycle
40
102
60
0
33
60
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
102
60
0
33
60
0
M[102] <-- MBR
W
102 60
End of Partial Execute Cycle
40
102
60
0
33
60
0
End of Execute Cycle
40
102
60
0
33
60
0
STAGE: FETCH
Printing Registers
40
102
60
0
33
60
0
MAR <-- PC
40
40
60
0
33
60
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
60
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
60
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
60
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
60
0
PC <-- PC + 1
41
83
4382024183
25079
1
60
0
End of Fetch Cycle
41
83
4382024183
25079
1
60
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
60
0
End of Decode Cycle
41
83
4382024183
25079
1
60
0
STAGE: Execute
Reading
R
83 1
Printing
41
83
1
25079
1
60
0
AC <-- MBR
41
83
1
25079
1
1
0
Printing
41
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
1
25079
6
1
0
MAR <-- IBR[8:19]
41
503
1
25079
6
1
0
Clearing IBR
41
503
1
0
6
1
0
Printing
41
503
1
0
6
1
0
End of Partial Fetch Cycle
41
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
1
0
6
1
0
End of Partial Decode Cycle
41
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
1
0
AC <-- AC - MBR
41
503
1
0
6
0
0
End of Partial Execute Cycle
41
503
1
0
6
0
0
End of Execute Cycle
41
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
0
0
MAR <-- PC
41
41
1
0
6
0
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
0
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
0
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
0
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
0
0
PC <-- PC + 1
42
83
141821005856
53280
33
0
0
End of Fetch Cycle
42
83
141821005856
53280
33
0
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
0
0
End of Decode Cycle
42
83
141821005856
53280
33
0
0
STAGE: Execute
MBR <-- AC
42
83
0
53280
33
0
0
M[83] <-- MBR
W
83 0
Printing
42
83
0
53280
33
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
0
53280
13
0
0
MAR <-- IBR[8:19]
42
32
0
53280
13
0
0
Clearing IBR
42
32
0
0
13
0
0
Printing
42
32
0
0
13
0
0
End of Partial Fetch Cycle
42
32
0
0
13
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
0
0
13
0
0
End of Partial Decode Cycle
42
32
0
0
13
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
0
0
13
0
0
End of Partial Execute Cycle
32
32
0
0
13
0
0
End of Execute Cycle
32
32
0
0
13
0
0
STAGE: FETCH
Printing Registers
32
32
0
0
13
0
0
MAR <-- PC
32
32
0
0
13
0
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
0
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
0
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
0
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
0
0
PC <-- PC + 1
33
83
8677027882
61482
2
0
0
End of Fetch Cycle
33
83
8677027882
61482
2
0
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
0
0
End of Decode Cycle
33
83
8677027882
61482
2
0
0
STAGE: Execute
Reading
R
83 0
Printing
33
83
0
61482
2
0
0
MBR <-- -MBR
33
83
0
61482
2
0
0
AC <-- MBR
33
83
0
61482
2
0
0
Printing
33
83
0
61482
2
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
0
61482
15
0
0
MAR <-- IBR[8:19]
33
42
0
61482
15
0
0
Clearing IBR
33
42
0
0
15
0
0
Printing
33
42
0
0
15
0
0
End of Partial Fetch Cycle
33
42
0
0
15
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
0
0
15
0
0
End of Partial Decode Cycle
33
42
0
0
15
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
42
42
0
0
15
0
0
End of Partial Execute Cycle
42
42
0
0
15
0
0
End of Execute Cycle
42
42
0
0
15
0
0
STAGE: FETCH
Printing Registers
42
42
0
0
15
0
0
MAR <-- PC
42
42
0
0
15
0
0
Reading from memory
R
42 4382020084
MBR <-- M[42]
42
42
4382020084
0
15
0
0
IBR <-- MBR[20:39]
42
42
4382020084
20980
15
0
0
IR <-- MBR[0:7]
42
42
4382020084
20980
1
0
0
MAR <-- MBR[8:19]
42
83
4382020084
20980
1
0
0
PC <-- PC + 1
43
83
4382020084
20980
1
0
0
End of Fetch Cycle
43
83
4382020084
20980
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
43
83
4382020084
20980
1
0
0
End of Decode Cycle
43
83
4382020084
20980
1
0
0
STAGE: Execute
Reading
R
83 0
Printing
43
83
0
20980
1
0
0
AC <-- MBR
43
83
0
20980
1
0
0
Printing
43
83
0
20980
1
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
43
83
0
20980
5
0
0
MAR <-- IBR[8:19]
43
500
0
20980
5
0
0
Clearing IBR
43
500
0
0
5
0
0
Printing
43
500
0
0
5
0
0
End of Partial Fetch Cycle
43
500
0
0
5
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
43
500
0
0
5
0
0
End of Partial Decode Cycle
43
500
0
0
5
0
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
43
500
101
0
5
0
0
AC <-- AC + MBR
43
500
101
0
5
101
0
End of Partial Execute Cycle
43
500
101
0
5
101
0
End of Execute Cycle
43
500
101
0
5
101
0
STAGE: FETCH
Printing Registers
43
500
101
0
5
101
0
MAR <-- PC
43
43
101
0
5
101
0
Reading from memory
R
43 77355552852
MBR <-- M[43]
43
43
77355552852
0
5
101
0
IBR <-- MBR[20:39]
43
43
77355552852
4180
5
101
0
IR <-- MBR[0:7]
43
43
77355552852
4180
18
101
0
MAR <-- MBR[8:19]
43
44
77355552852
4180
18
101
0
PC <-- PC + 1
44
44
77355552852
4180
18
101
0
End of Fetch Cycle
44
44
77355552852
4180
18
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
44
44
77355552852
4180
18
101
0
End of Decode Cycle
44
44
77355552852
4180
18
101
0
STAGE: Execute
MBR <-- AC[28:39]
44
44
101
4180
18
101
0
MEM[8:19]
W
44 141839831122
Printing
44
44
101
4180
18
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
44
44
101
4180
1
101
0
MAR <-- IBR[8:19]
44
84
101
4180
1
101
0
Clearing IBR
44
84
101
0
1
101
0
Printing
44
84
101
0
1
101
0
End of Partial Fetch Cycle
44
84
101
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
44
84
101
0
1
101
0
End of Partial Decode Cycle
44
84
101
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
84 55
Printing
44
84
55
0
1
101
0
AC <-- MBR
44
84
55
0
1
55
0
End of Partial Execute Cycle
44
84
55
0
1
55
0
End of Execute Cycle
44
84
55
0
1
55
0
STAGE: FETCH
Printing Registers
44
84
55
0
1
55
0
MAR <-- PC
44
44
55
0
1
55
0
Reading from memory
R
44 141839831122
MBR <-- M[44]
44
44
141839831122
0
1
55
0
IBR <-- MBR[20:39]
44
44
141839831122
4178
1
55
0
IR <-- MBR[0:7]
44
44
141839831122
4178
33
55
0
MAR <-- MBR[8:19]
44
101
141839831122
4178
33
55
0
PC <-- PC + 1
45
101
141839831122
4178
33
55
0
End of Fetch Cycle
45
101
141839831122
4178
33
55
0
STAGE: DECODE
Decoded Opcode : STOR_MX
45
101
141839831122
4178
33
55
0
End of Decode Cycle
45
101
141839831122
4178
33
55
0
STAGE: Execute
MBR <-- AC
45
101
55
4178
33
55
0
M[101] <-- MBR
W
101 55
Printing
45
101
55
4178
33
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
45
101
55
4178
1
55
0
MAR <-- IBR[8:19]
45
82
55
4178
1
55
0
Clearing IBR
45
82
55
0
1
55
0
Printing
45
82
55
0
1
55
0
End of Partial Fetch Cycle
45
82
55
0
1
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
45
82
55
0
1
55
0
End of Partial Decode Cycle
45
82
55
0
1
55
0
STAGE: Partial Execute Cycle
Reading
R
82 2
Printing
45
82
2
0
1
55
0
AC <-- MBR
45
82
2
0
1
2
0
End of Partial Execute Cycle
45
82
2
0
1
2
0
End of Execute Cycle
45
82
2
0
1
2
0
STAGE: FETCH
Printing Registers
45
82
2
0
1
2
0
MAR <-- PC
45
45
2
0
1
2
0
Reading from memory
R
45 22002405458
MBR <-- M[45]
45
45
22002405458
0
1
2
0
IBR <-- MBR[20:39]
45
45
22002405458
135250
1
2
0
IR <-- MBR[0:7]
45
45
22002405458
135250
5
2
0
MAR <-- MBR[8:19]
45
503
22002405458
135250
5
2
0
PC <-- PC + 1
46
503
22002405458
135250
5
2
0
End of Fetch Cycle
46
503
22002405458
135250
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
46
503
22002405458
135250
5
2
0
End of Decode Cycle
46
503
22002405458
135250
5
2
0
STAGE: Execute
Reading
R
503 1
Printing
46
503
1
135250
5
2
0
AC <-- AC + MBR
46
503
1
135250
5
3
0
Printing
46
503
1
135250
5
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
46
503
1
135250
33
3
0
MAR <-- IBR[8:19]
46
82
1
135250
33
3
0
Clearing IBR
46
82
1
0
33
3
0
Printing
46
82
1
0
33
3
0
End of Partial Fetch Cycle
46
82
1
0
33
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
46
82
1
0
33
3
0
End of Partial Decode Cycle
46
82
1
0
33
3
0
STAGE: Partial Execute Cycle
MBR <-- AC
46
82
3
0
33
3
0
M[82] <-- MBR
W
82 3
End of Partial Execute Cycle
46
82
3
0
33
3
0
End of Execute Cycle
46
82
3
0
33
3
0
STAGE: FETCH
Printing Registers
46
82
3
0
33
3
0
MAR <-- PC
46
46
3
0
33
3
0
Reading from memory
R
46 55862886400
MBR <-- M[46]
46
46
55862886400
0
33
3
0
IBR <-- MBR[20:39]
46
46
55862886400
0
33
3
0
IR <-- MBR[0:7]
46
46
55862886400
0
13
3
0
MAR <-- MBR[8:19]
46
27
55862886400
0
13
3
0
PC <-- PC + 1
47
27
55862886400
0
13
3
0
End of Fetch Cycle
47
27
55862886400
0
13
3
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_0_19
47
27
55862886400
0
13
3
0
End of Decode Cycle
47
27
55862886400
0
13
3
0
STAGE: Execute
PC <-- MAR
27
27
55862886400
0
13
3
0
Printing
27
27
55862886400
0
13
3
0
Clearing IBR
27
27
55862886400
0
13
3
0
End of Execute Cycle
27
27
55862886400
0
13
3
0
STAGE: FETCH
Printing Registers
27
27
55862886400
0
13
3
0
MAR <-- PC
27
27
55862886400
0
13
3
0
Reading from memory
R
27 4380975184
MBR <-- M[27]
27
27
4380975184
0
13
3
0
IBR <-- MBR[20:39]
27
27
4380975184
24656
13
3
0
IR <-- MBR[0:7]
27
27
4380975184
24656
1
3
0
MAR <-- MBR[8:19]
27
82
4380975184
24656
1
3
0
PC <-- PC + 1
28
82
4380975184
24656
1
3
0
End of Fetch Cycle
28
82
4380975184
24656
1
3
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
28
82
4380975184
24656
1
3
0
End of Decode Cycle
28
82
4380975184
24656
1
3
0
STAGE: Execute
Reading
R
82 3
Printing
28
82
3
24656
1
3
0
AC <-- MBR
28
82
3
24656
1
3
0
Printing
28
82
3
24656
1
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
28
82
3
24656
6
3
0
MAR <-- IBR[8:19]
28
80
3
24656
6
3
0
Clearing IBR
28
80
3
0
6
3
0
Printing
28
80
3
0
6
3
0
End of Partial Fetch Cycle
28
80
3
0
6
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
28
80
3
0
6
3
0
End of Partial Decode Cycle
28
80
3
0
6
3
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
28
80
5
0
6
3
0
AC <-- AC - MBR
28
80
5
0
6
2
0
End of Partial Execute Cycle
28
80
5
0
6
2
0
End of Execute Cycle
28
80
5
0
6
2
0
STAGE: FETCH
Printing Registers
28
80
5
0
6
2
0
MAR <-- PC
28
28
5
0
6
2
0
Reading from memory
R
28 64473796690
MBR <-- M[28]
28
28
64473796690
0
6
2
0
IBR <-- MBR[20:39]
28
28
64473796690
4178
6
2
0
IR <-- MBR[0:7]
28
28
64473796690
4178
15
2
0
MAR <-- MBR[8:19]
28
47
64473796690
4178
15
2
0
PC <-- PC + 1
29
47
64473796690
4178
15
2
0
End of Fetch Cycle
29
47
64473796690
4178
15
2
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
29
47
64473796690
4178
15
2
0
End of Decode Cycle
29
47
64473796690
4178
15
2
0
STAGE: Execute
Printing
29
47
64473796690
4178
15
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
29
47
64473796690
4178
1
2
0
MAR <-- IBR[8:19]
29
82
64473796690
4178
1
2
0
Clearing IBR
29
82
64473796690
0
1
2
0
Printing
29
82
64473796690
0
1
2
0
End of Partial Fetch Cycle
29
82
64473796690
0
1
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
29
82
64473796690
0
1
2
0
End of Partial Decode Cycle
29
82
64473796690
0
1
2
0
STAGE: Partial Execute Cycle
Reading
R
82 3
Printing
29
82
3
0
1
2
0
AC <-- MBR
29
82
3
0
1
3
0
End of Partial Execute Cycle
29
82
3
0
1
3
0
End of Execute Cycle
29
82
3
0
1
3
0
STAGE: FETCH
Printing Registers
29
82
3
0
1
3
0
MAR <-- PC
29
29
3
0
1
3
0
Reading from memory
R
29 141820973556
MBR <-- M[29]
29
29
141820973556
0
1
3
0
IBR <-- MBR[20:39]
29
29
141820973556
20980
1
3
0
IR <-- MBR[0:7]
29
29
141820973556
20980
33
3
0
MAR <-- MBR[8:19]
29
83
141820973556
20980
33
3
0
PC <-- PC + 1
30
83
141820973556
20980
33
3
0
End of Fetch Cycle
30
83
141820973556
20980
33
3
0
STAGE: DECODE
Decoded Opcode : STOR_MX
30
83
141820973556
20980
33
3
0
End of Decode Cycle
30
83
141820973556
20980
33
3
0
STAGE: Execute
MBR <-- AC
30
83
3
20980
33
3
0
M[83] <-- MBR
W
83 3
Printing
30
83
3
20980
33
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
30
83
3
20980
5
3
0
MAR <-- IBR[8:19]
30
500
3
20980
5
3
0
Clearing IBR
30
500
3
0
5
3
0
Printing
30
500
3
0
5
3
0
End of Partial Fetch Cycle
30
500
3
0
5
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
30
500
3
0
5
3
0
End of Partial Decode Cycle
30
500
3
0
5
3
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
30
500
101
0
5
3
0
AC <-- AC + MBR
30
500
101
0
5
104
0
End of Partial Execute Cycle
30
500
101
0
5
104
0
End of Execute Cycle
30
500
101
0
5
104
0
STAGE: FETCH
Printing Registers
30
500
101
0
5
104
0
MAR <-- PC
30
30
101
0
5
104
0
Reading from memory
R
30 77341917184
MBR <-- M[30]
30
30
77341917184
0
5
104
0
IBR <-- MBR[20:39]
30
30
77341917184
0
5
104
0
IR <-- MBR[0:7]
30
30
77341917184
0
18
104
0
MAR <-- MBR[8:19]
30
31
77341917184
0
18
104
0
PC <-- PC + 1
31
31
77341917184
0
18
104
0
End of Fetch Cycle
31
31
77341917184
0
18
104
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
31
31
77341917184
0
18
104
0
End of Decode Cycle
31
31
77341917184
0
18
104
0
STAGE: Execute
MBR <-- AC[28:39]
31
31
104
0
18
104
0
MEM[8:19]
W
31 4404154452
Printing
31
31
104
0
18
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
31
31
104
0
0
104
0
MAR <-- IBR[8:19]
31
0
104
0
0
104
0
Clearing IBR
31
0
104
0
0
104
0
Printing
31
0
104
0
0
104
0
End of Partial Fetch Cycle
31
0
104
0
0
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
31
0
104
0
0
104
0
End of Partial Decode Cycle
31
0
104
0
0
104
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
31
0
104
0
0
104
0
End of Execute Cycle
31
0
104
0
0
104
0
STAGE: FETCH
Printing Registers
31
0
104
0
0
104
0
MAR <-- PC
31
31
104
0
0
104
0
Reading from memory
R
31 4404154452
MBR <-- M[31]
31
31
4404154452
0
0
104
0
IBR <-- MBR[20:39]
31
31
4404154452
135252
0
104
0
IR <-- MBR[0:7]
31
31
4404154452
135252
1
104
0
MAR <-- MBR[8:19]
31
104
4404154452
135252
1
104
0
PC <-- PC + 1
32
104
4404154452
135252
1
104
0
End of Fetch Cycle
32
104
4404154452
135252
1
104
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
32
104
4404154452
135252
1
104
0
End of Decode Cycle
32
104
4404154452
135252
1
104
0
STAGE: Execute
Reading
R
104 50
Printing
32
104
50
135252
1
104
0
AC <-- MBR
32
104
50
135252
1
50
0
Printing
32
104
50
135252
1
50
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
32
104
50
135252
33
50
0
MAR <-- IBR[8:19]
32
84
50
135252
33
50
0
Clearing IBR
32
84
50
0
33
50
0
Printing
32
84
50
0
33
50
0
End of Partial Fetch Cycle
32
84
50
0
33
50
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
32
84
50
0
33
50
0
End of Partial Decode Cycle
32
84
50
0
33
50
0
STAGE: Partial Execute Cycle
MBR <-- AC
32
84
50
0
33
50
0
M[84] <-- MBR
W
84 50
End of Partial Execute Cycle
32
84
50
0
33
50
0
End of Execute Cycle
32
84
50
0
33
50
0
STAGE: FETCH
Printing Registers
32
84
50
0
33
50
0
MAR <-- PC
32
32
50
0
33
50
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
33
50
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
33
50
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
50
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
50
0
PC <-- PC + 1
33
83
8677027882
61482
2
50
0
End of Fetch Cycle
33
83
8677027882
61482
2
50
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
50
0
End of Decode Cycle
33
83
8677027882
61482
2
50
0
STAGE: Execute
Reading
R
83 3
Printing
33
83
3
61482
2
50
0
MBR <-- -MBR
33
83
3
61482
2
50
0
AC <-- MBR
33
83
3
61482
2
3
0
Printing
33
83
3
61482
2
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
3
61482
15
3
0
MAR <-- IBR[8:19]
33
42
3
61482
15
3
0
Clearing IBR
33
42
3
0
15
3
0
Printing
33
42
3
0
15
3
0
End of Partial Fetch Cycle
33
42
3
0
15
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
3
0
15
3
0
End of Partial Decode Cycle
33
42
3
0
15
3
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
3
0
15
3
0
End of Execute Cycle
33
42
3
0
15
3
0
STAGE: FETCH
Printing Registers
33
42
3
0
15
3
0
MAR <-- PC
33
33
3
0
15
3
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
3
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
3
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
3
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
3
0
PC <-- PC + 1
34
83
4382024183
25079
1
3
0
End of Fetch Cycle
34
83
4382024183
25079
1
3
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
3
0
End of Decode Cycle
34
83
4382024183
25079
1
3
0
STAGE: Execute
Reading
R
83 3
Printing
34
83
3
25079
1
3
0
AC <-- MBR
34
83
3
25079
1
3
0
Printing
34
83
3
25079
1
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
3
25079
6
3
0
MAR <-- IBR[8:19]
34
503
3
25079
6
3
0
Clearing IBR
34
503
3
0
6
3
0
Printing
34
503
3
0
6
3
0
End of Partial Fetch Cycle
34
503
3
0
6
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
3
0
6
3
0
End of Partial Decode Cycle
34
503
3
0
6
3
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
3
0
AC <-- AC - MBR
34
503
1
0
6
2
0
End of Partial Execute Cycle
34
503
1
0
6
2
0
End of Execute Cycle
34
503
1
0
6
2
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
2
0
MAR <-- PC
34
34
1
0
6
2
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
2
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
2
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
2
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
2
0
PC <-- PC + 1
35
500
21999198243
73763
5
2
0
End of Fetch Cycle
35
500
21999198243
73763
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
2
0
End of Decode Cycle
35
500
21999198243
73763
5
2
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
2
0
AC <-- AC + MBR
35
500
101
73763
5
103
0
Printing
35
500
101
73763
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
103
0
MAR <-- IBR[8:19]
35
35
101
73763
18
103
0
Clearing IBR
35
35
101
0
18
103
0
Printing
35
35
101
0
18
103
0
End of Partial Fetch Cycle
35
35
101
0
18
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
103
0
End of Partial Decode Cycle
35
35
101
0
18
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
103
0
18
103
0
MEM[8:19]
W
35 8697958484
End of Partial Execute Cycle
35
35
103
0
18
103
0
End of Execute Cycle
35
35
103
0
18
103
0
STAGE: FETCH
Printing Registers
35
35
103
0
18
103
0
MAR <-- PC
35
35
103
0
18
103
0
Reading from memory
R
35 8697958484
MBR <-- M[35]
35
35
8697958484
0
18
103
0
IBR <-- MBR[20:39]
35
35
8697958484
20564
18
103
0
IR <-- MBR[0:7]
35
35
8697958484
20564
2
103
0
MAR <-- MBR[8:19]
35
103
8697958484
20564
2
103
0
PC <-- PC + 1
36
103
8697958484
20564
2
103
0
End of Fetch Cycle
36
103
8697958484
20564
2
103
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
103
8697958484
20564
2
103
0
End of Decode Cycle
36
103
8697958484
20564
2
103
0
STAGE: Execute
Reading
R
103 65
Printing
36
103
65
20564
2
103
0
MBR <-- -MBR
36
103
65
20564
2
103
0
AC <-- MBR
36
103
65
20564
2
65
0
Printing
36
103
65
20564
2
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
103
65
20564
5
65
0
MAR <-- IBR[8:19]
36
84
65
20564
5
65
0
Clearing IBR
36
84
65
0
5
65
0
Printing
36
84
65
0
5
65
0
End of Partial Fetch Cycle
36
84
65
0
5
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
65
0
5
65
0
End of Partial Decode Cycle
36
84
65
0
5
65
0
STAGE: Partial Execute Cycle
Reading
R
84 50
Printing
36
84
50
0
5
65
0
AC <-- AC + MBR
36
84
50
0
5
15
0
End of Partial Execute Cycle
36
84
50
0
5
15
0
End of Execute Cycle
36
84
50
0
5
15
0
STAGE: FETCH
Printing Registers
36
84
50
0
5
15
0
MAR <-- PC
36
36
50
0
5
15
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
15
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
15
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
15
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
15
0
PC <-- PC + 1
37
42
64468553811
4179
15
15
0
End of Fetch Cycle
37
42
64468553811
4179
15
15
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
15
0
End of Decode Cycle
37
42
64468553811
4179
15
15
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
15
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
15
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
15
0
Clearing IBR
37
83
64468553811
0
1
15
0
Printing
37
83
64468553811
0
1
15
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
15
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
15
0
End of Partial Decode Cycle
37
83
64468553811
0
1
15
0
STAGE: Partial Execute Cycle
Reading
R
83 3
Printing
37
83
3
0
1
15
0
AC <-- MBR
37
83
3
0
1
3
0
End of Partial Execute Cycle
37
83
3
0
1
3
0
End of Execute Cycle
37
83
3
0
1
3
0
STAGE: FETCH
Printing Registers
37
83
3
0
1
3
0
MAR <-- PC
37
37
3
0
1
3
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
3
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
3
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
3
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
3
0
PC <-- PC + 1
38
500
21999202343
77863
5
3
0
End of Fetch Cycle
38
500
21999202343
77863
5
3
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
3
0
End of Decode Cycle
38
500
21999202343
77863
5
3
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
3
0
AC <-- AC + MBR
38
500
101
77863
5
104
0
Printing
38
500
101
77863
5
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
104
0
MAR <-- IBR[8:19]
38
39
101
77863
19
104
0
Clearing IBR
38
39
101
0
19
104
0
Printing
38
39
101
0
19
104
0
End of Partial Fetch Cycle
38
39
101
0
19
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
104
0
End of Partial Decode Cycle
38
39
101
0
19
104
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
104
0
19
104
0
MEM[28:39]
W
39 4401008744
End of Partial Execute Cycle
38
39
104
0
19
104
0
End of Execute Cycle
38
39
104
0
19
104
0
STAGE: FETCH
Printing Registers
38
39
104
0
19
104
0
MAR <-- PC
38
38
104
0
19
104
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
104
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
104
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
104
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
104
0
PC <-- PC + 1
39
503
26297311271
73767
6
104
0
End of Fetch Cycle
39
503
26297311271
73767
6
104
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
104
0
End of Decode Cycle
39
503
26297311271
73767
6
104
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
104
0
AC <-- AC - MBR
39
503
1
73767
6
103
0
Printing
39
503
1
73767
6
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
103
0
MAR <-- IBR[8:19]
39
39
1
73767
18
103
0
Clearing IBR
39
39
1
0
18
103
0
Printing
39
39
1
0
18
103
0
End of Partial Fetch Cycle
39
39
1
0
18
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
103
0
End of Partial Decode Cycle
39
39
1
0
18
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
103
0
18
103
0
MEM[8:19]
W
39 4403105896
End of Partial Execute Cycle
39
39
103
0
18
103
0
End of Execute Cycle
39
39
103
0
18
103
0
STAGE: FETCH
Printing Registers
39
39
103
0
18
103
0
MAR <-- PC
39
39
103
0
18
103
0
Reading from memory
R
39 4403105896
MBR <-- M[39]
39
39
4403105896
0
18
103
0
IBR <-- MBR[20:39]
39
39
4403105896
135272
18
103
0
IR <-- MBR[0:7]
39
39
4403105896
135272
1
103
0
MAR <-- MBR[8:19]
39
103
4403105896
135272
1
103
0
PC <-- PC + 1
40
103
4403105896
135272
1
103
0
End of Fetch Cycle
40
103
4403105896
135272
1
103
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
103
4403105896
135272
1
103
0
End of Decode Cycle
40
103
4403105896
135272
1
103
0
STAGE: Execute
Reading
R
103 65
Printing
40
103
65
135272
1
103
0
AC <-- MBR
40
103
65
135272
1
65
0
Printing
40
103
65
135272
1
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
103
65
135272
33
65
0
MAR <-- IBR[8:19]
40
104
65
135272
33
65
0
Clearing IBR
40
104
65
0
33
65
0
Printing
40
104
65
0
33
65
0
End of Partial Fetch Cycle
40
104
65
0
33
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
104
65
0
33
65
0
End of Partial Decode Cycle
40
104
65
0
33
65
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
104
65
0
33
65
0
M[104] <-- MBR
W
104 65
End of Partial Execute Cycle
40
104
65
0
33
65
0
End of Execute Cycle
40
104
65
0
33
65
0
STAGE: FETCH
Printing Registers
40
104
65
0
33
65
0
MAR <-- PC
40
40
65
0
33
65
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
65
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
65
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
65
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
65
0
PC <-- PC + 1
41
83
4382024183
25079
1
65
0
End of Fetch Cycle
41
83
4382024183
25079
1
65
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
65
0
End of Decode Cycle
41
83
4382024183
25079
1
65
0
STAGE: Execute
Reading
R
83 3
Printing
41
83
3
25079
1
65
0
AC <-- MBR
41
83
3
25079
1
3
0
Printing
41
83
3
25079
1
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
3
25079
6
3
0
MAR <-- IBR[8:19]
41
503
3
25079
6
3
0
Clearing IBR
41
503
3
0
6
3
0
Printing
41
503
3
0
6
3
0
End of Partial Fetch Cycle
41
503
3
0
6
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
3
0
6
3
0
End of Partial Decode Cycle
41
503
3
0
6
3
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
3
0
AC <-- AC - MBR
41
503
1
0
6
2
0
End of Partial Execute Cycle
41
503
1
0
6
2
0
End of Execute Cycle
41
503
1
0
6
2
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
2
0
MAR <-- PC
41
41
1
0
6
2
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
2
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
2
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
2
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
2
0
PC <-- PC + 1
42
83
141821005856
53280
33
2
0
End of Fetch Cycle
42
83
141821005856
53280
33
2
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
2
0
End of Decode Cycle
42
83
141821005856
53280
33
2
0
STAGE: Execute
MBR <-- AC
42
83
2
53280
33
2
0
M[83] <-- MBR
W
83 2
Printing
42
83
2
53280
33
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
2
53280
13
2
0
MAR <-- IBR[8:19]
42
32
2
53280
13
2
0
Clearing IBR
42
32
2
0
13
2
0
Printing
42
32
2
0
13
2
0
End of Partial Fetch Cycle
42
32
2
0
13
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
2
0
13
2
0
End of Partial Decode Cycle
42
32
2
0
13
2
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
2
0
13
2
0
End of Partial Execute Cycle
32
32
2
0
13
2
0
End of Execute Cycle
32
32
2
0
13
2
0
STAGE: FETCH
Printing Registers
32
32
2
0
13
2
0
MAR <-- PC
32
32
2
0
13
2
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
2
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
2
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
2
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
2
0
PC <-- PC + 1
33
83
8677027882
61482
2
2
0
End of Fetch Cycle
33
83
8677027882
61482
2
2
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
2
0
End of Decode Cycle
33
83
8677027882
61482
2
2
0
STAGE: Execute
Reading
R
83 2
Printing
33
83
2
61482
2
2
0
MBR <-- -MBR
33
83
2
61482
2
2
0
AC <-- MBR
33
83
2
61482
2
2
0
Printing
33
83
2
61482
2
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
2
61482
15
2
0
MAR <-- IBR[8:19]
33
42
2
61482
15
2
0
Clearing IBR
33
42
2
0
15
2
0
Printing
33
42
2
0
15
2
0
End of Partial Fetch Cycle
33
42
2
0
15
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
2
0
15
2
0
End of Partial Decode Cycle
33
42
2
0
15
2
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
2
0
15
2
0
End of Execute Cycle
33
42
2
0
15
2
0
STAGE: FETCH
Printing Registers
33
42
2
0
15
2
0
MAR <-- PC
33
33
2
0
15
2
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
2
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
2
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
2
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
2
0
PC <-- PC + 1
34
83
4382024183
25079
1
2
0
End of Fetch Cycle
34
83
4382024183
25079
1
2
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
2
0
End of Decode Cycle
34
83
4382024183
25079
1
2
0
STAGE: Execute
Reading
R
83 2
Printing
34
83
2
25079
1
2
0
AC <-- MBR
34
83
2
25079
1
2
0
Printing
34
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
2
25079
6
2
0
MAR <-- IBR[8:19]
34
503
2
25079
6
2
0
Clearing IBR
34
503
2
0
6
2
0
Printing
34
503
2
0
6
2
0
End of Partial Fetch Cycle
34
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
2
0
6
2
0
End of Partial Decode Cycle
34
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
2
0
AC <-- AC - MBR
34
503
1
0
6
1
0
End of Partial Execute Cycle
34
503
1
0
6
1
0
End of Execute Cycle
34
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
1
0
MAR <-- PC
34
34
1
0
6
1
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
1
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
1
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
1
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
1
0
PC <-- PC + 1
35
500
21999198243
73763
5
1
0
End of Fetch Cycle
35
500
21999198243
73763
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
1
0
End of Decode Cycle
35
500
21999198243
73763
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
1
0
AC <-- AC + MBR
35
500
101
73763
5
102
0
Printing
35
500
101
73763
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
102
0
MAR <-- IBR[8:19]
35
35
101
73763
18
102
0
Clearing IBR
35
35
101
0
18
102
0
Printing
35
35
101
0
18
102
0
End of Partial Fetch Cycle
35
35
101
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
102
0
End of Partial Decode Cycle
35
35
101
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
102
0
18
102
0
MEM[8:19]
W
35 8696909908
End of Partial Execute Cycle
35
35
102
0
18
102
0
End of Execute Cycle
35
35
102
0
18
102
0
STAGE: FETCH
Printing Registers
35
35
102
0
18
102
0
MAR <-- PC
35
35
102
0
18
102
0
Reading from memory
R
35 8696909908
MBR <-- M[35]
35
35
8696909908
0
18
102
0
IBR <-- MBR[20:39]
35
35
8696909908
20564
18
102
0
IR <-- MBR[0:7]
35
35
8696909908
20564
2
102
0
MAR <-- MBR[8:19]
35
102
8696909908
20564
2
102
0
PC <-- PC + 1
36
102
8696909908
20564
2
102
0
End of Fetch Cycle
36
102
8696909908
20564
2
102
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
102
8696909908
20564
2
102
0
End of Decode Cycle
36
102
8696909908
20564
2
102
0
STAGE: Execute
Reading
R
102 60
Printing
36
102
60
20564
2
102
0
MBR <-- -MBR
36
102
60
20564
2
102
0
AC <-- MBR
36
102
60
20564
2
60
0
Printing
36
102
60
20564
2
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
102
60
20564
5
60
0
MAR <-- IBR[8:19]
36
84
60
20564
5
60
0
Clearing IBR
36
84
60
0
5
60
0
Printing
36
84
60
0
5
60
0
End of Partial Fetch Cycle
36
84
60
0
5
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
60
0
5
60
0
End of Partial Decode Cycle
36
84
60
0
5
60
0
STAGE: Partial Execute Cycle
Reading
R
84 50
Printing
36
84
50
0
5
60
0
AC <-- AC + MBR
36
84
50
0
5
10
0
End of Partial Execute Cycle
36
84
50
0
5
10
0
End of Execute Cycle
36
84
50
0
5
10
0
STAGE: FETCH
Printing Registers
36
84
50
0
5
10
0
MAR <-- PC
36
36
50
0
5
10
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
10
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
10
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
10
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
10
0
PC <-- PC + 1
37
42
64468553811
4179
15
10
0
End of Fetch Cycle
37
42
64468553811
4179
15
10
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
10
0
End of Decode Cycle
37
42
64468553811
4179
15
10
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
10
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
10
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
10
0
Clearing IBR
37
83
64468553811
0
1
10
0
Printing
37
83
64468553811
0
1
10
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
10
0
End of Partial Decode Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Execute Cycle
Reading
R
83 2
Printing
37
83
2
0
1
10
0
AC <-- MBR
37
83
2
0
1
2
0
End of Partial Execute Cycle
37
83
2
0
1
2
0
End of Execute Cycle
37
83
2
0
1
2
0
STAGE: FETCH
Printing Registers
37
83
2
0
1
2
0
MAR <-- PC
37
37
2
0
1
2
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
2
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
2
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
2
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
2
0
PC <-- PC + 1
38
500
21999202343
77863
5
2
0
End of Fetch Cycle
38
500
21999202343
77863
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
2
0
End of Decode Cycle
38
500
21999202343
77863
5
2
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
2
0
AC <-- AC + MBR
38
500
101
77863
5
103
0
Printing
38
500
101
77863
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
103
0
MAR <-- IBR[8:19]
38
39
101
77863
19
103
0
Clearing IBR
38
39
101
0
19
103
0
Printing
38
39
101
0
19
103
0
End of Partial Fetch Cycle
38
39
101
0
19
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
103
0
End of Partial Decode Cycle
38
39
101
0
19
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
103
0
19
103
0
MEM[28:39]
W
39 4403105895
End of Partial Execute Cycle
38
39
103
0
19
103
0
End of Execute Cycle
38
39
103
0
19
103
0
STAGE: FETCH
Printing Registers
38
39
103
0
19
103
0
MAR <-- PC
38
38
103
0
19
103
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
103
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
103
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
103
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
103
0
PC <-- PC + 1
39
503
26297311271
73767
6
103
0
End of Fetch Cycle
39
503
26297311271
73767
6
103
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
103
0
End of Decode Cycle
39
503
26297311271
73767
6
103
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
103
0
AC <-- AC - MBR
39
503
1
73767
6
102
0
Printing
39
503
1
73767
6
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
102
0
MAR <-- IBR[8:19]
39
39
1
73767
18
102
0
Clearing IBR
39
39
1
0
18
102
0
Printing
39
39
1
0
18
102
0
End of Partial Fetch Cycle
39
39
1
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
102
0
End of Partial Decode Cycle
39
39
1
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
102
0
18
102
0
MEM[8:19]
W
39 4402057319
End of Partial Execute Cycle
39
39
102
0
18
102
0
End of Execute Cycle
39
39
102
0
18
102
0
STAGE: FETCH
Printing Registers
39
39
102
0
18
102
0
MAR <-- PC
39
39
102
0
18
102
0
Reading from memory
R
39 4402057319
MBR <-- M[39]
39
39
4402057319
0
18
102
0
IBR <-- MBR[20:39]
39
39
4402057319
135271
18
102
0
IR <-- MBR[0:7]
39
39
4402057319
135271
1
102
0
MAR <-- MBR[8:19]
39
102
4402057319
135271
1
102
0
PC <-- PC + 1
40
102
4402057319
135271
1
102
0
End of Fetch Cycle
40
102
4402057319
135271
1
102
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
102
4402057319
135271
1
102
0
End of Decode Cycle
40
102
4402057319
135271
1
102
0
STAGE: Execute
Reading
R
102 60
Printing
40
102
60
135271
1
102
0
AC <-- MBR
40
102
60
135271
1
60
0
Printing
40
102
60
135271
1
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
102
60
135271
33
60
0
MAR <-- IBR[8:19]
40
103
60
135271
33
60
0
Clearing IBR
40
103
60
0
33
60
0
Printing
40
103
60
0
33
60
0
End of Partial Fetch Cycle
40
103
60
0
33
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
103
60
0
33
60
0
End of Partial Decode Cycle
40
103
60
0
33
60
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
103
60
0
33
60
0
M[103] <-- MBR
W
103 60
End of Partial Execute Cycle
40
103
60
0
33
60
0
End of Execute Cycle
40
103
60
0
33
60
0
STAGE: FETCH
Printing Registers
40
103
60
0
33
60
0
MAR <-- PC
40
40
60
0
33
60
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
60
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
60
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
60
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
60
0
PC <-- PC + 1
41
83
4382024183
25079
1
60
0
End of Fetch Cycle
41
83
4382024183
25079
1
60
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
60
0
End of Decode Cycle
41
83
4382024183
25079
1
60
0
STAGE: Execute
Reading
R
83 2
Printing
41
83
2
25079
1
60
0
AC <-- MBR
41
83
2
25079
1
2
0
Printing
41
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
2
25079
6
2
0
MAR <-- IBR[8:19]
41
503
2
25079
6
2
0
Clearing IBR
41
503
2
0
6
2
0
Printing
41
503
2
0
6
2
0
End of Partial Fetch Cycle
41
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
2
0
6
2
0
End of Partial Decode Cycle
41
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
2
0
AC <-- AC - MBR
41
503
1
0
6
1
0
End of Partial Execute Cycle
41
503
1
0
6
1
0
End of Execute Cycle
41
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
1
0
MAR <-- PC
41
41
1
0
6
1
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
1
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
1
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
1
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
1
0
PC <-- PC + 1
42
83
141821005856
53280
33
1
0
End of Fetch Cycle
42
83
141821005856
53280
33
1
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
1
0
End of Decode Cycle
42
83
141821005856
53280
33
1
0
STAGE: Execute
MBR <-- AC
42
83
1
53280
33
1
0
M[83] <-- MBR
W
83 1
Printing
42
83
1
53280
33
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
1
53280
13
1
0
MAR <-- IBR[8:19]
42
32
1
53280
13
1
0
Clearing IBR
42
32
1
0
13
1
0
Printing
42
32
1
0
13
1
0
End of Partial Fetch Cycle
42
32
1
0
13
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
1
0
13
1
0
End of Partial Decode Cycle
42
32
1
0
13
1
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
1
0
13
1
0
End of Partial Execute Cycle
32
32
1
0
13
1
0
End of Execute Cycle
32
32
1
0
13
1
0
STAGE: FETCH
Printing Registers
32
32
1
0
13
1
0
MAR <-- PC
32
32
1
0
13
1
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
1
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
1
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
1
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
1
0
PC <-- PC + 1
33
83
8677027882
61482
2
1
0
End of Fetch Cycle
33
83
8677027882
61482
2
1
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
1
0
End of Decode Cycle
33
83
8677027882
61482
2
1
0
STAGE: Execute
Reading
R
83 1
Printing
33
83
1
61482
2
1
0
MBR <-- -MBR
33
83
1
61482
2
1
0
AC <-- MBR
33
83
1
61482
2
1
0
Printing
33
83
1
61482
2
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
1
61482
15
1
0
MAR <-- IBR[8:19]
33
42
1
61482
15
1
0
Clearing IBR
33
42
1
0
15
1
0
Printing
33
42
1
0
15
1
0
End of Partial Fetch Cycle
33
42
1
0
15
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
1
0
15
1
0
End of Partial Decode Cycle
33
42
1
0
15
1
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
1
0
15
1
0
End of Execute Cycle
33
42
1
0
15
1
0
STAGE: FETCH
Printing Registers
33
42
1
0
15
1
0
MAR <-- PC
33
33
1
0
15
1
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
1
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
1
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
1
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
1
0
PC <-- PC + 1
34
83
4382024183
25079
1
1
0
End of Fetch Cycle
34
83
4382024183
25079
1
1
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
1
0
End of Decode Cycle
34
83
4382024183
25079
1
1
0
STAGE: Execute
Reading
R
83 1
Printing
34
83
1
25079
1
1
0
AC <-- MBR
34
83
1
25079
1
1
0
Printing
34
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
1
25079
6
1
0
MAR <-- IBR[8:19]
34
503
1
25079
6
1
0
Clearing IBR
34
503
1
0
6
1
0
Printing
34
503
1
0
6
1
0
End of Partial Fetch Cycle
34
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
1
0
6
1
0
End of Partial Decode Cycle
34
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
1
0
AC <-- AC - MBR
34
503
1
0
6
0
0
End of Partial Execute Cycle
34
503
1
0
6
0
0
End of Execute Cycle
34
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
0
0
MAR <-- PC
34
34
1
0
6
0
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
0
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
0
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
0
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
0
0
PC <-- PC + 1
35
500
21999198243
73763
5
0
0
End of Fetch Cycle
35
500
21999198243
73763
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
0
0
End of Decode Cycle
35
500
21999198243
73763
5
0
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
0
0
AC <-- AC + MBR
35
500
101
73763
5
101
0
Printing
35
500
101
73763
5
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
101
0
MAR <-- IBR[8:19]
35
35
101
73763
18
101
0
Clearing IBR
35
35
101
0
18
101
0
Printing
35
35
101
0
18
101
0
End of Partial Fetch Cycle
35
35
101
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
101
0
End of Partial Decode Cycle
35
35
101
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
101
0
18
101
0
MEM[8:19]
W
35 8695861332
End of Partial Execute Cycle
35
35
101
0
18
101
0
End of Execute Cycle
35
35
101
0
18
101
0
STAGE: FETCH
Printing Registers
35
35
101
0
18
101
0
MAR <-- PC
35
35
101
0
18
101
0
Reading from memory
R
35 8695861332
MBR <-- M[35]
35
35
8695861332
0
18
101
0
IBR <-- MBR[20:39]
35
35
8695861332
20564
18
101
0
IR <-- MBR[0:7]
35
35
8695861332
20564
2
101
0
MAR <-- MBR[8:19]
35
101
8695861332
20564
2
101
0
PC <-- PC + 1
36
101
8695861332
20564
2
101
0
End of Fetch Cycle
36
101
8695861332
20564
2
101
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
101
8695861332
20564
2
101
0
End of Decode Cycle
36
101
8695861332
20564
2
101
0
STAGE: Execute
Reading
R
101 55
Printing
36
101
55
20564
2
101
0
MBR <-- -MBR
36
101
55
20564
2
101
0
AC <-- MBR
36
101
55
20564
2
55
0
Printing
36
101
55
20564
2
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
101
55
20564
5
55
0
MAR <-- IBR[8:19]
36
84
55
20564
5
55
0
Clearing IBR
36
84
55
0
5
55
0
Printing
36
84
55
0
5
55
0
End of Partial Fetch Cycle
36
84
55
0
5
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
55
0
5
55
0
End of Partial Decode Cycle
36
84
55
0
5
55
0
STAGE: Partial Execute Cycle
Reading
R
84 50
Printing
36
84
50
0
5
55
0
AC <-- AC + MBR
36
84
50
0
5
5
0
End of Partial Execute Cycle
36
84
50
0
5
5
0
End of Execute Cycle
36
84
50
0
5
5
0
STAGE: FETCH
Printing Registers
36
84
50
0
5
5
0
MAR <-- PC
36
36
50
0
5
5
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
5
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
5
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
5
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
5
0
PC <-- PC + 1
37
42
64468553811
4179
15
5
0
End of Fetch Cycle
37
42
64468553811
4179
15
5
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
5
0
End of Decode Cycle
37
42
64468553811
4179
15
5
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
5
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
5
0
Clearing IBR
37
83
64468553811
0
1
5
0
Printing
37
83
64468553811
0
1
5
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
5
0
End of Partial Decode Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Execute Cycle
Reading
R
83 1
Printing
37
83
1
0
1
5
0
AC <-- MBR
37
83
1
0
1
1
0
End of Partial Execute Cycle
37
83
1
0
1
1
0
End of Execute Cycle
37
83
1
0
1
1
0
STAGE: FETCH
Printing Registers
37
83
1
0
1
1
0
MAR <-- PC
37
37
1
0
1
1
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
1
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
1
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
1
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
1
0
PC <-- PC + 1
38
500
21999202343
77863
5
1
0
End of Fetch Cycle
38
500
21999202343
77863
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
1
0
End of Decode Cycle
38
500
21999202343
77863
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
1
0
AC <-- AC + MBR
38
500
101
77863
5
102
0
Printing
38
500
101
77863
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
102
0
MAR <-- IBR[8:19]
38
39
101
77863
19
102
0
Clearing IBR
38
39
101
0
19
102
0
Printing
38
39
101
0
19
102
0
End of Partial Fetch Cycle
38
39
101
0
19
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
102
0
End of Partial Decode Cycle
38
39
101
0
19
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
102
0
19
102
0
MEM[28:39]
W
39 4402057318
End of Partial Execute Cycle
38
39
102
0
19
102
0
End of Execute Cycle
38
39
102
0
19
102
0
STAGE: FETCH
Printing Registers
38
39
102
0
19
102
0
MAR <-- PC
38
38
102
0
19
102
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
102
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
102
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
102
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
102
0
PC <-- PC + 1
39
503
26297311271
73767
6
102
0
End of Fetch Cycle
39
503
26297311271
73767
6
102
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
102
0
End of Decode Cycle
39
503
26297311271
73767
6
102
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
102
0
AC <-- AC - MBR
39
503
1
73767
6
101
0
Printing
39
503
1
73767
6
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
101
0
MAR <-- IBR[8:19]
39
39
1
73767
18
101
0
Clearing IBR
39
39
1
0
18
101
0
Printing
39
39
1
0
18
101
0
End of Partial Fetch Cycle
39
39
1
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
101
0
End of Partial Decode Cycle
39
39
1
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
101
0
18
101
0
MEM[8:19]
W
39 4401008742
End of Partial Execute Cycle
39
39
101
0
18
101
0
End of Execute Cycle
39
39
101
0
18
101
0
STAGE: FETCH
Printing Registers
39
39
101
0
18
101
0
MAR <-- PC
39
39
101
0
18
101
0
Reading from memory
R
39 4401008742
MBR <-- M[39]
39
39
4401008742
0
18
101
0
IBR <-- MBR[20:39]
39
39
4401008742
135270
18
101
0
IR <-- MBR[0:7]
39
39
4401008742
135270
1
101
0
MAR <-- MBR[8:19]
39
101
4401008742
135270
1
101
0
PC <-- PC + 1
40
101
4401008742
135270
1
101
0
End of Fetch Cycle
40
101
4401008742
135270
1
101
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
101
4401008742
135270
1
101
0
End of Decode Cycle
40
101
4401008742
135270
1
101
0
STAGE: Execute
Reading
R
101 55
Printing
40
101
55
135270
1
101
0
AC <-- MBR
40
101
55
135270
1
55
0
Printing
40
101
55
135270
1
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
101
55
135270
33
55
0
MAR <-- IBR[8:19]
40
102
55
135270
33
55
0
Clearing IBR
40
102
55
0
33
55
0
Printing
40
102
55
0
33
55
0
End of Partial Fetch Cycle
40
102
55
0
33
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
102
55
0
33
55
0
End of Partial Decode Cycle
40
102
55
0
33
55
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
102
55
0
33
55
0
M[102] <-- MBR
W
102 55
End of Partial Execute Cycle
40
102
55
0
33
55
0
End of Execute Cycle
40
102
55
0
33
55
0
STAGE: FETCH
Printing Registers
40
102
55
0
33
55
0
MAR <-- PC
40
40
55
0
33
55
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
55
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
55
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
55
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
55
0
PC <-- PC + 1
41
83
4382024183
25079
1
55
0
End of Fetch Cycle
41
83
4382024183
25079
1
55
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
55
0
End of Decode Cycle
41
83
4382024183
25079
1
55
0
STAGE: Execute
Reading
R
83 1
Printing
41
83
1
25079
1
55
0
AC <-- MBR
41
83
1
25079
1
1
0
Printing
41
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
1
25079
6
1
0
MAR <-- IBR[8:19]
41
503
1
25079
6
1
0
Clearing IBR
41
503
1
0
6
1
0
Printing
41
503
1
0
6
1
0
End of Partial Fetch Cycle
41
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
1
0
6
1
0
End of Partial Decode Cycle
41
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
1
0
AC <-- AC - MBR
41
503
1
0
6
0
0
End of Partial Execute Cycle
41
503
1
0
6
0
0
End of Execute Cycle
41
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
0
0
MAR <-- PC
41
41
1
0
6
0
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
0
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
0
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
0
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
0
0
PC <-- PC + 1
42
83
141821005856
53280
33
0
0
End of Fetch Cycle
42
83
141821005856
53280
33
0
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
0
0
End of Decode Cycle
42
83
141821005856
53280
33
0
0
STAGE: Execute
MBR <-- AC
42
83
0
53280
33
0
0
M[83] <-- MBR
W
83 0
Printing
42
83
0
53280
33
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
0
53280
13
0
0
MAR <-- IBR[8:19]
42
32
0
53280
13
0
0
Clearing IBR
42
32
0
0
13
0
0
Printing
42
32
0
0
13
0
0
End of Partial Fetch Cycle
42
32
0
0
13
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
0
0
13
0
0
End of Partial Decode Cycle
42
32
0
0
13
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
0
0
13
0
0
End of Partial Execute Cycle
32
32
0
0
13
0
0
End of Execute Cycle
32
32
0
0
13
0
0
STAGE: FETCH
Printing Registers
32
32
0
0
13
0
0
MAR <-- PC
32
32
0
0
13
0
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
0
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
0
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
0
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
0
0
PC <-- PC + 1
33
83
8677027882
61482
2
0
0
End of Fetch Cycle
33
83
8677027882
61482
2
0
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
0
0
End of Decode Cycle
33
83
8677027882
61482
2
0
0
STAGE: Execute
Reading
R
83 0
Printing
33
83
0
61482
2
0
0
MBR <-- -MBR
33
83
0
61482
2
0
0
AC <-- MBR
33
83
0
61482
2
0
0
Printing
33
83
0
61482
2
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
0
61482
15
0
0
MAR <-- IBR[8:19]
33
42
0
61482
15
0
0
Clearing IBR
33
42
0
0
15
0
0
Printing
33
42
0
0
15
0
0
End of Partial Fetch Cycle
33
42
0
0
15
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
0
0
15
0
0
End of Partial Decode Cycle
33
42
0
0
15
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
42
42
0
0
15
0
0
End of Partial Execute Cycle
42
42
0
0
15
0
0
End of Execute Cycle
42
42
0
0
15
0
0
STAGE: FETCH
Printing Registers
42
42
0
0
15
0
0
MAR <-- PC
42
42
0
0
15
0
0
Reading from memory
R
42 4382020084
MBR <-- M[42]
42
42
4382020084
0
15
0
0
IBR <-- MBR[20:39]
42
42
4382020084
20980
15
0
0
IR <-- MBR[0:7]
42
42
4382020084
20980
1
0
0
MAR <-- MBR[8:19]
42
83
4382020084
20980
1
0
0
PC <-- PC + 1
43
83
4382020084
20980
1
0
0
End of Fetch Cycle
43
83
4382020084
20980
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
43
83
4382020084
20980
1
0
0
End of Decode Cycle
43
83
4382020084
20980
1
0
0
STAGE: Execute
Reading
R
83 0
Printing
43
83
0
20980
1
0
0
AC <-- MBR
43
83
0
20980
1
0
0
Printing
43
83
0
20980
1
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
43
83
0
20980
5
0
0
MAR <-- IBR[8:19]
43
500
0
20980
5
0
0
Clearing IBR
43
500
0
0
5
0
0
Printing
43
500
0
0
5
0
0
End of Partial Fetch Cycle
43
500
0
0
5
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
43
500
0
0
5
0
0
End of Partial Decode Cycle
43
500
0
0
5
0
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
43
500
101
0
5
0
0
AC <-- AC + MBR
43
500
101
0
5
101
0
End of Partial Execute Cycle
43
500
101
0
5
101
0
End of Execute Cycle
43
500
101
0
5
101
0
STAGE: FETCH
Printing Registers
43
500
101
0
5
101
0
MAR <-- PC
43
43
101
0
5
101
0
Reading from memory
R
43 77355552852
MBR <-- M[43]
43
43
77355552852
0
5
101
0
IBR <-- MBR[20:39]
43
43
77355552852
4180
5
101
0
IR <-- MBR[0:7]
43
43
77355552852
4180
18
101
0
MAR <-- MBR[8:19]
43
44
77355552852
4180
18
101
0
PC <-- PC + 1
44
44
77355552852
4180
18
101
0
End of Fetch Cycle
44
44
77355552852
4180
18
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
44
44
77355552852
4180
18
101
0
End of Decode Cycle
44
44
77355552852
4180
18
101
0
STAGE: Execute
MBR <-- AC[28:39]
44
44
101
4180
18
101
0
MEM[8:19]
W
44 141839831122
Printing
44
44
101
4180
18
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
44
44
101
4180
1
101
0
MAR <-- IBR[8:19]
44
84
101
4180
1
101
0
Clearing IBR
44
84
101
0
1
101
0
Printing
44
84
101
0
1
101
0
End of Partial Fetch Cycle
44
84
101
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
44
84
101
0
1
101
0
End of Partial Decode Cycle
44
84
101
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
84 50
Printing
44
84
50
0
1
101
0
AC <-- MBR
44
84
50
0
1
50
0
End of Partial Execute Cycle
44
84
50
0
1
50
0
End of Execute Cycle
44
84
50
0
1
50
0
STAGE: FETCH
Printing Registers
44
84
50
0
1
50
0
MAR <-- PC
44
44
50
0
1
50
0
Reading from memory
R
44 141839831122
MBR <-- M[44]
44
44
141839831122
0
1
50
0
IBR <-- MBR[20:39]
44
44
141839831122
4178
1
50
0
IR <-- MBR[0:7]
44
44
141839831122
4178
33
50
0
MAR <-- MBR[8:19]
44
101
141839831122
4178
33
50
0
PC <-- PC + 1
45
101
141839831122
4178
33
50
0
End of Fetch Cycle
45
101
141839831122
4178
33
50
0
STAGE: DECODE
Decoded Opcode : STOR_MX
45
101
141839831122
4178
33
50
0
End of Decode Cycle
45
101
141839831122
4178
33
50
0
STAGE: Execute
MBR <-- AC
45
101
50
4178
33
50
0
M[101] <-- MBR
W
101 50
Printing
45
101
50
4178
33
50
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
45
101
50
4178
1
50
0
MAR <-- IBR[8:19]
45
82
50
4178
1
50
0
Clearing IBR
45
82
50
0
1
50
0
Printing
45
82
50
0
1
50
0
End of Partial Fetch Cycle
45
82
50
0
1
50
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
45
82
50
0
1
50
0
End of Partial Decode Cycle
45
82
50
0
1
50
0
STAGE: Partial Execute Cycle
Reading
R
82 3
Printing
45
82
3
0
1
50
0
AC <-- MBR
45
82
3
0
1
3
0
End of Partial Execute Cycle
45
82
3
0
1
3
0
End of Execute Cycle
45
82
3
0
1
3
0
STAGE: FETCH
Printing Registers
45
82
3
0
1
3
0
MAR <-- PC
45
45
3
0
1
3
0
Reading from memory
R
45 22002405458
MBR <-- M[45]
45
45
22002405458
0
1
3
0
IBR <-- MBR[20:39]
45
45
22002405458
135250
1
3
0
IR <-- MBR[0:7]
45
45
22002405458
135250
5
3
0
MAR <-- MBR[8:19]
45
503
22002405458
135250
5
3
0
PC <-- PC + 1
46
503
22002405458
135250
5
3
0
End of Fetch Cycle
46
503
22002405458
135250
5
3
0
STAGE: DECODE
Decoded Opcode : ADD_MX
46
503
22002405458
135250
5
3
0
End of Decode Cycle
46
503
22002405458
135250
5
3
0
STAGE: Execute
Reading
R
503 1
Printing
46
503
1
135250
5
3
0
AC <-- AC + MBR
46
503
1
135250
5
4
0
Printing
46
503
1
135250
5
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
46
503
1
135250
33
4
0
MAR <-- IBR[8:19]
46
82
1
135250
33
4
0
Clearing IBR
46
82
1
0
33
4
0
Printing
46
82
1
0
33
4
0
End of Partial Fetch Cycle
46
82
1
0
33
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
46
82
1
0
33
4
0
End of Partial Decode Cycle
46
82
1
0
33
4
0
STAGE: Partial Execute Cycle
MBR <-- AC
46
82
4
0
33
4
0
M[82] <-- MBR
W
82 4
End of Partial Execute Cycle
46
82
4
0
33
4
0
End of Execute Cycle
46
82
4
0
33
4
0
STAGE: FETCH
Printing Registers
46
82
4
0
33
4
0
MAR <-- PC
46
46
4
0
33
4
0
Reading from memory
R
46 55862886400
MBR <-- M[46]
46
46
55862886400
0
33
4
0
IBR <-- MBR[20:39]
46
46
55862886400
0
33
4
0
IR <-- MBR[0:7]
46
46
55862886400
0
13
4
0
MAR <-- MBR[8:19]
46
27
55862886400
0
13
4
0
PC <-- PC + 1
47
27
55862886400
0
13
4
0
End of Fetch Cycle
47
27
55862886400
0
13
4
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_0_19
47
27
55862886400
0
13
4
0
End of Decode Cycle
47
27
55862886400
0
13
4
0
STAGE: Execute
PC <-- MAR
27
27
55862886400
0
13
4
0
Printing
27
27
55862886400
0
13
4
0
Clearing IBR
27
27
55862886400
0
13
4
0
End of Execute Cycle
27
27
55862886400
0
13
4
0
STAGE: FETCH
Printing Registers
27
27
55862886400
0
13
4
0
MAR <-- PC
27
27
55862886400
0
13
4
0
Reading from memory
R
27 4380975184
MBR <-- M[27]
27
27
4380975184
0
13
4
0
IBR <-- MBR[20:39]
27
27
4380975184
24656
13
4
0
IR <-- MBR[0:7]
27
27
4380975184
24656
1
4
0
MAR <-- MBR[8:19]
27
82
4380975184
24656
1
4
0
PC <-- PC + 1
28
82
4380975184
24656
1
4
0
End of Fetch Cycle
28
82
4380975184
24656
1
4
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
28
82
4380975184
24656
1
4
0
End of Decode Cycle
28
82
4380975184
24656
1
4
0
STAGE: Execute
Reading
R
82 4
Printing
28
82
4
24656
1
4
0
AC <-- MBR
28
82
4
24656
1
4
0
Printing
28
82
4
24656
1
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
28
82
4
24656
6
4
0
MAR <-- IBR[8:19]
28
80
4
24656
6
4
0
Clearing IBR
28
80
4
0
6
4
0
Printing
28
80
4
0
6
4
0
End of Partial Fetch Cycle
28
80
4
0
6
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
28
80
4
0
6
4
0
End of Partial Decode Cycle
28
80
4
0
6
4
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
28
80
5
0
6
4
0
AC <-- AC - MBR
28
80
5
0
6
1
0
End of Partial Execute Cycle
28
80
5
0
6
1
0
End of Execute Cycle
28
80
5
0
6
1
0
STAGE: FETCH
Printing Registers
28
80
5
0
6
1
0
MAR <-- PC
28
28
5
0
6
1
0
Reading from memory
R
28 64473796690
MBR <-- M[28]
28
28
64473796690
0
6
1
0
IBR <-- MBR[20:39]
28
28
64473796690
4178
6
1
0
IR <-- MBR[0:7]
28
28
64473796690
4178
15
1
0
MAR <-- MBR[8:19]
28
47
64473796690
4178
15
1
0
PC <-- PC + 1
29
47
64473796690
4178
15
1
0
End of Fetch Cycle
29
47
64473796690
4178
15
1
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
29
47
64473796690
4178
15
1
0
End of Decode Cycle
29
47
64473796690
4178
15
1
0
STAGE: Execute
Printing
29
47
64473796690
4178
15
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
29
47
64473796690
4178
1
1
0
MAR <-- IBR[8:19]
29
82
64473796690
4178
1
1
0
Clearing IBR
29
82
64473796690
0
1
1
0
Printing
29
82
64473796690
0
1
1
0
End of Partial Fetch Cycle
29
82
64473796690
0
1
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
29
82
64473796690
0
1
1
0
End of Partial Decode Cycle
29
82
64473796690
0
1
1
0
STAGE: Partial Execute Cycle
Reading
R
82 4
Printing
29
82
4
0
1
1
0
AC <-- MBR
29
82
4
0
1
4
0
End of Partial Execute Cycle
29
82
4
0
1
4
0
End of Execute Cycle
29
82
4
0
1
4
0
STAGE: FETCH
Printing Registers
29
82
4
0
1
4
0
MAR <-- PC
29
29
4
0
1
4
0
Reading from memory
R
29 141820973556
MBR <-- M[29]
29
29
141820973556
0
1
4
0
IBR <-- MBR[20:39]
29
29
141820973556
20980
1
4
0
IR <-- MBR[0:7]
29
29
141820973556
20980
33
4
0
MAR <-- MBR[8:19]
29
83
141820973556
20980
33
4
0
PC <-- PC + 1
30
83
141820973556
20980
33
4
0
End of Fetch Cycle
30
83
141820973556
20980
33
4
0
STAGE: DECODE
Decoded Opcode : STOR_MX
30
83
141820973556
20980
33
4
0
End of Decode Cycle
30
83
141820973556
20980
33
4
0
STAGE: Execute
MBR <-- AC
30
83
4
20980
33
4
0
M[83] <-- MBR
W
83 4
Printing
30
83
4
20980
33
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
30
83
4
20980
5
4
0
MAR <-- IBR[8:19]
30
500
4
20980
5
4
0
Clearing IBR
30
500
4
0
5
4
0
Printing
30
500
4
0
5
4
0
End of Partial Fetch Cycle
30
500
4
0
5
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
30
500
4
0
5
4
0
End of Partial Decode Cycle
30
500
4
0
5
4
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
30
500
101
0
5
4
0
AC <-- AC + MBR
30
500
101
0
5
105
0
End of Partial Execute Cycle
30
500
101
0
5
105
0
End of Execute Cycle
30
500
101
0
5
105
0
STAGE: FETCH
Printing Registers
30
500
101
0
5
105
0
MAR <-- PC
30
30
101
0
5
105
0
Reading from memory
R
30 77341917184
MBR <-- M[30]
30
30
77341917184
0
5
105
0
IBR <-- MBR[20:39]
30
30
77341917184
0
5
105
0
IR <-- MBR[0:7]
30
30
77341917184
0
18
105
0
MAR <-- MBR[8:19]
30
31
77341917184
0
18
105
0
PC <-- PC + 1
31
31
77341917184
0
18
105
0
End of Fetch Cycle
31
31
77341917184
0
18
105
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
31
31
77341917184
0
18
105
0
End of Decode Cycle
31
31
77341917184
0
18
105
0
STAGE: Execute
MBR <-- AC[28:39]
31
31
105
0
18
105
0
MEM[8:19]
W
31 4405203028
Printing
31
31
105
0
18
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
31
31
105
0
0
105
0
MAR <-- IBR[8:19]
31
0
105
0
0
105
0
Clearing IBR
31
0
105
0
0
105
0
Printing
31
0
105
0
0
105
0
End of Partial Fetch Cycle
31
0
105
0
0
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
31
0
105
0
0
105
0
End of Partial Decode Cycle
31
0
105
0
0
105
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
31
0
105
0
0
105
0
End of Execute Cycle
31
0
105
0
0
105
0
STAGE: FETCH
Printing Registers
31
0
105
0
0
105
0
MAR <-- PC
31
31
105
0
0
105
0
Reading from memory
R
31 4405203028
MBR <-- M[31]
31
31
4405203028
0
0
105
0
IBR <-- MBR[20:39]
31
31
4405203028
135252
0
105
0
IR <-- MBR[0:7]
31
31
4405203028
135252
1
105
0
MAR <-- MBR[8:19]
31
105
4405203028
135252
1
105
0
PC <-- PC + 1
32
105
4405203028
135252
1
105
0
End of Fetch Cycle
32
105
4405203028
135252
1
105
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
32
105
4405203028
135252
1
105
0
End of Decode Cycle
32
105
4405203028
135252
1
105
0
STAGE: Execute
Reading
R
105 45
Printing
32
105
45
135252
1
105
0
AC <-- MBR
32
105
45
135252
1
45
0
Printing
32
105
45
135252
1
45
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
32
105
45
135252
33
45
0
MAR <-- IBR[8:19]
32
84
45
135252
33
45
0
Clearing IBR
32
84
45
0
33
45
0
Printing
32
84
45
0
33
45
0
End of Partial Fetch Cycle
32
84
45
0
33
45
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
32
84
45
0
33
45
0
End of Partial Decode Cycle
32
84
45
0
33
45
0
STAGE: Partial Execute Cycle
MBR <-- AC
32
84
45
0
33
45
0
M[84] <-- MBR
W
84 45
End of Partial Execute Cycle
32
84
45
0
33
45
0
End of Execute Cycle
32
84
45
0
33
45
0
STAGE: FETCH
Printing Registers
32
84
45
0
33
45
0
MAR <-- PC
32
32
45
0
33
45
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
33
45
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
33
45
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
45
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
45
0
PC <-- PC + 1
33
83
8677027882
61482
2
45
0
End of Fetch Cycle
33
83
8677027882
61482
2
45
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
45
0
End of Decode Cycle
33
83
8677027882
61482
2
45
0
STAGE: Execute
Reading
R
83 4
Printing
33
83
4
61482
2
45
0
MBR <-- -MBR
33
83
4
61482
2
45
0
AC <-- MBR
33
83
4
61482
2
4
0
Printing
33
83
4
61482
2
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
4
61482
15
4
0
MAR <-- IBR[8:19]
33
42
4
61482
15
4
0
Clearing IBR
33
42
4
0
15
4
0
Printing
33
42
4
0
15
4
0
End of Partial Fetch Cycle
33
42
4
0
15
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
4
0
15
4
0
End of Partial Decode Cycle
33
42
4
0
15
4
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
4
0
15
4
0
End of Execute Cycle
33
42
4
0
15
4
0
STAGE: FETCH
Printing Registers
33
42
4
0
15
4
0
MAR <-- PC
33
33
4
0
15
4
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
4
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
4
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
4
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
4
0
PC <-- PC + 1
34
83
4382024183
25079
1
4
0
End of Fetch Cycle
34
83
4382024183
25079
1
4
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
4
0
End of Decode Cycle
34
83
4382024183
25079
1
4
0
STAGE: Execute
Reading
R
83 4
Printing
34
83
4
25079
1
4
0
AC <-- MBR
34
83
4
25079
1
4
0
Printing
34
83
4
25079
1
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
4
25079
6
4
0
MAR <-- IBR[8:19]
34
503
4
25079
6
4
0
Clearing IBR
34
503
4
0
6
4
0
Printing
34
503
4
0
6
4
0
End of Partial Fetch Cycle
34
503
4
0
6
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
4
0
6
4
0
End of Partial Decode Cycle
34
503
4
0
6
4
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
4
0
AC <-- AC - MBR
34
503
1
0
6
3
0
End of Partial Execute Cycle
34
503
1
0
6
3
0
End of Execute Cycle
34
503
1
0
6
3
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
3
0
MAR <-- PC
34
34
1
0
6
3
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
3
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
3
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
3
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
3
0
PC <-- PC + 1
35
500
21999198243
73763
5
3
0
End of Fetch Cycle
35
500
21999198243
73763
5
3
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
3
0
End of Decode Cycle
35
500
21999198243
73763
5
3
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
3
0
AC <-- AC + MBR
35
500
101
73763
5
104
0
Printing
35
500
101
73763
5
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
104
0
MAR <-- IBR[8:19]
35
35
101
73763
18
104
0
Clearing IBR
35
35
101
0
18
104
0
Printing
35
35
101
0
18
104
0
End of Partial Fetch Cycle
35
35
101
0
18
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
104
0
End of Partial Decode Cycle
35
35
101
0
18
104
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
104
0
18
104
0
MEM[8:19]
W
35 8699007060
End of Partial Execute Cycle
35
35
104
0
18
104
0
End of Execute Cycle
35
35
104
0
18
104
0
STAGE: FETCH
Printing Registers
35
35
104
0
18
104
0
MAR <-- PC
35
35
104
0
18
104
0
Reading from memory
R
35 8699007060
MBR <-- M[35]
35
35
8699007060
0
18
104
0
IBR <-- MBR[20:39]
35
35
8699007060
20564
18
104
0
IR <-- MBR[0:7]
35
35
8699007060
20564
2
104
0
MAR <-- MBR[8:19]
35
104
8699007060
20564
2
104
0
PC <-- PC + 1
36
104
8699007060
20564
2
104
0
End of Fetch Cycle
36
104
8699007060
20564
2
104
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
104
8699007060
20564
2
104
0
End of Decode Cycle
36
104
8699007060
20564
2
104
0
STAGE: Execute
Reading
R
104 65
Printing
36
104
65
20564
2
104
0
MBR <-- -MBR
36
104
65
20564
2
104
0
AC <-- MBR
36
104
65
20564
2
65
0
Printing
36
104
65
20564
2
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
104
65
20564
5
65
0
MAR <-- IBR[8:19]
36
84
65
20564
5
65
0
Clearing IBR
36
84
65
0
5
65
0
Printing
36
84
65
0
5
65
0
End of Partial Fetch Cycle
36
84
65
0
5
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
65
0
5
65
0
End of Partial Decode Cycle
36
84
65
0
5
65
0
STAGE: Partial Execute Cycle
Reading
R
84 45
Printing
36
84
45
0
5
65
0
AC <-- AC + MBR
36
84
45
0
5
20
0
End of Partial Execute Cycle
36
84
45
0
5
20
0
End of Execute Cycle
36
84
45
0
5
20
0
STAGE: FETCH
Printing Registers
36
84
45
0
5
20
0
MAR <-- PC
36
36
45
0
5
20
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
20
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
20
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
20
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
20
0
PC <-- PC + 1
37
42
64468553811
4179
15
20
0
End of Fetch Cycle
37
42
64468553811
4179
15
20
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
20
0
End of Decode Cycle
37
42
64468553811
4179
15
20
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
20
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
20
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
20
0
Clearing IBR
37
83
64468553811
0
1
20
0
Printing
37
83
64468553811
0
1
20
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
20
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
20
0
End of Partial Decode Cycle
37
83
64468553811
0
1
20
0
STAGE: Partial Execute Cycle
Reading
R
83 4
Printing
37
83
4
0
1
20
0
AC <-- MBR
37
83
4
0
1
4
0
End of Partial Execute Cycle
37
83
4
0
1
4
0
End of Execute Cycle
37
83
4
0
1
4
0
STAGE: FETCH
Printing Registers
37
83
4
0
1
4
0
MAR <-- PC
37
37
4
0
1
4
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
4
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
4
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
4
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
4
0
PC <-- PC + 1
38
500
21999202343
77863
5
4
0
End of Fetch Cycle
38
500
21999202343
77863
5
4
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
4
0
End of Decode Cycle
38
500
21999202343
77863
5
4
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
4
0
AC <-- AC + MBR
38
500
101
77863
5
105
0
Printing
38
500
101
77863
5
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
105
0
MAR <-- IBR[8:19]
38
39
101
77863
19
105
0
Clearing IBR
38
39
101
0
19
105
0
Printing
38
39
101
0
19
105
0
End of Partial Fetch Cycle
38
39
101
0
19
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
105
0
End of Partial Decode Cycle
38
39
101
0
19
105
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
105
0
19
105
0
MEM[28:39]
W
39 4401008745
End of Partial Execute Cycle
38
39
105
0
19
105
0
End of Execute Cycle
38
39
105
0
19
105
0
STAGE: FETCH
Printing Registers
38
39
105
0
19
105
0
MAR <-- PC
38
38
105
0
19
105
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
105
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
105
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
105
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
105
0
PC <-- PC + 1
39
503
26297311271
73767
6
105
0
End of Fetch Cycle
39
503
26297311271
73767
6
105
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
105
0
End of Decode Cycle
39
503
26297311271
73767
6
105
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
105
0
AC <-- AC - MBR
39
503
1
73767
6
104
0
Printing
39
503
1
73767
6
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
104
0
MAR <-- IBR[8:19]
39
39
1
73767
18
104
0
Clearing IBR
39
39
1
0
18
104
0
Printing
39
39
1
0
18
104
0
End of Partial Fetch Cycle
39
39
1
0
18
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
104
0
End of Partial Decode Cycle
39
39
1
0
18
104
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
104
0
18
104
0
MEM[8:19]
W
39 4404154473
End of Partial Execute Cycle
39
39
104
0
18
104
0
End of Execute Cycle
39
39
104
0
18
104
0
STAGE: FETCH
Printing Registers
39
39
104
0
18
104
0
MAR <-- PC
39
39
104
0
18
104
0
Reading from memory
R
39 4404154473
MBR <-- M[39]
39
39
4404154473
0
18
104
0
IBR <-- MBR[20:39]
39
39
4404154473
135273
18
104
0
IR <-- MBR[0:7]
39
39
4404154473
135273
1
104
0
MAR <-- MBR[8:19]
39
104
4404154473
135273
1
104
0
PC <-- PC + 1
40
104
4404154473
135273
1
104
0
End of Fetch Cycle
40
104
4404154473
135273
1
104
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
104
4404154473
135273
1
104
0
End of Decode Cycle
40
104
4404154473
135273
1
104
0
STAGE: Execute
Reading
R
104 65
Printing
40
104
65
135273
1
104
0
AC <-- MBR
40
104
65
135273
1
65
0
Printing
40
104
65
135273
1
65
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
104
65
135273
33
65
0
MAR <-- IBR[8:19]
40
105
65
135273
33
65
0
Clearing IBR
40
105
65
0
33
65
0
Printing
40
105
65
0
33
65
0
End of Partial Fetch Cycle
40
105
65
0
33
65
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
105
65
0
33
65
0
End of Partial Decode Cycle
40
105
65
0
33
65
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
105
65
0
33
65
0
M[105] <-- MBR
W
105 65
End of Partial Execute Cycle
40
105
65
0
33
65
0
End of Execute Cycle
40
105
65
0
33
65
0
STAGE: FETCH
Printing Registers
40
105
65
0
33
65
0
MAR <-- PC
40
40
65
0
33
65
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
65
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
65
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
65
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
65
0
PC <-- PC + 1
41
83
4382024183
25079
1
65
0
End of Fetch Cycle
41
83
4382024183
25079
1
65
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
65
0
End of Decode Cycle
41
83
4382024183
25079
1
65
0
STAGE: Execute
Reading
R
83 4
Printing
41
83
4
25079
1
65
0
AC <-- MBR
41
83
4
25079
1
4
0
Printing
41
83
4
25079
1
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
4
25079
6
4
0
MAR <-- IBR[8:19]
41
503
4
25079
6
4
0
Clearing IBR
41
503
4
0
6
4
0
Printing
41
503
4
0
6
4
0
End of Partial Fetch Cycle
41
503
4
0
6
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
4
0
6
4
0
End of Partial Decode Cycle
41
503
4
0
6
4
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
4
0
AC <-- AC - MBR
41
503
1
0
6
3
0
End of Partial Execute Cycle
41
503
1
0
6
3
0
End of Execute Cycle
41
503
1
0
6
3
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
3
0
MAR <-- PC
41
41
1
0
6
3
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
3
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
3
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
3
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
3
0
PC <-- PC + 1
42
83
141821005856
53280
33
3
0
End of Fetch Cycle
42
83
141821005856
53280
33
3
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
3
0
End of Decode Cycle
42
83
141821005856
53280
33
3
0
STAGE: Execute
MBR <-- AC
42
83
3
53280
33
3
0
M[83] <-- MBR
W
83 3
Printing
42
83
3
53280
33
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
3
53280
13
3
0
MAR <-- IBR[8:19]
42
32
3
53280
13
3
0
Clearing IBR
42
32
3
0
13
3
0
Printing
42
32
3
0
13
3
0
End of Partial Fetch Cycle
42
32
3
0
13
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
3
0
13
3
0
End of Partial Decode Cycle
42
32
3
0
13
3
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
3
0
13
3
0
End of Partial Execute Cycle
32
32
3
0
13
3
0
End of Execute Cycle
32
32
3
0
13
3
0
STAGE: FETCH
Printing Registers
32
32
3
0
13
3
0
MAR <-- PC
32
32
3
0
13
3
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
3
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
3
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
3
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
3
0
PC <-- PC + 1
33
83
8677027882
61482
2
3
0
End of Fetch Cycle
33
83
8677027882
61482
2
3
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
3
0
End of Decode Cycle
33
83
8677027882
61482
2
3
0
STAGE: Execute
Reading
R
83 3
Printing
33
83
3
61482
2
3
0
MBR <-- -MBR
33
83
3
61482
2
3
0
AC <-- MBR
33
83
3
61482
2
3
0
Printing
33
83
3
61482
2
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
3
61482
15
3
0
MAR <-- IBR[8:19]
33
42
3
61482
15
3
0
Clearing IBR
33
42
3
0
15
3
0
Printing
33
42
3
0
15
3
0
End of Partial Fetch Cycle
33
42
3
0
15
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
3
0
15
3
0
End of Partial Decode Cycle
33
42
3
0
15
3
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
3
0
15
3
0
End of Execute Cycle
33
42
3
0
15
3
0
STAGE: FETCH
Printing Registers
33
42
3
0
15
3
0
MAR <-- PC
33
33
3
0
15
3
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
3
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
3
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
3
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
3
0
PC <-- PC + 1
34
83
4382024183
25079
1
3
0
End of Fetch Cycle
34
83
4382024183
25079
1
3
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
3
0
End of Decode Cycle
34
83
4382024183
25079
1
3
0
STAGE: Execute
Reading
R
83 3
Printing
34
83
3
25079
1
3
0
AC <-- MBR
34
83
3
25079
1
3
0
Printing
34
83
3
25079
1
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
3
25079
6
3
0
MAR <-- IBR[8:19]
34
503
3
25079
6
3
0
Clearing IBR
34
503
3
0
6
3
0
Printing
34
503
3
0
6
3
0
End of Partial Fetch Cycle
34
503
3
0
6
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
3
0
6
3
0
End of Partial Decode Cycle
34
503
3
0
6
3
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
3
0
AC <-- AC - MBR
34
503
1
0
6
2
0
End of Partial Execute Cycle
34
503
1
0
6
2
0
End of Execute Cycle
34
503
1
0
6
2
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
2
0
MAR <-- PC
34
34
1
0
6
2
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
2
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
2
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
2
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
2
0
PC <-- PC + 1
35
500
21999198243
73763
5
2
0
End of Fetch Cycle
35
500
21999198243
73763
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
2
0
End of Decode Cycle
35
500
21999198243
73763
5
2
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
2
0
AC <-- AC + MBR
35
500
101
73763
5
103
0
Printing
35
500
101
73763
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
103
0
MAR <-- IBR[8:19]
35
35
101
73763
18
103
0
Clearing IBR
35
35
101
0
18
103
0
Printing
35
35
101
0
18
103
0
End of Partial Fetch Cycle
35
35
101
0
18
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
103
0
End of Partial Decode Cycle
35
35
101
0
18
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
103
0
18
103
0
MEM[8:19]
W
35 8697958484
End of Partial Execute Cycle
35
35
103
0
18
103
0
End of Execute Cycle
35
35
103
0
18
103
0
STAGE: FETCH
Printing Registers
35
35
103
0
18
103
0
MAR <-- PC
35
35
103
0
18
103
0
Reading from memory
R
35 8697958484
MBR <-- M[35]
35
35
8697958484
0
18
103
0
IBR <-- MBR[20:39]
35
35
8697958484
20564
18
103
0
IR <-- MBR[0:7]
35
35
8697958484
20564
2
103
0
MAR <-- MBR[8:19]
35
103
8697958484
20564
2
103
0
PC <-- PC + 1
36
103
8697958484
20564
2
103
0
End of Fetch Cycle
36
103
8697958484
20564
2
103
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
103
8697958484
20564
2
103
0
End of Decode Cycle
36
103
8697958484
20564
2
103
0
STAGE: Execute
Reading
R
103 60
Printing
36
103
60
20564
2
103
0
MBR <-- -MBR
36
103
60
20564
2
103
0
AC <-- MBR
36
103
60
20564
2
60
0
Printing
36
103
60
20564
2
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
103
60
20564
5
60
0
MAR <-- IBR[8:19]
36
84
60
20564
5
60
0
Clearing IBR
36
84
60
0
5
60
0
Printing
36
84
60
0
5
60
0
End of Partial Fetch Cycle
36
84
60
0
5
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
60
0
5
60
0
End of Partial Decode Cycle
36
84
60
0
5
60
0
STAGE: Partial Execute Cycle
Reading
R
84 45
Printing
36
84
45
0
5
60
0
AC <-- AC + MBR
36
84
45
0
5
15
0
End of Partial Execute Cycle
36
84
45
0
5
15
0
End of Execute Cycle
36
84
45
0
5
15
0
STAGE: FETCH
Printing Registers
36
84
45
0
5
15
0
MAR <-- PC
36
36
45
0
5
15
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
15
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
15
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
15
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
15
0
PC <-- PC + 1
37
42
64468553811
4179
15
15
0
End of Fetch Cycle
37
42
64468553811
4179
15
15
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
15
0
End of Decode Cycle
37
42
64468553811
4179
15
15
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
15
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
15
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
15
0
Clearing IBR
37
83
64468553811
0
1
15
0
Printing
37
83
64468553811
0
1
15
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
15
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
15
0
End of Partial Decode Cycle
37
83
64468553811
0
1
15
0
STAGE: Partial Execute Cycle
Reading
R
83 3
Printing
37
83
3
0
1
15
0
AC <-- MBR
37
83
3
0
1
3
0
End of Partial Execute Cycle
37
83
3
0
1
3
0
End of Execute Cycle
37
83
3
0
1
3
0
STAGE: FETCH
Printing Registers
37
83
3
0
1
3
0
MAR <-- PC
37
37
3
0
1
3
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
3
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
3
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
3
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
3
0
PC <-- PC + 1
38
500
21999202343
77863
5
3
0
End of Fetch Cycle
38
500
21999202343
77863
5
3
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
3
0
End of Decode Cycle
38
500
21999202343
77863
5
3
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
3
0
AC <-- AC + MBR
38
500
101
77863
5
104
0
Printing
38
500
101
77863
5
104
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
104
0
MAR <-- IBR[8:19]
38
39
101
77863
19
104
0
Clearing IBR
38
39
101
0
19
104
0
Printing
38
39
101
0
19
104
0
End of Partial Fetch Cycle
38
39
101
0
19
104
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
104
0
End of Partial Decode Cycle
38
39
101
0
19
104
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
104
0
19
104
0
MEM[28:39]
W
39 4404154472
End of Partial Execute Cycle
38
39
104
0
19
104
0
End of Execute Cycle
38
39
104
0
19
104
0
STAGE: FETCH
Printing Registers
38
39
104
0
19
104
0
MAR <-- PC
38
38
104
0
19
104
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
104
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
104
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
104
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
104
0
PC <-- PC + 1
39
503
26297311271
73767
6
104
0
End of Fetch Cycle
39
503
26297311271
73767
6
104
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
104
0
End of Decode Cycle
39
503
26297311271
73767
6
104
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
104
0
AC <-- AC - MBR
39
503
1
73767
6
103
0
Printing
39
503
1
73767
6
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
103
0
MAR <-- IBR[8:19]
39
39
1
73767
18
103
0
Clearing IBR
39
39
1
0
18
103
0
Printing
39
39
1
0
18
103
0
End of Partial Fetch Cycle
39
39
1
0
18
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
103
0
End of Partial Decode Cycle
39
39
1
0
18
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
103
0
18
103
0
MEM[8:19]
W
39 4403105896
End of Partial Execute Cycle
39
39
103
0
18
103
0
End of Execute Cycle
39
39
103
0
18
103
0
STAGE: FETCH
Printing Registers
39
39
103
0
18
103
0
MAR <-- PC
39
39
103
0
18
103
0
Reading from memory
R
39 4403105896
MBR <-- M[39]
39
39
4403105896
0
18
103
0
IBR <-- MBR[20:39]
39
39
4403105896
135272
18
103
0
IR <-- MBR[0:7]
39
39
4403105896
135272
1
103
0
MAR <-- MBR[8:19]
39
103
4403105896
135272
1
103
0
PC <-- PC + 1
40
103
4403105896
135272
1
103
0
End of Fetch Cycle
40
103
4403105896
135272
1
103
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
103
4403105896
135272
1
103
0
End of Decode Cycle
40
103
4403105896
135272
1
103
0
STAGE: Execute
Reading
R
103 60
Printing
40
103
60
135272
1
103
0
AC <-- MBR
40
103
60
135272
1
60
0
Printing
40
103
60
135272
1
60
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
103
60
135272
33
60
0
MAR <-- IBR[8:19]
40
104
60
135272
33
60
0
Clearing IBR
40
104
60
0
33
60
0
Printing
40
104
60
0
33
60
0
End of Partial Fetch Cycle
40
104
60
0
33
60
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
104
60
0
33
60
0
End of Partial Decode Cycle
40
104
60
0
33
60
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
104
60
0
33
60
0
M[104] <-- MBR
W
104 60
End of Partial Execute Cycle
40
104
60
0
33
60
0
End of Execute Cycle
40
104
60
0
33
60
0
STAGE: FETCH
Printing Registers
40
104
60
0
33
60
0
MAR <-- PC
40
40
60
0
33
60
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
60
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
60
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
60
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
60
0
PC <-- PC + 1
41
83
4382024183
25079
1
60
0
End of Fetch Cycle
41
83
4382024183
25079
1
60
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
60
0
End of Decode Cycle
41
83
4382024183
25079
1
60
0
STAGE: Execute
Reading
R
83 3
Printing
41
83
3
25079
1
60
0
AC <-- MBR
41
83
3
25079
1
3
0
Printing
41
83
3
25079
1
3
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
3
25079
6
3
0
MAR <-- IBR[8:19]
41
503
3
25079
6
3
0
Clearing IBR
41
503
3
0
6
3
0
Printing
41
503
3
0
6
3
0
End of Partial Fetch Cycle
41
503
3
0
6
3
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
3
0
6
3
0
End of Partial Decode Cycle
41
503
3
0
6
3
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
3
0
AC <-- AC - MBR
41
503
1
0
6
2
0
End of Partial Execute Cycle
41
503
1
0
6
2
0
End of Execute Cycle
41
503
1
0
6
2
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
2
0
MAR <-- PC
41
41
1
0
6
2
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
2
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
2
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
2
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
2
0
PC <-- PC + 1
42
83
141821005856
53280
33
2
0
End of Fetch Cycle
42
83
141821005856
53280
33
2
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
2
0
End of Decode Cycle
42
83
141821005856
53280
33
2
0
STAGE: Execute
MBR <-- AC
42
83
2
53280
33
2
0
M[83] <-- MBR
W
83 2
Printing
42
83
2
53280
33
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
2
53280
13
2
0
MAR <-- IBR[8:19]
42
32
2
53280
13
2
0
Clearing IBR
42
32
2
0
13
2
0
Printing
42
32
2
0
13
2
0
End of Partial Fetch Cycle
42
32
2
0
13
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
2
0
13
2
0
End of Partial Decode Cycle
42
32
2
0
13
2
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
2
0
13
2
0
End of Partial Execute Cycle
32
32
2
0
13
2
0
End of Execute Cycle
32
32
2
0
13
2
0
STAGE: FETCH
Printing Registers
32
32
2
0
13
2
0
MAR <-- PC
32
32
2
0
13
2
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
2
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
2
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
2
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
2
0
PC <-- PC + 1
33
83
8677027882
61482
2
2
0
End of Fetch Cycle
33
83
8677027882
61482
2
2
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
2
0
End of Decode Cycle
33
83
8677027882
61482
2
2
0
STAGE: Execute
Reading
R
83 2
Printing
33
83
2
61482
2
2
0
MBR <-- -MBR
33
83
2
61482
2
2
0
AC <-- MBR
33
83
2
61482
2
2
0
Printing
33
83
2
61482
2
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
2
61482
15
2
0
MAR <-- IBR[8:19]
33
42
2
61482
15
2
0
Clearing IBR
33
42
2
0
15
2
0
Printing
33
42
2
0
15
2
0
End of Partial Fetch Cycle
33
42
2
0
15
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
2
0
15
2
0
End of Partial Decode Cycle
33
42
2
0
15
2
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
2
0
15
2
0
End of Execute Cycle
33
42
2
0
15
2
0
STAGE: FETCH
Printing Registers
33
42
2
0
15
2
0
MAR <-- PC
33
33
2
0
15
2
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
2
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
2
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
2
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
2
0
PC <-- PC + 1
34
83
4382024183
25079
1
2
0
End of Fetch Cycle
34
83
4382024183
25079
1
2
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
2
0
End of Decode Cycle
34
83
4382024183
25079
1
2
0
STAGE: Execute
Reading
R
83 2
Printing
34
83
2
25079
1
2
0
AC <-- MBR
34
83
2
25079
1
2
0
Printing
34
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
2
25079
6
2
0
MAR <-- IBR[8:19]
34
503
2
25079
6
2
0
Clearing IBR
34
503
2
0
6
2
0
Printing
34
503
2
0
6
2
0
End of Partial Fetch Cycle
34
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
2
0
6
2
0
End of Partial Decode Cycle
34
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
2
0
AC <-- AC - MBR
34
503
1
0
6
1
0
End of Partial Execute Cycle
34
503
1
0
6
1
0
End of Execute Cycle
34
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
1
0
MAR <-- PC
34
34
1
0
6
1
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
1
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
1
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
1
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
1
0
PC <-- PC + 1
35
500
21999198243
73763
5
1
0
End of Fetch Cycle
35
500
21999198243
73763
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
1
0
End of Decode Cycle
35
500
21999198243
73763
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
1
0
AC <-- AC + MBR
35
500
101
73763
5
102
0
Printing
35
500
101
73763
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
102
0
MAR <-- IBR[8:19]
35
35
101
73763
18
102
0
Clearing IBR
35
35
101
0
18
102
0
Printing
35
35
101
0
18
102
0
End of Partial Fetch Cycle
35
35
101
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
102
0
End of Partial Decode Cycle
35
35
101
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
102
0
18
102
0
MEM[8:19]
W
35 8696909908
End of Partial Execute Cycle
35
35
102
0
18
102
0
End of Execute Cycle
35
35
102
0
18
102
0
STAGE: FETCH
Printing Registers
35
35
102
0
18
102
0
MAR <-- PC
35
35
102
0
18
102
0
Reading from memory
R
35 8696909908
MBR <-- M[35]
35
35
8696909908
0
18
102
0
IBR <-- MBR[20:39]
35
35
8696909908
20564
18
102
0
IR <-- MBR[0:7]
35
35
8696909908
20564
2
102
0
MAR <-- MBR[8:19]
35
102
8696909908
20564
2
102
0
PC <-- PC + 1
36
102
8696909908
20564
2
102
0
End of Fetch Cycle
36
102
8696909908
20564
2
102
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
102
8696909908
20564
2
102
0
End of Decode Cycle
36
102
8696909908
20564
2
102
0
STAGE: Execute
Reading
R
102 55
Printing
36
102
55
20564
2
102
0
MBR <-- -MBR
36
102
55
20564
2
102
0
AC <-- MBR
36
102
55
20564
2
55
0
Printing
36
102
55
20564
2
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
102
55
20564
5
55
0
MAR <-- IBR[8:19]
36
84
55
20564
5
55
0
Clearing IBR
36
84
55
0
5
55
0
Printing
36
84
55
0
5
55
0
End of Partial Fetch Cycle
36
84
55
0
5
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
55
0
5
55
0
End of Partial Decode Cycle
36
84
55
0
5
55
0
STAGE: Partial Execute Cycle
Reading
R
84 45
Printing
36
84
45
0
5
55
0
AC <-- AC + MBR
36
84
45
0
5
10
0
End of Partial Execute Cycle
36
84
45
0
5
10
0
End of Execute Cycle
36
84
45
0
5
10
0
STAGE: FETCH
Printing Registers
36
84
45
0
5
10
0
MAR <-- PC
36
36
45
0
5
10
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
10
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
10
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
10
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
10
0
PC <-- PC + 1
37
42
64468553811
4179
15
10
0
End of Fetch Cycle
37
42
64468553811
4179
15
10
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
10
0
End of Decode Cycle
37
42
64468553811
4179
15
10
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
10
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
10
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
10
0
Clearing IBR
37
83
64468553811
0
1
10
0
Printing
37
83
64468553811
0
1
10
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
10
0
End of Partial Decode Cycle
37
83
64468553811
0
1
10
0
STAGE: Partial Execute Cycle
Reading
R
83 2
Printing
37
83
2
0
1
10
0
AC <-- MBR
37
83
2
0
1
2
0
End of Partial Execute Cycle
37
83
2
0
1
2
0
End of Execute Cycle
37
83
2
0
1
2
0
STAGE: FETCH
Printing Registers
37
83
2
0
1
2
0
MAR <-- PC
37
37
2
0
1
2
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
2
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
2
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
2
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
2
0
PC <-- PC + 1
38
500
21999202343
77863
5
2
0
End of Fetch Cycle
38
500
21999202343
77863
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
2
0
End of Decode Cycle
38
500
21999202343
77863
5
2
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
2
0
AC <-- AC + MBR
38
500
101
77863
5
103
0
Printing
38
500
101
77863
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
103
0
MAR <-- IBR[8:19]
38
39
101
77863
19
103
0
Clearing IBR
38
39
101
0
19
103
0
Printing
38
39
101
0
19
103
0
End of Partial Fetch Cycle
38
39
101
0
19
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
103
0
End of Partial Decode Cycle
38
39
101
0
19
103
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
103
0
19
103
0
MEM[28:39]
W
39 4403105895
End of Partial Execute Cycle
38
39
103
0
19
103
0
End of Execute Cycle
38
39
103
0
19
103
0
STAGE: FETCH
Printing Registers
38
39
103
0
19
103
0
MAR <-- PC
38
38
103
0
19
103
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
103
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
103
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
103
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
103
0
PC <-- PC + 1
39
503
26297311271
73767
6
103
0
End of Fetch Cycle
39
503
26297311271
73767
6
103
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
103
0
End of Decode Cycle
39
503
26297311271
73767
6
103
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
103
0
AC <-- AC - MBR
39
503
1
73767
6
102
0
Printing
39
503
1
73767
6
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
102
0
MAR <-- IBR[8:19]
39
39
1
73767
18
102
0
Clearing IBR
39
39
1
0
18
102
0
Printing
39
39
1
0
18
102
0
End of Partial Fetch Cycle
39
39
1
0
18
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
102
0
End of Partial Decode Cycle
39
39
1
0
18
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
102
0
18
102
0
MEM[8:19]
W
39 4402057319
End of Partial Execute Cycle
39
39
102
0
18
102
0
End of Execute Cycle
39
39
102
0
18
102
0
STAGE: FETCH
Printing Registers
39
39
102
0
18
102
0
MAR <-- PC
39
39
102
0
18
102
0
Reading from memory
R
39 4402057319
MBR <-- M[39]
39
39
4402057319
0
18
102
0
IBR <-- MBR[20:39]
39
39
4402057319
135271
18
102
0
IR <-- MBR[0:7]
39
39
4402057319
135271
1
102
0
MAR <-- MBR[8:19]
39
102
4402057319
135271
1
102
0
PC <-- PC + 1
40
102
4402057319
135271
1
102
0
End of Fetch Cycle
40
102
4402057319
135271
1
102
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
102
4402057319
135271
1
102
0
End of Decode Cycle
40
102
4402057319
135271
1
102
0
STAGE: Execute
Reading
R
102 55
Printing
40
102
55
135271
1
102
0
AC <-- MBR
40
102
55
135271
1
55
0
Printing
40
102
55
135271
1
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
102
55
135271
33
55
0
MAR <-- IBR[8:19]
40
103
55
135271
33
55
0
Clearing IBR
40
103
55
0
33
55
0
Printing
40
103
55
0
33
55
0
End of Partial Fetch Cycle
40
103
55
0
33
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
103
55
0
33
55
0
End of Partial Decode Cycle
40
103
55
0
33
55
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
103
55
0
33
55
0
M[103] <-- MBR
W
103 55
End of Partial Execute Cycle
40
103
55
0
33
55
0
End of Execute Cycle
40
103
55
0
33
55
0
STAGE: FETCH
Printing Registers
40
103
55
0
33
55
0
MAR <-- PC
40
40
55
0
33
55
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
55
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
55
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
55
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
55
0
PC <-- PC + 1
41
83
4382024183
25079
1
55
0
End of Fetch Cycle
41
83
4382024183
25079
1
55
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
55
0
End of Decode Cycle
41
83
4382024183
25079
1
55
0
STAGE: Execute
Reading
R
83 2
Printing
41
83
2
25079
1
55
0
AC <-- MBR
41
83
2
25079
1
2
0
Printing
41
83
2
25079
1
2
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
2
25079
6
2
0
MAR <-- IBR[8:19]
41
503
2
25079
6
2
0
Clearing IBR
41
503
2
0
6
2
0
Printing
41
503
2
0
6
2
0
End of Partial Fetch Cycle
41
503
2
0
6
2
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
2
0
6
2
0
End of Partial Decode Cycle
41
503
2
0
6
2
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
2
0
AC <-- AC - MBR
41
503
1
0
6
1
0
End of Partial Execute Cycle
41
503
1
0
6
1
0
End of Execute Cycle
41
503
1
0
6
1
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
1
0
MAR <-- PC
41
41
1
0
6
1
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
1
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
1
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
1
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
1
0
PC <-- PC + 1
42
83
141821005856
53280
33
1
0
End of Fetch Cycle
42
83
141821005856
53280
33
1
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
1
0
End of Decode Cycle
42
83
141821005856
53280
33
1
0
STAGE: Execute
MBR <-- AC
42
83
1
53280
33
1
0
M[83] <-- MBR
W
83 1
Printing
42
83
1
53280
33
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
1
53280
13
1
0
MAR <-- IBR[8:19]
42
32
1
53280
13
1
0
Clearing IBR
42
32
1
0
13
1
0
Printing
42
32
1
0
13
1
0
End of Partial Fetch Cycle
42
32
1
0
13
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
1
0
13
1
0
End of Partial Decode Cycle
42
32
1
0
13
1
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
1
0
13
1
0
End of Partial Execute Cycle
32
32
1
0
13
1
0
End of Execute Cycle
32
32
1
0
13
1
0
STAGE: FETCH
Printing Registers
32
32
1
0
13
1
0
MAR <-- PC
32
32
1
0
13
1
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
1
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
1
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
1
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
1
0
PC <-- PC + 1
33
83
8677027882
61482
2
1
0
End of Fetch Cycle
33
83
8677027882
61482
2
1
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
1
0
End of Decode Cycle
33
83
8677027882
61482
2
1
0
STAGE: Execute
Reading
R
83 1
Printing
33
83
1
61482
2
1
0
MBR <-- -MBR
33
83
1
61482
2
1
0
AC <-- MBR
33
83
1
61482
2
1
0
Printing
33
83
1
61482
2
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
1
61482
15
1
0
MAR <-- IBR[8:19]
33
42
1
61482
15
1
0
Clearing IBR
33
42
1
0
15
1
0
Printing
33
42
1
0
15
1
0
End of Partial Fetch Cycle
33
42
1
0
15
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
1
0
15
1
0
End of Partial Decode Cycle
33
42
1
0
15
1
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
33
42
1
0
15
1
0
End of Execute Cycle
33
42
1
0
15
1
0
STAGE: FETCH
Printing Registers
33
42
1
0
15
1
0
MAR <-- PC
33
33
1
0
15
1
0
Reading from memory
R
33 4382024183
MBR <-- M[33]
33
33
4382024183
0
15
1
0
IBR <-- MBR[20:39]
33
33
4382024183
25079
15
1
0
IR <-- MBR[0:7]
33
33
4382024183
25079
1
1
0
MAR <-- MBR[8:19]
33
83
4382024183
25079
1
1
0
PC <-- PC + 1
34
83
4382024183
25079
1
1
0
End of Fetch Cycle
34
83
4382024183
25079
1
1
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
34
83
4382024183
25079
1
1
0
End of Decode Cycle
34
83
4382024183
25079
1
1
0
STAGE: Execute
Reading
R
83 1
Printing
34
83
1
25079
1
1
0
AC <-- MBR
34
83
1
25079
1
1
0
Printing
34
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
34
83
1
25079
6
1
0
MAR <-- IBR[8:19]
34
503
1
25079
6
1
0
Clearing IBR
34
503
1
0
6
1
0
Printing
34
503
1
0
6
1
0
End of Partial Fetch Cycle
34
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
34
503
1
0
6
1
0
End of Partial Decode Cycle
34
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
34
503
1
0
6
1
0
AC <-- AC - MBR
34
503
1
0
6
0
0
End of Partial Execute Cycle
34
503
1
0
6
0
0
End of Execute Cycle
34
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
34
503
1
0
6
0
0
MAR <-- PC
34
34
1
0
6
0
0
Reading from memory
R
34 21999198243
MBR <-- M[34]
34
34
21999198243
0
6
0
0
IBR <-- MBR[20:39]
34
34
21999198243
73763
6
0
0
IR <-- MBR[0:7]
34
34
21999198243
73763
5
0
0
MAR <-- MBR[8:19]
34
500
21999198243
73763
5
0
0
PC <-- PC + 1
35
500
21999198243
73763
5
0
0
End of Fetch Cycle
35
500
21999198243
73763
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
35
500
21999198243
73763
5
0
0
End of Decode Cycle
35
500
21999198243
73763
5
0
0
STAGE: Execute
Reading
R
500 101
Printing
35
500
101
73763
5
0
0
AC <-- AC + MBR
35
500
101
73763
5
101
0
Printing
35
500
101
73763
5
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
35
500
101
73763
18
101
0
MAR <-- IBR[8:19]
35
35
101
73763
18
101
0
Clearing IBR
35
35
101
0
18
101
0
Printing
35
35
101
0
18
101
0
End of Partial Fetch Cycle
35
35
101
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
35
35
101
0
18
101
0
End of Partial Decode Cycle
35
35
101
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
35
35
101
0
18
101
0
MEM[8:19]
W
35 8695861332
End of Partial Execute Cycle
35
35
101
0
18
101
0
End of Execute Cycle
35
35
101
0
18
101
0
STAGE: FETCH
Printing Registers
35
35
101
0
18
101
0
MAR <-- PC
35
35
101
0
18
101
0
Reading from memory
R
35 8695861332
MBR <-- M[35]
35
35
8695861332
0
18
101
0
IBR <-- MBR[20:39]
35
35
8695861332
20564
18
101
0
IR <-- MBR[0:7]
35
35
8695861332
20564
2
101
0
MAR <-- MBR[8:19]
35
101
8695861332
20564
2
101
0
PC <-- PC + 1
36
101
8695861332
20564
2
101
0
End of Fetch Cycle
36
101
8695861332
20564
2
101
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
36
101
8695861332
20564
2
101
0
End of Decode Cycle
36
101
8695861332
20564
2
101
0
STAGE: Execute
Reading
R
101 50
Printing
36
101
50
20564
2
101
0
MBR <-- -MBR
36
101
50
20564
2
101
0
AC <-- MBR
36
101
50
20564
2
50
0
Printing
36
101
50
20564
2
50
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
36
101
50
20564
5
50
0
MAR <-- IBR[8:19]
36
84
50
20564
5
50
0
Clearing IBR
36
84
50
0
5
50
0
Printing
36
84
50
0
5
50
0
End of Partial Fetch Cycle
36
84
50
0
5
50
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
36
84
50
0
5
50
0
End of Partial Decode Cycle
36
84
50
0
5
50
0
STAGE: Partial Execute Cycle
Reading
R
84 45
Printing
36
84
45
0
5
50
0
AC <-- AC + MBR
36
84
45
0
5
5
0
End of Partial Execute Cycle
36
84
45
0
5
5
0
End of Execute Cycle
36
84
45
0
5
5
0
STAGE: FETCH
Printing Registers
36
84
45
0
5
5
0
MAR <-- PC
36
36
45
0
5
5
0
Reading from memory
R
36 64468553811
MBR <-- M[36]
36
36
64468553811
0
5
5
0
IBR <-- MBR[20:39]
36
36
64468553811
4179
5
5
0
IR <-- MBR[0:7]
36
36
64468553811
4179
15
5
0
MAR <-- MBR[8:19]
36
42
64468553811
4179
15
5
0
PC <-- PC + 1
37
42
64468553811
4179
15
5
0
End of Fetch Cycle
37
42
64468553811
4179
15
5
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
37
42
64468553811
4179
15
5
0
End of Decode Cycle
37
42
64468553811
4179
15
5
0
STAGE: Execute
Printing
37
42
64468553811
4179
15
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
37
42
64468553811
4179
1
5
0
MAR <-- IBR[8:19]
37
83
64468553811
4179
1
5
0
Clearing IBR
37
83
64468553811
0
1
5
0
Printing
37
83
64468553811
0
1
5
0
End of Partial Fetch Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
37
83
64468553811
0
1
5
0
End of Partial Decode Cycle
37
83
64468553811
0
1
5
0
STAGE: Partial Execute Cycle
Reading
R
83 1
Printing
37
83
1
0
1
5
0
AC <-- MBR
37
83
1
0
1
1
0
End of Partial Execute Cycle
37
83
1
0
1
1
0
End of Execute Cycle
37
83
1
0
1
1
0
STAGE: FETCH
Printing Registers
37
83
1
0
1
1
0
MAR <-- PC
37
37
1
0
1
1
0
Reading from memory
R
37 21999202343
MBR <-- M[37]
37
37
21999202343
0
1
1
0
IBR <-- MBR[20:39]
37
37
21999202343
77863
1
1
0
IR <-- MBR[0:7]
37
37
21999202343
77863
5
1
0
MAR <-- MBR[8:19]
37
500
21999202343
77863
5
1
0
PC <-- PC + 1
38
500
21999202343
77863
5
1
0
End of Fetch Cycle
38
500
21999202343
77863
5
1
0
STAGE: DECODE
Decoded Opcode : ADD_MX
38
500
21999202343
77863
5
1
0
End of Decode Cycle
38
500
21999202343
77863
5
1
0
STAGE: Execute
Reading
R
500 101
Printing
38
500
101
77863
5
1
0
AC <-- AC + MBR
38
500
101
77863
5
102
0
Printing
38
500
101
77863
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
38
500
101
77863
19
102
0
MAR <-- IBR[8:19]
38
39
101
77863
19
102
0
Clearing IBR
38
39
101
0
19
102
0
Printing
38
39
101
0
19
102
0
End of Partial Fetch Cycle
38
39
101
0
19
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_28_39
38
39
101
0
19
102
0
End of Partial Decode Cycle
38
39
101
0
19
102
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
38
39
102
0
19
102
0
MEM[28:39]
W
39 4402057318
End of Partial Execute Cycle
38
39
102
0
19
102
0
End of Execute Cycle
38
39
102
0
19
102
0
STAGE: FETCH
Printing Registers
38
39
102
0
19
102
0
MAR <-- PC
38
38
102
0
19
102
0
Reading from memory
R
38 26297311271
MBR <-- M[38]
38
38
26297311271
0
19
102
0
IBR <-- MBR[20:39]
38
38
26297311271
73767
19
102
0
IR <-- MBR[0:7]
38
38
26297311271
73767
6
102
0
MAR <-- MBR[8:19]
38
503
26297311271
73767
6
102
0
PC <-- PC + 1
39
503
26297311271
73767
6
102
0
End of Fetch Cycle
39
503
26297311271
73767
6
102
0
STAGE: DECODE
Decoded Opcode : SUB_MX
39
503
26297311271
73767
6
102
0
End of Decode Cycle
39
503
26297311271
73767
6
102
0
STAGE: Execute
Reading
R
503 1
Printing
39
503
1
73767
6
102
0
AC <-- AC - MBR
39
503
1
73767
6
101
0
Printing
39
503
1
73767
6
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
39
503
1
73767
18
101
0
MAR <-- IBR[8:19]
39
39
1
73767
18
101
0
Clearing IBR
39
39
1
0
18
101
0
Printing
39
39
1
0
18
101
0
End of Partial Fetch Cycle
39
39
1
0
18
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX_8_19
39
39
1
0
18
101
0
End of Partial Decode Cycle
39
39
1
0
18
101
0
STAGE: Partial Execute Cycle
MBR <-- AC[28:39]
39
39
101
0
18
101
0
MEM[8:19]
W
39 4401008742
End of Partial Execute Cycle
39
39
101
0
18
101
0
End of Execute Cycle
39
39
101
0
18
101
0
STAGE: FETCH
Printing Registers
39
39
101
0
18
101
0
MAR <-- PC
39
39
101
0
18
101
0
Reading from memory
R
39 4401008742
MBR <-- M[39]
39
39
4401008742
0
18
101
0
IBR <-- MBR[20:39]
39
39
4401008742
135270
18
101
0
IR <-- MBR[0:7]
39
39
4401008742
135270
1
101
0
MAR <-- MBR[8:19]
39
101
4401008742
135270
1
101
0
PC <-- PC + 1
40
101
4401008742
135270
1
101
0
End of Fetch Cycle
40
101
4401008742
135270
1
101
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
40
101
4401008742
135270
1
101
0
End of Decode Cycle
40
101
4401008742
135270
1
101
0
STAGE: Execute
Reading
R
101 50
Printing
40
101
50
135270
1
101
0
AC <-- MBR
40
101
50
135270
1
50
0
Printing
40
101
50
135270
1
50
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
40
101
50
135270
33
50
0
MAR <-- IBR[8:19]
40
102
50
135270
33
50
0
Clearing IBR
40
102
50
0
33
50
0
Printing
40
102
50
0
33
50
0
End of Partial Fetch Cycle
40
102
50
0
33
50
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
40
102
50
0
33
50
0
End of Partial Decode Cycle
40
102
50
0
33
50
0
STAGE: Partial Execute Cycle
MBR <-- AC
40
102
50
0
33
50
0
M[102] <-- MBR
W
102 50
End of Partial Execute Cycle
40
102
50
0
33
50
0
End of Execute Cycle
40
102
50
0
33
50
0
STAGE: FETCH
Printing Registers
40
102
50
0
33
50
0
MAR <-- PC
40
40
50
0
33
50
0
Reading from memory
R
40 4382024183
MBR <-- M[40]
40
40
4382024183
0
33
50
0
IBR <-- MBR[20:39]
40
40
4382024183
25079
33
50
0
IR <-- MBR[0:7]
40
40
4382024183
25079
1
50
0
MAR <-- MBR[8:19]
40
83
4382024183
25079
1
50
0
PC <-- PC + 1
41
83
4382024183
25079
1
50
0
End of Fetch Cycle
41
83
4382024183
25079
1
50
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
41
83
4382024183
25079
1
50
0
End of Decode Cycle
41
83
4382024183
25079
1
50
0
STAGE: Execute
Reading
R
83 1
Printing
41
83
1
25079
1
50
0
AC <-- MBR
41
83
1
25079
1
1
0
Printing
41
83
1
25079
1
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
41
83
1
25079
6
1
0
MAR <-- IBR[8:19]
41
503
1
25079
6
1
0
Clearing IBR
41
503
1
0
6
1
0
Printing
41
503
1
0
6
1
0
End of Partial Fetch Cycle
41
503
1
0
6
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
41
503
1
0
6
1
0
End of Partial Decode Cycle
41
503
1
0
6
1
0
STAGE: Partial Execute Cycle
Reading
R
503 1
Printing
41
503
1
0
6
1
0
AC <-- AC - MBR
41
503
1
0
6
0
0
End of Partial Execute Cycle
41
503
1
0
6
0
0
End of Execute Cycle
41
503
1
0
6
0
0
STAGE: FETCH
Printing Registers
41
503
1
0
6
0
0
MAR <-- PC
41
41
1
0
6
0
0
Reading from memory
R
41 141821005856
MBR <-- M[41]
41
41
141821005856
0
6
0
0
IBR <-- MBR[20:39]
41
41
141821005856
53280
6
0
0
IR <-- MBR[0:7]
41
41
141821005856
53280
33
0
0
MAR <-- MBR[8:19]
41
83
141821005856
53280
33
0
0
PC <-- PC + 1
42
83
141821005856
53280
33
0
0
End of Fetch Cycle
42
83
141821005856
53280
33
0
0
STAGE: DECODE
Decoded Opcode : STOR_MX
42
83
141821005856
53280
33
0
0
End of Decode Cycle
42
83
141821005856
53280
33
0
0
STAGE: Execute
MBR <-- AC
42
83
0
53280
33
0
0
M[83] <-- MBR
W
83 0
Printing
42
83
0
53280
33
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
42
83
0
53280
13
0
0
MAR <-- IBR[8:19]
42
32
0
53280
13
0
0
Clearing IBR
42
32
0
0
13
0
0
Printing
42
32
0
0
13
0
0
End of Partial Fetch Cycle
42
32
0
0
13
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
42
32
0
0
13
0
0
End of Partial Decode Cycle
42
32
0
0
13
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
32
32
0
0
13
0
0
End of Partial Execute Cycle
32
32
0
0
13
0
0
End of Execute Cycle
32
32
0
0
13
0
0
STAGE: FETCH
Printing Registers
32
32
0
0
13
0
0
MAR <-- PC
32
32
0
0
13
0
0
Reading from memory
R
32 8677027882
MBR <-- M[32]
32
32
8677027882
0
13
0
0
IBR <-- MBR[20:39]
32
32
8677027882
61482
13
0
0
IR <-- MBR[0:7]
32
32
8677027882
61482
2
0
0
MAR <-- MBR[8:19]
32
83
8677027882
61482
2
0
0
PC <-- PC + 1
33
83
8677027882
61482
2
0
0
End of Fetch Cycle
33
83
8677027882
61482
2
0
0
STAGE: DECODE
Decoded Opcode : LOAD_NEG_MX
33
83
8677027882
61482
2
0
0
End of Decode Cycle
33
83
8677027882
61482
2
0
0
STAGE: Execute
Reading
R
83 0
Printing
33
83
0
61482
2
0
0
MBR <-- -MBR
33
83
0
61482
2
0
0
AC <-- MBR
33
83
0
61482
2
0
0
Printing
33
83
0
61482
2
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
33
83
0
61482
15
0
0
MAR <-- IBR[8:19]
33
42
0
61482
15
0
0
Clearing IBR
33
42
0
0
15
0
0
Printing
33
42
0
0
15
0
0
End of Partial Fetch Cycle
33
42
0
0
15
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
33
42
0
0
15
0
0
End of Partial Decode Cycle
33
42
0
0
15
0
0
STAGE: Partial Execute Cycle
PC <-- MAR
42
42
0
0
15
0
0
End of Partial Execute Cycle
42
42
0
0
15
0
0
End of Execute Cycle
42
42
0
0
15
0
0
STAGE: FETCH
Printing Registers
42
42
0
0
15
0
0
MAR <-- PC
42
42
0
0
15
0
0
Reading from memory
R
42 4382020084
MBR <-- M[42]
42
42
4382020084
0
15
0
0
IBR <-- MBR[20:39]
42
42
4382020084
20980
15
0
0
IR <-- MBR[0:7]
42
42
4382020084
20980
1
0
0
MAR <-- MBR[8:19]
42
83
4382020084
20980
1
0
0
PC <-- PC + 1
43
83
4382020084
20980
1
0
0
End of Fetch Cycle
43
83
4382020084
20980
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
43
83
4382020084
20980
1
0
0
End of Decode Cycle
43
83
4382020084
20980
1
0
0
STAGE: Execute
Reading
R
83 0
Printing
43
83
0
20980
1
0
0
AC <-- MBR
43
83
0
20980
1
0
0
Printing
43
83
0
20980
1
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
43
83
0
20980
5
0
0
MAR <-- IBR[8:19]
43
500
0
20980
5
0
0
Clearing IBR
43
500
0
0
5
0
0
Printing
43
500
0
0
5
0
0
End of Partial Fetch Cycle
43
500
0
0
5
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
43
500
0
0
5
0
0
End of Partial Decode Cycle
43
500
0
0
5
0
0
STAGE: Partial Execute Cycle
Reading
R
500 101
Printing
43
500
101
0
5
0
0
AC <-- AC + MBR
43
500
101
0
5
101
0
End of Partial Execute Cycle
43
500
101
0
5
101
0
End of Execute Cycle
43
500
101
0
5
101
0
STAGE: FETCH
Printing Registers
43
500
101
0
5
101
0
MAR <-- PC
43
43
101
0
5
101
0
Reading from memory
R
43 77355552852
MBR <-- M[43]
43
43
77355552852
0
5
101
0
IBR <-- MBR[20:39]
43
43
77355552852
4180
5
101
0
IR <-- MBR[0:7]
43
43
77355552852
4180
18
101
0
MAR <-- MBR[8:19]
43
44
77355552852
4180
18
101
0
PC <-- PC + 1
44
44
77355552852
4180
18
101
0
End of Fetch Cycle
44
44
77355552852
4180
18
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_8_19
44
44
77355552852
4180
18
101
0
End of Decode Cycle
44
44
77355552852
4180
18
101
0
STAGE: Execute
MBR <-- AC[28:39]
44
44
101
4180
18
101
0
MEM[8:19]
W
44 141839831122
Printing
44
44
101
4180
18
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
44
44
101
4180
1
101
0
MAR <-- IBR[8:19]
44
84
101
4180
1
101
0
Clearing IBR
44
84
101
0
1
101
0
Printing
44
84
101
0
1
101
0
End of Partial Fetch Cycle
44
84
101
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
44
84
101
0
1
101
0
End of Partial Decode Cycle
44
84
101
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
84 45
Printing
44
84
45
0
1
101
0
AC <-- MBR
44
84
45
0
1
45
0
End of Partial Execute Cycle
44
84
45
0
1
45
0
End of Execute Cycle
44
84
45
0
1
45
0
STAGE: FETCH
Printing Registers
44
84
45
0
1
45
0
MAR <-- PC
44
44
45
0
1
45
0
Reading from memory
R
44 141839831122
MBR <-- M[44]
44
44
141839831122
0
1
45
0
IBR <-- MBR[20:39]
44
44
141839831122
4178
1
45
0
IR <-- MBR[0:7]
44
44
141839831122
4178
33
45
0
MAR <-- MBR[8:19]
44
101
141839831122
4178
33
45
0
PC <-- PC + 1
45
101
141839831122
4178
33
45
0
End of Fetch Cycle
45
101
141839831122
4178
33
45
0
STAGE: DECODE
Decoded Opcode : STOR_MX
45
101
141839831122
4178
33
45
0
End of Decode Cycle
45
101
141839831122
4178
33
45
0
STAGE: Execute
MBR <-- AC
45
101
45
4178
33
45
0
M[101] <-- MBR
W
101 45
Printing
45
101
45
4178
33
45
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
45
101
45
4178
1
45
0
MAR <-- IBR[8:19]
45
82
45
4178
1
45
0
Clearing IBR
45
82
45
0
1
45
0
Printing
45
82
45
0
1
45
0
End of Partial Fetch Cycle
45
82
45
0
1
45
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
45
82
45
0
1
45
0
End of Partial Decode Cycle
45
82
45
0
1
45
0
STAGE: Partial Execute Cycle
Reading
R
82 4
Printing
45
82
4
0
1
45
0
AC <-- MBR
45
82
4
0
1
4
0
End of Partial Execute Cycle
45
82
4
0
1
4
0
End of Execute Cycle
45
82
4
0
1
4
0
STAGE: FETCH
Printing Registers
45
82
4
0
1
4
0
MAR <-- PC
45
45
4
0
1
4
0
Reading from memory
R
45 22002405458
MBR <-- M[45]
45
45
22002405458
0
1
4
0
IBR <-- MBR[20:39]
45
45
22002405458
135250
1
4
0
IR <-- MBR[0:7]
45
45
22002405458
135250
5
4
0
MAR <-- MBR[8:19]
45
503
22002405458
135250
5
4
0
PC <-- PC + 1
46
503
22002405458
135250
5
4
0
End of Fetch Cycle
46
503
22002405458
135250
5
4
0
STAGE: DECODE
Decoded Opcode : ADD_MX
46
503
22002405458
135250
5
4
0
End of Decode Cycle
46
503
22002405458
135250
5
4
0
STAGE: Execute
Reading
R
503 1
Printing
46
503
1
135250
5
4
0
AC <-- AC + MBR
46
503
1
135250
5
5
0
Printing
46
503
1
135250
5
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
46
503
1
135250
33
5
0
MAR <-- IBR[8:19]
46
82
1
135250
33
5
0
Clearing IBR
46
82
1
0
33
5
0
Printing
46
82
1
0
33
5
0
End of Partial Fetch Cycle
46
82
1
0
33
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
46
82
1
0
33
5
0
End of Partial Decode Cycle
46
82
1
0
33
5
0
STAGE: Partial Execute Cycle
MBR <-- AC
46
82
5
0
33
5
0
M[82] <-- MBR
W
82 5
End of Partial Execute Cycle
46
82
5
0
33
5
0
End of Execute Cycle
46
82
5
0
33
5
0
STAGE: FETCH
Printing Registers
46
82
5
0
33
5
0
MAR <-- PC
46
46
5
0
33
5
0
Reading from memory
R
46 55862886400
MBR <-- M[46]
46
46
55862886400
0
33
5
0
IBR <-- MBR[20:39]
46
46
55862886400
0
33
5
0
IR <-- MBR[0:7]
46
46
55862886400
0
13
5
0
MAR <-- MBR[8:19]
46
27
55862886400
0
13
5
0
PC <-- PC + 1
47
27
55862886400
0
13
5
0
End of Fetch Cycle
47
27
55862886400
0
13
5
0
STAGE: DECODE
Decoded Opcode : JUMP_MX_0_19
47
27
55862886400
0
13
5
0
End of Decode Cycle
47
27
55862886400
0
13
5
0
STAGE: Execute
PC <-- MAR
27
27
55862886400
0
13
5
0
Printing
27
27
55862886400
0
13
5
0
Clearing IBR
27
27
55862886400
0
13
5
0
End of Execute Cycle
27
27
55862886400
0
13
5
0
STAGE: FETCH
Printing Registers
27
27
55862886400
0
13
5
0
MAR <-- PC
27
27
55862886400
0
13
5
0
Reading from memory
R
27 4380975184
MBR <-- M[27]
27
27
4380975184
0
13
5
0
IBR <-- MBR[20:39]
27
27
4380975184
24656
13
5
0
IR <-- MBR[0:7]
27
27
4380975184
24656
1
5
0
MAR <-- MBR[8:19]
27
82
4380975184
24656
1
5
0
PC <-- PC + 1
28
82
4380975184
24656
1
5
0
End of Fetch Cycle
28
82
4380975184
24656
1
5
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
28
82
4380975184
24656
1
5
0
End of Decode Cycle
28
82
4380975184
24656
1
5
0
STAGE: Execute
Reading
R
82 5
Printing
28
82
5
24656
1
5
0
AC <-- MBR
28
82
5
24656
1
5
0
Printing
28
82
5
24656
1
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
28
82
5
24656
6
5
0
MAR <-- IBR[8:19]
28
80
5
24656
6
5
0
Clearing IBR
28
80
5
0
6
5
0
Printing
28
80
5
0
6
5
0
End of Partial Fetch Cycle
28
80
5
0
6
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
28
80
5
0
6
5
0
End of Partial Decode Cycle
28
80
5
0
6
5
0
STAGE: Partial Execute Cycle
Reading
R
80 5
Printing
28
80
5
0
6
5
0
AC <-- AC - MBR
28
80
5
0
6
0
0
End of Partial Execute Cycle
28
80
5
0
6
0
0
End of Execute Cycle
28
80
5
0
6
0
0
STAGE: FETCH
Printing Registers
28
80
5
0
6
0
0
MAR <-- PC
28
28
5
0
6
0
0
Reading from memory
R
28 64473796690
MBR <-- M[28]
28
28
64473796690
0
6
0
0
IBR <-- MBR[20:39]
28
28
64473796690
4178
6
0
0
IR <-- MBR[0:7]
28
28
64473796690
4178
15
0
0
MAR <-- MBR[8:19]
28
47
64473796690
4178
15
0
0
PC <-- PC + 1
29
47
64473796690
4178
15
0
0
End of Fetch Cycle
29
47
64473796690
4178
15
0
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_MX_0_19
29
47
64473796690
4178
15
0
0
End of Decode Cycle
29
47
64473796690
4178
15
0
0
STAGE: Execute
PC <-- MAR
47
47
64473796690
4178
15
0
0
Printing
47
47
64473796690
4178
15
0
0
Clearing IBR
47
47
64473796690
0
15
0
0
End of Execute Cycle
47
47
64473796690
0
15
0
0
STAGE: FETCH
Printing Registers
47
47
64473796690
0
15
0
0
MAR <-- PC
47
47
64473796690
0
15
0
0
Reading from memory
R
47 4378874355
MBR <-- M[47]
47
47
4378874355
0
15
0
0
IBR <-- MBR[20:39]
47
47
4378874355
20979
15
0
0
IR <-- MBR[0:7]
47
47
4378874355
20979
1
0
0
MAR <-- MBR[8:19]
47
80
4378874355
20979
1
0
0
PC <-- PC + 1
48
80
4378874355
20979
1
0
0
End of Fetch Cycle
48
80
4378874355
20979
1
0
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
48
80
4378874355
20979
1
0
0
End of Decode Cycle
48
80
4378874355
20979
1
0
0
STAGE: Execute
Reading
R
80 5
Printing
48
80
5
20979
1
0
0
AC <-- MBR
48
80
5
20979
1
5
0
Printing
48
80
5
20979
1
5
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
48
80
5
20979
5
5
0
MAR <-- IBR[8:19]
48
499
5
20979
5
5
0
Clearing IBR
48
499
5
0
5
5
0
Printing
48
499
5
0
5
5
0
End of Partial Fetch Cycle
48
499
5
0
5
5
0
STAGE: Partial Decode Cycle
Decoded Opcode : ADD_MX
48
499
5
0
5
5
0
End of Partial Decode Cycle
48
499
5
0
5
5
0
STAGE: Partial Execute Cycle
Reading
R
499 100
Printing
48
499
100
0
5
5
0
AC <-- AC + MBR
48
499
100
0
5
105
0
End of Partial Execute Cycle
48
499
100
0
5
105
0
End of Execute Cycle
48
499
100
0
5
105
0
STAGE: FETCH
Printing Registers
48
499
100
0
5
105
0
MAR <-- PC
48
48
100
0
5
105
0
Reading from memory
R
48 142259257344
MBR <-- M[48]
48
48
142259257344
0
5
105
0
IBR <-- MBR[20:39]
48
48
142259257344
0
5
105
0
IR <-- MBR[0:7]
48
48
142259257344
0
33
105
0
MAR <-- MBR[8:19]
48
501
142259257344
0
33
105
0
PC <-- PC + 1
49
501
142259257344
0
33
105
0
End of Fetch Cycle
49
501
142259257344
0
33
105
0
STAGE: DECODE
Decoded Opcode : STOR_MX
49
501
142259257344
0
33
105
0
End of Decode Cycle
49
501
142259257344
0
33
105
0
STAGE: Execute
MBR <-- AC
49
501
105
0
33
105
0
M[501] <-- MBR
W
501 105
Printing
49
501
105
0
33
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
49
501
105
0
0
105
0
MAR <-- IBR[8:19]
49
0
105
0
0
105
0
Clearing IBR
49
0
105
0
0
105
0
Printing
49
0
105
0
0
105
0
End of Partial Fetch Cycle
49
0
105
0
0
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
49
0
105
0
0
105
0
End of Partial Decode Cycle
49
0
105
0
0
105
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
49
0
105
0
0
105
0
End of Execute Cycle
49
0
105
0
0
105
0
STAGE: FETCH
Printing Registers
49
0
105
0
0
105
0
MAR <-- PC
49
49
105
0
0
105
0
Reading from memory
R
49 104127844353
MBR <-- M[49]
49
49
104127844353
0
0
105
0
IBR <-- MBR[20:39]
49
49
104127844353
53249
0
105
0
IR <-- MBR[0:7]
49
49
104127844353
53249
24
105
0
MAR <-- MBR[8:19]
49
1000
104127844353
53249
24
105
0
PC <-- PC + 1
50
1000
104127844353
53249
24
105
0
End of Fetch Cycle
50
1000
104127844353
53249
24
105
0
STAGE: DECODE
Decoded Opcode : INP_MX
50
1000
104127844353
53249
24
105
0
End of Decode Cycle
50
1000
104127844353
53249
24
105
0
STAGE: Execute
MBR <-- 0
50
1000
0
53249
24
105
0
M[1000] <-- MBR
W
1000 0
Printing
50
1000
0
53249
24
105
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
50
1000
0
53249
13
105
0
MAR <-- IBR[8:19]
50
1
0
53249
13
105
0
Clearing IBR
50
1
0
0
13
105
0
Printing
50
1
0
0
13
105
0
End of Partial Fetch Cycle
50
1
0
0
13
105
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
50
1
0
0
13
105
0
End of Partial Decode Cycle
50
1
0
0
13
105
0
STAGE: Partial Execute Cycle
PC <-- MAR
1
1
0
0
13
105
0
End of Partial Execute Cycle
1
1
0
0
13
105
0
End of Execute Cycle
1
1
0
0
13
105
0
STAGE: FETCH
Printing Registers
1
1
0
0
13
105
0
MAR <-- PC
1
1
0
0
13
105
0
Reading from memory
R
1 4819280373
MBR <-- M[1]
1
1
4819280373
0
13
105
0
IBR <-- MBR[20:39]
1
1
4819280373
25077
13
105
0
IR <-- MBR[0:7]
1
1
4819280373
25077
1
105
0
MAR <-- MBR[8:19]
1
500
4819280373
25077
1
105
0
PC <-- PC + 1
2
500
4819280373
25077
1
105
0
End of Fetch Cycle
2
500
4819280373
25077
1
105
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
2
500
4819280373
25077
1
105
0
End of Decode Cycle
2
500
4819280373
25077
1
105
0
STAGE: Execute
Reading
R
500 101
Printing
2
500
101
25077
1
105
0
AC <-- MBR
2
500
101
25077
1
101
0
Printing
2
500
101
25077
1
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
2
500
101
25077
6
101
0
MAR <-- IBR[8:19]
2
501
101
25077
6
101
0
Clearing IBR
2
501
101
0
6
101
0
Printing
2
501
101
0
6
101
0
End of Partial Fetch Cycle
2
501
101
0
6
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
2
501
101
0
6
101
0
End of Partial Decode Cycle
2
501
101
0
6
101
0
STAGE: Partial Execute Cycle
Reading
R
501 105
Printing
2
501
105
0
6
101
0
AC <-- AC - MBR
2
501
105
0
6
4
0
End of Partial Execute Cycle
2
501
105
0
6
4
0
End of Execute Cycle
2
501
105
0
6
4
0
STAGE: FETCH
Printing Registers
2
501
105
0
6
4
0
MAR <-- PC
2
2
105
0
6
4
0
Reading from memory
R
2 618490040320
MBR <-- M[2]
2
2
68734226432
0
6
4
0
IBR <-- MBR[20:39]
2
2
68734226432
69632
6
4
0
IR <-- MBR[0:7]
2
2
68734226432
69632
16
4
0
MAR <-- MBR[8:19]
2
14
68734226432
69632
16
4
0
PC <-- PC + 1
3
14
68734226432
69632
16
4
0
End of Fetch Cycle
3
14
68734226432
69632
16
4
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_PLUS_MX_0_19
3
14
68734226432
69632
16
4
0
End of Decode Cycle
3
14
68734226432
69632
16
4
0
STAGE: Execute
Printing
3
14
68734226432
69632
16
4
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
3
14
68734226432
69632
17
4
0
MAR <-- IBR[8:19]
3
0
68734226432
69632
17
4
0
Clearing IBR
3
0
68734226432
0
17
4
0
Printing
3
0
68734226432
0
17
4
0
End of Partial Fetch Cycle
3
0
68734226432
0
17
4
0
STAGE: Partial Decode Cycle
Decoded Opcode : ARSH
3
0
68734226432
0
17
4
0
End of Partial Decode Cycle
3
0
68734226432
0
17
4
0
STAGE: Partial Execute Cycle
AC <-- AC a>> 1
3
0
68734226432
0
17
2
0
End of Partial Execute Cycle
3
0
68734226432
0
17
2
0
End of Execute Cycle
3
0
68734226432
0
17
2
0
STAGE: FETCH
Printing Registers
3
0
68734226432
0
17
2
0
MAR <-- PC
3
3
68734226432
0
17
2
0
Reading from memory
R
3 22000308726
MBR <-- M[3]
3
3
22000308726
0
17
2
0
IBR <-- MBR[20:39]
3
3
22000308726
135670
17
2
0
IR <-- MBR[0:7]
3
3
22000308726
135670
5
2
0
MAR <-- MBR[8:19]
3
501
22000308726
135670
5
2
0
PC <-- PC + 1
4
501
22000308726
135670
5
2
0
End of Fetch Cycle
4
501
22000308726
135670
5
2
0
STAGE: DECODE
Decoded Opcode : ADD_MX
4
501
22000308726
135670
5
2
0
End of Decode Cycle
4
501
22000308726
135670
5
2
0
STAGE: Execute
Reading
R
501 105
Printing
4
501
105
135670
5
2
0
AC <-- AC + MBR
4
501
105
135670
5
103
0
Printing
4
501
105
135670
5
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
4
501
105
135670
33
103
0
MAR <-- IBR[8:19]
4
502
105
135670
33
103
0
Clearing IBR
4
502
105
0
33
103
0
Printing
4
502
105
0
33
103
0
End of Partial Fetch Cycle
4
502
105
0
33
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
4
502
105
0
33
103
0
End of Partial Decode Cycle
4
502
105
0
33
103
0
STAGE: Partial Execute Cycle
MBR <-- AC
4
502
103
0
33
103
0
M[502] <-- MBR
W
502 103
End of Partial Execute Cycle
4
502
103
0
33
103
0
End of Execute Cycle
4
502
103
0
33
103
0
STAGE: FETCH
Printing Registers
4
502
103
0
33
103
0
MAR <-- PC
4
4
103
0
33
103
0
Reading from memory
R
4 81609621504
MBR <-- M[4]
4
4
81609621504
0
33
103
0
IBR <-- MBR[20:39]
4
4
81609621504
0
33
103
0
IR <-- MBR[0:7]
4
4
81609621504
0
19
103
0
MAR <-- MBR[8:19]
4
5
81609621504
0
19
103
0
PC <-- PC + 1
5
5
81609621504
0
19
103
0
End of Fetch Cycle
5
5
81609621504
0
19
103
0
STAGE: DECODE
Decoded Opcode : STOR_MX_28_39
5
5
81609621504
0
19
103
0
End of Decode Cycle
5
5
81609621504
0
19
103
0
STAGE: Execute
MBR <-- AC[28:39]
5
5
103
0
19
103
0
MEM[28:39]
W
5 4199
Printing
5
5
103
0
19
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
5
5
103
0
0
103
0
MAR <-- IBR[8:19]
5
0
103
0
0
103
0
Clearing IBR
5
0
103
0
0
103
0
Printing
5
0
103
0
0
103
0
End of Partial Fetch Cycle
5
0
103
0
0
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
5
0
103
0
0
103
0
End of Partial Decode Cycle
5
0
103
0
0
103
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
5
0
103
0
0
103
0
End of Execute Cycle
5
0
103
0
0
103
0
STAGE: FETCH
Printing Registers
5
0
103
0
0
103
0
MAR <-- PC
5
5
103
0
0
103
0
Reading from memory
R
5 4199
MBR <-- M[5]
5
5
4199
0
0
103
0
IBR <-- MBR[20:39]
5
5
4199
4199
0
103
0
IR <-- MBR[0:7]
5
5
4199
4199
0
103
0
MAR <-- MBR[8:19]
5
0
4199
4199
0
103
0
PC <-- PC + 1
6
0
4199
4199
0
103
0
End of Fetch Cycle
6
0
4199
4199
0
103
0
STAGE: DECODE
Decoded Opcode : NOP
6
0
4199
4199
0
103
0
End of Decode Cycle
6
0
4199
4199
0
103
0
STAGE: Execute
Printing
6
0
4199
4199
0
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
6
0
4199
4199
1
103
0
MAR <-- IBR[8:19]
6
103
4199
4199
1
103
0
Clearing IBR
6
103
4199
0
1
103
0
Printing
6
103
4199
0
1
103
0
End of Partial Fetch Cycle
6
103
4199
0
1
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
6
103
4199
0
1
103
0
End of Partial Decode Cycle
6
103
4199
0
1
103
0
STAGE: Partial Execute Cycle
Reading
R
103 55
Printing
6
103
55
0
1
103
0
AC <-- MBR
6
103
55
0
1
55
0
End of Partial Execute Cycle
6
103
55
0
1
55
0
End of Execute Cycle
6
103
55
0
1
55
0
STAGE: FETCH
Printing Registers
6
103
55
0
1
55
0
MAR <-- PC
6
6
55
0
1
55
0
Reading from memory
R
6 26818441225
MBR <-- M[6]
6
6
26818441225
0
1
55
0
IBR <-- MBR[20:39]
6
6
26818441225
61449
1
55
0
IR <-- MBR[0:7]
6
6
26818441225
61449
6
55
0
MAR <-- MBR[8:19]
6
1000
26818441225
61449
6
55
0
PC <-- PC + 1
7
1000
26818441225
61449
6
55
0
End of Fetch Cycle
7
1000
26818441225
61449
6
55
0
STAGE: DECODE
Decoded Opcode : SUB_MX
7
1000
26818441225
61449
6
55
0
End of Decode Cycle
7
1000
26818441225
61449
6
55
0
STAGE: Execute
Reading
R
1000 0
Printing
7
1000
0
61449
6
55
0
AC <-- AC - MBR
7
1000
0
61449
6
55
0
Printing
7
1000
0
61449
6
55
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
7
1000
0
61449
15
55
0
MAR <-- IBR[8:19]
7
9
0
61449
15
55
0
Clearing IBR
7
9
0
0
15
55
0
Printing
7
9
0
0
15
55
0
End of Partial Fetch Cycle
7
9
0
0
15
55
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
7
9
0
0
15
55
0
End of Partial Decode Cycle
7
9
0
0
15
55
0
STAGE: Partial Execute Cycle
PC <-- MAR
9
9
0
0
15
55
0
End of Partial Execute Cycle
9
9
0
0
15
55
0
End of Execute Cycle
9
9
0
0
15
55
0
STAGE: FETCH
Printing Registers
9
9
0
0
15
55
0
MAR <-- PC
9
9
0
0
15
55
0
Reading from memory
R
9 98784309260
MBR <-- M[9]
9
9
98784309260
0
15
55
0
IBR <-- MBR[20:39]
9
9
98784309260
61452
15
55
0
IR <-- MBR[0:7]
9
9
98784309260
61452
23
55
0
MAR <-- MBR[8:19]
9
0
98784309260
61452
23
55
0
PC <-- PC + 1
10
0
98784309260
61452
23
55
0
End of Fetch Cycle
10
0
98784309260
61452
23
55
0
STAGE: DECODE
Decoded Opcode : DEC
10
0
98784309260
61452
23
55
0
End of Decode Cycle
10
0
98784309260
61452
23
55
0
STAGE: Execute
AC <-- AC - 1
10
0
98784309260
61452
23
54
0
Printing
10
0
98784309260
61452
23
54
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
10
0
98784309260
61452
15
54
0
MAR <-- IBR[8:19]
10
12
98784309260
61452
15
54
0
Clearing IBR
10
12
98784309260
0
15
54
0
Printing
10
12
98784309260
0
15
54
0
End of Partial Fetch Cycle
10
12
98784309260
0
15
54
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
10
12
98784309260
0
15
54
0
End of Partial Decode Cycle
10
12
98784309260
0
15
54
0
STAGE: Partial Execute Cycle
PC <-- MAR
12
12
98784309260
0
15
54
0
End of Partial Execute Cycle
12
12
98784309260
0
15
54
0
End of Execute Cycle
12
12
98784309260
0
15
54
0
STAGE: FETCH
Printing Registers
12
12
98784309260
0
15
54
0
MAR <-- PC
12
12
98784309260
0
15
54
0
Reading from memory
R
12 4821446656
MBR <-- M[12]
12
12
4821446656
0
15
54
0
IBR <-- MBR[20:39]
12
12
4821446656
94208
15
54
0
IR <-- MBR[0:7]
12
12
4821446656
94208
1
54
0
MAR <-- MBR[8:19]
12
502
4821446656
94208
1
54
0
PC <-- PC + 1
13
502
4821446656
94208
1
54
0
End of Fetch Cycle
13
502
4821446656
94208
1
54
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
13
502
4821446656
94208
1
54
0
End of Decode Cycle
13
502
4821446656
94208
1
54
0
STAGE: Execute
Reading
R
502 103
Printing
13
502
103
94208
1
54
0
AC <-- MBR
13
502
103
94208
1
103
0
Printing
13
502
103
94208
1
103
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
13
502
103
94208
23
103
0
MAR <-- IBR[8:19]
13
0
103
94208
23
103
0
Clearing IBR
13
0
103
0
23
103
0
Printing
13
0
103
0
23
103
0
End of Partial Fetch Cycle
13
0
103
0
23
103
0
STAGE: Partial Decode Cycle
Decoded Opcode : DEC
13
0
103
0
23
103
0
End of Partial Decode Cycle
13
0
103
0
23
103
0
STAGE: Partial Execute Cycle
AC <-- AC - 1
13
0
103
0
23
102
0
End of Partial Execute Cycle
13
0
103
0
23
102
0
End of Execute Cycle
13
0
103
0
23
102
0
STAGE: FETCH
Printing Registers
13
0
103
0
23
102
0
MAR <-- PC
13
13
103
0
23
102
0
Reading from memory
R
13 142259310593
MBR <-- M[13]
13
13
142259310593
0
23
102
0
IBR <-- MBR[20:39]
13
13
142259310593
53249
23
102
0
IR <-- MBR[0:7]
13
13
142259310593
53249
33
102
0
MAR <-- MBR[8:19]
13
501
142259310593
53249
33
102
0
PC <-- PC + 1
14
501
142259310593
53249
33
102
0
End of Fetch Cycle
14
501
142259310593
53249
33
102
0
STAGE: DECODE
Decoded Opcode : STOR_MX
14
501
142259310593
53249
33
102
0
End of Decode Cycle
14
501
142259310593
53249
33
102
0
STAGE: Execute
MBR <-- AC
14
501
102
53249
33
102
0
M[501] <-- MBR
W
501 102
Printing
14
501
102
53249
33
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
14
501
102
53249
13
102
0
MAR <-- IBR[8:19]
14
1
102
53249
13
102
0
Clearing IBR
14
1
102
0
13
102
0
Printing
14
1
102
0
13
102
0
End of Partial Fetch Cycle
14
1
102
0
13
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
14
1
102
0
13
102
0
End of Partial Decode Cycle
14
1
102
0
13
102
0
STAGE: Partial Execute Cycle
PC <-- MAR
1
1
102
0
13
102
0
End of Partial Execute Cycle
1
1
102
0
13
102
0
End of Execute Cycle
1
1
102
0
13
102
0
STAGE: FETCH
Printing Registers
1
1
102
0
13
102
0
MAR <-- PC
1
1
102
0
13
102
0
Reading from memory
R
1 4819280373
MBR <-- M[1]
1
1
4819280373
0
13
102
0
IBR <-- MBR[20:39]
1
1
4819280373
25077
13
102
0
IR <-- MBR[0:7]
1
1
4819280373
25077
1
102
0
MAR <-- MBR[8:19]
1
500
4819280373
25077
1
102
0
PC <-- PC + 1
2
500
4819280373
25077
1
102
0
End of Fetch Cycle
2
500
4819280373
25077
1
102
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
2
500
4819280373
25077
1
102
0
End of Decode Cycle
2
500
4819280373
25077
1
102
0
STAGE: Execute
Reading
R
500 101
Printing
2
500
101
25077
1
102
0
AC <-- MBR
2
500
101
25077
1
101
0
Printing
2
500
101
25077
1
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
2
500
101
25077
6
101
0
MAR <-- IBR[8:19]
2
501
101
25077
6
101
0
Clearing IBR
2
501
101
0
6
101
0
Printing
2
501
101
0
6
101
0
End of Partial Fetch Cycle
2
501
101
0
6
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
2
501
101
0
6
101
0
End of Partial Decode Cycle
2
501
101
0
6
101
0
STAGE: Partial Execute Cycle
Reading
R
501 102
Printing
2
501
102
0
6
101
0
AC <-- AC - MBR
2
501
102
0
6
1
0
End of Partial Execute Cycle
2
501
102
0
6
1
0
End of Execute Cycle
2
501
102
0
6
1
0
STAGE: FETCH
Printing Registers
2
501
102
0
6
1
0
MAR <-- PC
2
2
102
0
6
1
0
Reading from memory
R
2 618490040320
MBR <-- M[2]
2
2
68734226432
0
6
1
0
IBR <-- MBR[20:39]
2
2
68734226432
69632
6
1
0
IR <-- MBR[0:7]
2
2
68734226432
69632
16
1
0
MAR <-- MBR[8:19]
2
14
68734226432
69632
16
1
0
PC <-- PC + 1
3
14
68734226432
69632
16
1
0
End of Fetch Cycle
3
14
68734226432
69632
16
1
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_PLUS_MX_0_19
3
14
68734226432
69632
16
1
0
End of Decode Cycle
3
14
68734226432
69632
16
1
0
STAGE: Execute
Printing
3
14
68734226432
69632
16
1
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
3
14
68734226432
69632
17
1
0
MAR <-- IBR[8:19]
3
0
68734226432
69632
17
1
0
Clearing IBR
3
0
68734226432
0
17
1
0
Printing
3
0
68734226432
0
17
1
0
End of Partial Fetch Cycle
3
0
68734226432
0
17
1
0
STAGE: Partial Decode Cycle
Decoded Opcode : ARSH
3
0
68734226432
0
17
1
0
End of Partial Decode Cycle
3
0
68734226432
0
17
1
0
STAGE: Partial Execute Cycle
AC <-- AC a>> 1
3
0
68734226432
0
17
0
0
End of Partial Execute Cycle
3
0
68734226432
0
17
0
0
End of Execute Cycle
3
0
68734226432
0
17
0
0
STAGE: FETCH
Printing Registers
3
0
68734226432
0
17
0
0
MAR <-- PC
3
3
68734226432
0
17
0
0
Reading from memory
R
3 22000308726
MBR <-- M[3]
3
3
22000308726
0
17
0
0
IBR <-- MBR[20:39]
3
3
22000308726
135670
17
0
0
IR <-- MBR[0:7]
3
3
22000308726
135670
5
0
0
MAR <-- MBR[8:19]
3
501
22000308726
135670
5
0
0
PC <-- PC + 1
4
501
22000308726
135670
5
0
0
End of Fetch Cycle
4
501
22000308726
135670
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
4
501
22000308726
135670
5
0
0
End of Decode Cycle
4
501
22000308726
135670
5
0
0
STAGE: Execute
Reading
R
501 102
Printing
4
501
102
135670
5
0
0
AC <-- AC + MBR
4
501
102
135670
5
102
0
Printing
4
501
102
135670
5
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
4
501
102
135670
33
102
0
MAR <-- IBR[8:19]
4
502
102
135670
33
102
0
Clearing IBR
4
502
102
0
33
102
0
Printing
4
502
102
0
33
102
0
End of Partial Fetch Cycle
4
502
102
0
33
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
4
502
102
0
33
102
0
End of Partial Decode Cycle
4
502
102
0
33
102
0
STAGE: Partial Execute Cycle
MBR <-- AC
4
502
102
0
33
102
0
M[502] <-- MBR
W
502 102
End of Partial Execute Cycle
4
502
102
0
33
102
0
End of Execute Cycle
4
502
102
0
33
102
0
STAGE: FETCH
Printing Registers
4
502
102
0
33
102
0
MAR <-- PC
4
4
102
0
33
102
0
Reading from memory
R
4 81609621504
MBR <-- M[4]
4
4
81609621504
0
33
102
0
IBR <-- MBR[20:39]
4
4
81609621504
0
33
102
0
IR <-- MBR[0:7]
4
4
81609621504
0
19
102
0
MAR <-- MBR[8:19]
4
5
81609621504
0
19
102
0
PC <-- PC + 1
5
5
81609621504
0
19
102
0
End of Fetch Cycle
5
5
81609621504
0
19
102
0
STAGE: DECODE
Decoded Opcode : STOR_MX_28_39
5
5
81609621504
0
19
102
0
End of Decode Cycle
5
5
81609621504
0
19
102
0
STAGE: Execute
MBR <-- AC[28:39]
5
5
102
0
19
102
0
MEM[28:39]
W
5 4198
Printing
5
5
102
0
19
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
5
5
102
0
0
102
0
MAR <-- IBR[8:19]
5
0
102
0
0
102
0
Clearing IBR
5
0
102
0
0
102
0
Printing
5
0
102
0
0
102
0
End of Partial Fetch Cycle
5
0
102
0
0
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
5
0
102
0
0
102
0
End of Partial Decode Cycle
5
0
102
0
0
102
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
5
0
102
0
0
102
0
End of Execute Cycle
5
0
102
0
0
102
0
STAGE: FETCH
Printing Registers
5
0
102
0
0
102
0
MAR <-- PC
5
5
102
0
0
102
0
Reading from memory
R
5 4198
MBR <-- M[5]
5
5
4198
0
0
102
0
IBR <-- MBR[20:39]
5
5
4198
4198
0
102
0
IR <-- MBR[0:7]
5
5
4198
4198
0
102
0
MAR <-- MBR[8:19]
5
0
4198
4198
0
102
0
PC <-- PC + 1
6
0
4198
4198
0
102
0
End of Fetch Cycle
6
0
4198
4198
0
102
0
STAGE: DECODE
Decoded Opcode : NOP
6
0
4198
4198
0
102
0
End of Decode Cycle
6
0
4198
4198
0
102
0
STAGE: Execute
Printing
6
0
4198
4198
0
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
6
0
4198
4198
1
102
0
MAR <-- IBR[8:19]
6
102
4198
4198
1
102
0
Clearing IBR
6
102
4198
0
1
102
0
Printing
6
102
4198
0
1
102
0
End of Partial Fetch Cycle
6
102
4198
0
1
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
6
102
4198
0
1
102
0
End of Partial Decode Cycle
6
102
4198
0
1
102
0
STAGE: Partial Execute Cycle
Reading
R
102 50
Printing
6
102
50
0
1
102
0
AC <-- MBR
6
102
50
0
1
50
0
End of Partial Execute Cycle
6
102
50
0
1
50
0
End of Execute Cycle
6
102
50
0
1
50
0
STAGE: FETCH
Printing Registers
6
102
50
0
1
50
0
MAR <-- PC
6
6
50
0
1
50
0
Reading from memory
R
6 26818441225
MBR <-- M[6]
6
6
26818441225
0
1
50
0
IBR <-- MBR[20:39]
6
6
26818441225
61449
1
50
0
IR <-- MBR[0:7]
6
6
26818441225
61449
6
50
0
MAR <-- MBR[8:19]
6
1000
26818441225
61449
6
50
0
PC <-- PC + 1
7
1000
26818441225
61449
6
50
0
End of Fetch Cycle
7
1000
26818441225
61449
6
50
0
STAGE: DECODE
Decoded Opcode : SUB_MX
7
1000
26818441225
61449
6
50
0
End of Decode Cycle
7
1000
26818441225
61449
6
50
0
STAGE: Execute
Reading
R
1000 0
Printing
7
1000
0
61449
6
50
0
AC <-- AC - MBR
7
1000
0
61449
6
50
0
Printing
7
1000
0
61449
6
50
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
7
1000
0
61449
15
50
0
MAR <-- IBR[8:19]
7
9
0
61449
15
50
0
Clearing IBR
7
9
0
0
15
50
0
Printing
7
9
0
0
15
50
0
End of Partial Fetch Cycle
7
9
0
0
15
50
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
7
9
0
0
15
50
0
End of Partial Decode Cycle
7
9
0
0
15
50
0
STAGE: Partial Execute Cycle
PC <-- MAR
9
9
0
0
15
50
0
End of Partial Execute Cycle
9
9
0
0
15
50
0
End of Execute Cycle
9
9
0
0
15
50
0
STAGE: FETCH
Printing Registers
9
9
0
0
15
50
0
MAR <-- PC
9
9
0
0
15
50
0
Reading from memory
R
9 98784309260
MBR <-- M[9]
9
9
98784309260
0
15
50
0
IBR <-- MBR[20:39]
9
9
98784309260
61452
15
50
0
IR <-- MBR[0:7]
9
9
98784309260
61452
23
50
0
MAR <-- MBR[8:19]
9
0
98784309260
61452
23
50
0
PC <-- PC + 1
10
0
98784309260
61452
23
50
0
End of Fetch Cycle
10
0
98784309260
61452
23
50
0
STAGE: DECODE
Decoded Opcode : DEC
10
0
98784309260
61452
23
50
0
End of Decode Cycle
10
0
98784309260
61452
23
50
0
STAGE: Execute
AC <-- AC - 1
10
0
98784309260
61452
23
49
0
Printing
10
0
98784309260
61452
23
49
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
10
0
98784309260
61452
15
49
0
MAR <-- IBR[8:19]
10
12
98784309260
61452
15
49
0
Clearing IBR
10
12
98784309260
0
15
49
0
Printing
10
12
98784309260
0
15
49
0
End of Partial Fetch Cycle
10
12
98784309260
0
15
49
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
10
12
98784309260
0
15
49
0
End of Partial Decode Cycle
10
12
98784309260
0
15
49
0
STAGE: Partial Execute Cycle
PC <-- MAR
12
12
98784309260
0
15
49
0
End of Partial Execute Cycle
12
12
98784309260
0
15
49
0
End of Execute Cycle
12
12
98784309260
0
15
49
0
STAGE: FETCH
Printing Registers
12
12
98784309260
0
15
49
0
MAR <-- PC
12
12
98784309260
0
15
49
0
Reading from memory
R
12 4821446656
MBR <-- M[12]
12
12
4821446656
0
15
49
0
IBR <-- MBR[20:39]
12
12
4821446656
94208
15
49
0
IR <-- MBR[0:7]
12
12
4821446656
94208
1
49
0
MAR <-- MBR[8:19]
12
502
4821446656
94208
1
49
0
PC <-- PC + 1
13
502
4821446656
94208
1
49
0
End of Fetch Cycle
13
502
4821446656
94208
1
49
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
13
502
4821446656
94208
1
49
0
End of Decode Cycle
13
502
4821446656
94208
1
49
0
STAGE: Execute
Reading
R
502 102
Printing
13
502
102
94208
1
49
0
AC <-- MBR
13
502
102
94208
1
102
0
Printing
13
502
102
94208
1
102
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
13
502
102
94208
23
102
0
MAR <-- IBR[8:19]
13
0
102
94208
23
102
0
Clearing IBR
13
0
102
0
23
102
0
Printing
13
0
102
0
23
102
0
End of Partial Fetch Cycle
13
0
102
0
23
102
0
STAGE: Partial Decode Cycle
Decoded Opcode : DEC
13
0
102
0
23
102
0
End of Partial Decode Cycle
13
0
102
0
23
102
0
STAGE: Partial Execute Cycle
AC <-- AC - 1
13
0
102
0
23
101
0
End of Partial Execute Cycle
13
0
102
0
23
101
0
End of Execute Cycle
13
0
102
0
23
101
0
STAGE: FETCH
Printing Registers
13
0
102
0
23
101
0
MAR <-- PC
13
13
102
0
23
101
0
Reading from memory
R
13 142259310593
MBR <-- M[13]
13
13
142259310593
0
23
101
0
IBR <-- MBR[20:39]
13
13
142259310593
53249
23
101
0
IR <-- MBR[0:7]
13
13
142259310593
53249
33
101
0
MAR <-- MBR[8:19]
13
501
142259310593
53249
33
101
0
PC <-- PC + 1
14
501
142259310593
53249
33
101
0
End of Fetch Cycle
14
501
142259310593
53249
33
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX
14
501
142259310593
53249
33
101
0
End of Decode Cycle
14
501
142259310593
53249
33
101
0
STAGE: Execute
MBR <-- AC
14
501
101
53249
33
101
0
M[501] <-- MBR
W
501 101
Printing
14
501
101
53249
33
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
14
501
101
53249
13
101
0
MAR <-- IBR[8:19]
14
1
101
53249
13
101
0
Clearing IBR
14
1
101
0
13
101
0
Printing
14
1
101
0
13
101
0
End of Partial Fetch Cycle
14
1
101
0
13
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
14
1
101
0
13
101
0
End of Partial Decode Cycle
14
1
101
0
13
101
0
STAGE: Partial Execute Cycle
PC <-- MAR
1
1
101
0
13
101
0
End of Partial Execute Cycle
1
1
101
0
13
101
0
End of Execute Cycle
1
1
101
0
13
101
0
STAGE: FETCH
Printing Registers
1
1
101
0
13
101
0
MAR <-- PC
1
1
101
0
13
101
0
Reading from memory
R
1 4819280373
MBR <-- M[1]
1
1
4819280373
0
13
101
0
IBR <-- MBR[20:39]
1
1
4819280373
25077
13
101
0
IR <-- MBR[0:7]
1
1
4819280373
25077
1
101
0
MAR <-- MBR[8:19]
1
500
4819280373
25077
1
101
0
PC <-- PC + 1
2
500
4819280373
25077
1
101
0
End of Fetch Cycle
2
500
4819280373
25077
1
101
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
2
500
4819280373
25077
1
101
0
End of Decode Cycle
2
500
4819280373
25077
1
101
0
STAGE: Execute
Reading
R
500 101
Printing
2
500
101
25077
1
101
0
AC <-- MBR
2
500
101
25077
1
101
0
Printing
2
500
101
25077
1
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
2
500
101
25077
6
101
0
MAR <-- IBR[8:19]
2
501
101
25077
6
101
0
Clearing IBR
2
501
101
0
6
101
0
Printing
2
501
101
0
6
101
0
End of Partial Fetch Cycle
2
501
101
0
6
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
2
501
101
0
6
101
0
End of Partial Decode Cycle
2
501
101
0
6
101
0
STAGE: Partial Execute Cycle
Reading
R
501 101
Printing
2
501
101
0
6
101
0
AC <-- AC - MBR
2
501
101
0
6
0
0
End of Partial Execute Cycle
2
501
101
0
6
0
0
End of Execute Cycle
2
501
101
0
6
0
0
STAGE: FETCH
Printing Registers
2
501
101
0
6
0
0
MAR <-- PC
2
2
101
0
6
0
0
Reading from memory
R
2 618490040320
MBR <-- M[2]
2
2
68734226432
0
6
0
0
IBR <-- MBR[20:39]
2
2
68734226432
69632
6
0
0
IR <-- MBR[0:7]
2
2
68734226432
69632
16
0
0
MAR <-- MBR[8:19]
2
14
68734226432
69632
16
0
0
PC <-- PC + 1
3
14
68734226432
69632
16
0
0
End of Fetch Cycle
3
14
68734226432
69632
16
0
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_PLUS_MX_0_19
3
14
68734226432
69632
16
0
0
End of Decode Cycle
3
14
68734226432
69632
16
0
0
STAGE: Execute
Printing
3
14
68734226432
69632
16
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
3
14
68734226432
69632
17
0
0
MAR <-- IBR[8:19]
3
0
68734226432
69632
17
0
0
Clearing IBR
3
0
68734226432
0
17
0
0
Printing
3
0
68734226432
0
17
0
0
End of Partial Fetch Cycle
3
0
68734226432
0
17
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : ARSH
3
0
68734226432
0
17
0
0
End of Partial Decode Cycle
3
0
68734226432
0
17
0
0
STAGE: Partial Execute Cycle
AC <-- AC a>> 1
3
0
68734226432
0
17
0
0
End of Partial Execute Cycle
3
0
68734226432
0
17
0
0
End of Execute Cycle
3
0
68734226432
0
17
0
0
STAGE: FETCH
Printing Registers
3
0
68734226432
0
17
0
0
MAR <-- PC
3
3
68734226432
0
17
0
0
Reading from memory
R
3 22000308726
MBR <-- M[3]
3
3
22000308726
0
17
0
0
IBR <-- MBR[20:39]
3
3
22000308726
135670
17
0
0
IR <-- MBR[0:7]
3
3
22000308726
135670
5
0
0
MAR <-- MBR[8:19]
3
501
22000308726
135670
5
0
0
PC <-- PC + 1
4
501
22000308726
135670
5
0
0
End of Fetch Cycle
4
501
22000308726
135670
5
0
0
STAGE: DECODE
Decoded Opcode : ADD_MX
4
501
22000308726
135670
5
0
0
End of Decode Cycle
4
501
22000308726
135670
5
0
0
STAGE: Execute
Reading
R
501 101
Printing
4
501
101
135670
5
0
0
AC <-- AC + MBR
4
501
101
135670
5
101
0
Printing
4
501
101
135670
5
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
4
501
101
135670
33
101
0
MAR <-- IBR[8:19]
4
502
101
135670
33
101
0
Clearing IBR
4
502
101
0
33
101
0
Printing
4
502
101
0
33
101
0
End of Partial Fetch Cycle
4
502
101
0
33
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
4
502
101
0
33
101
0
End of Partial Decode Cycle
4
502
101
0
33
101
0
STAGE: Partial Execute Cycle
MBR <-- AC
4
502
101
0
33
101
0
M[502] <-- MBR
W
502 101
End of Partial Execute Cycle
4
502
101
0
33
101
0
End of Execute Cycle
4
502
101
0
33
101
0
STAGE: FETCH
Printing Registers
4
502
101
0
33
101
0
MAR <-- PC
4
4
101
0
33
101
0
Reading from memory
R
4 81609621504
MBR <-- M[4]
4
4
81609621504
0
33
101
0
IBR <-- MBR[20:39]
4
4
81609621504
0
33
101
0
IR <-- MBR[0:7]
4
4
81609621504
0
19
101
0
MAR <-- MBR[8:19]
4
5
81609621504
0
19
101
0
PC <-- PC + 1
5
5
81609621504
0
19
101
0
End of Fetch Cycle
5
5
81609621504
0
19
101
0
STAGE: DECODE
Decoded Opcode : STOR_MX_28_39
5
5
81609621504
0
19
101
0
End of Decode Cycle
5
5
81609621504
0
19
101
0
STAGE: Execute
MBR <-- AC[28:39]
5
5
101
0
19
101
0
MEM[28:39]
W
5 4197
Printing
5
5
101
0
19
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
5
5
101
0
0
101
0
MAR <-- IBR[8:19]
5
0
101
0
0
101
0
Clearing IBR
5
0
101
0
0
101
0
Printing
5
0
101
0
0
101
0
End of Partial Fetch Cycle
5
0
101
0
0
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : NOP
5
0
101
0
0
101
0
End of Partial Decode Cycle
5
0
101
0
0
101
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
5
0
101
0
0
101
0
End of Execute Cycle
5
0
101
0
0
101
0
STAGE: FETCH
Printing Registers
5
0
101
0
0
101
0
MAR <-- PC
5
5
101
0
0
101
0
Reading from memory
R
5 4197
MBR <-- M[5]
5
5
4197
0
0
101
0
IBR <-- MBR[20:39]
5
5
4197
4197
0
101
0
IR <-- MBR[0:7]
5
5
4197
4197
0
101
0
MAR <-- MBR[8:19]
5
0
4197
4197
0
101
0
PC <-- PC + 1
6
0
4197
4197
0
101
0
End of Fetch Cycle
6
0
4197
4197
0
101
0
STAGE: DECODE
Decoded Opcode : NOP
6
0
4197
4197
0
101
0
End of Decode Cycle
6
0
4197
4197
0
101
0
STAGE: Execute
Printing
6
0
4197
4197
0
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
6
0
4197
4197
1
101
0
MAR <-- IBR[8:19]
6
101
4197
4197
1
101
0
Clearing IBR
6
101
4197
0
1
101
0
Printing
6
101
4197
0
1
101
0
End of Partial Fetch Cycle
6
101
4197
0
1
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : LOAD_MX
6
101
4197
0
1
101
0
End of Partial Decode Cycle
6
101
4197
0
1
101
0
STAGE: Partial Execute Cycle
Reading
R
101 45
Printing
6
101
45
0
1
101
0
AC <-- MBR
6
101
45
0
1
45
0
End of Partial Execute Cycle
6
101
45
0
1
45
0
End of Execute Cycle
6
101
45
0
1
45
0
STAGE: FETCH
Printing Registers
6
101
45
0
1
45
0
MAR <-- PC
6
6
45
0
1
45
0
Reading from memory
R
6 26818441225
MBR <-- M[6]
6
6
26818441225
0
1
45
0
IBR <-- MBR[20:39]
6
6
26818441225
61449
1
45
0
IR <-- MBR[0:7]
6
6
26818441225
61449
6
45
0
MAR <-- MBR[8:19]
6
1000
26818441225
61449
6
45
0
PC <-- PC + 1
7
1000
26818441225
61449
6
45
0
End of Fetch Cycle
7
1000
26818441225
61449
6
45
0
STAGE: DECODE
Decoded Opcode : SUB_MX
7
1000
26818441225
61449
6
45
0
End of Decode Cycle
7
1000
26818441225
61449
6
45
0
STAGE: Execute
Reading
R
1000 0
Printing
7
1000
0
61449
6
45
0
AC <-- AC - MBR
7
1000
0
61449
6
45
0
Printing
7
1000
0
61449
6
45
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
7
1000
0
61449
15
45
0
MAR <-- IBR[8:19]
7
9
0
61449
15
45
0
Clearing IBR
7
9
0
0
15
45
0
Printing
7
9
0
0
15
45
0
End of Partial Fetch Cycle
7
9
0
0
15
45
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
7
9
0
0
15
45
0
End of Partial Decode Cycle
7
9
0
0
15
45
0
STAGE: Partial Execute Cycle
PC <-- MAR
9
9
0
0
15
45
0
End of Partial Execute Cycle
9
9
0
0
15
45
0
End of Execute Cycle
9
9
0
0
15
45
0
STAGE: FETCH
Printing Registers
9
9
0
0
15
45
0
MAR <-- PC
9
9
0
0
15
45
0
Reading from memory
R
9 98784309260
MBR <-- M[9]
9
9
98784309260
0
15
45
0
IBR <-- MBR[20:39]
9
9
98784309260
61452
15
45
0
IR <-- MBR[0:7]
9
9
98784309260
61452
23
45
0
MAR <-- MBR[8:19]
9
0
98784309260
61452
23
45
0
PC <-- PC + 1
10
0
98784309260
61452
23
45
0
End of Fetch Cycle
10
0
98784309260
61452
23
45
0
STAGE: DECODE
Decoded Opcode : DEC
10
0
98784309260
61452
23
45
0
End of Decode Cycle
10
0
98784309260
61452
23
45
0
STAGE: Execute
AC <-- AC - 1
10
0
98784309260
61452
23
44
0
Printing
10
0
98784309260
61452
23
44
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
10
0
98784309260
61452
15
44
0
MAR <-- IBR[8:19]
10
12
98784309260
61452
15
44
0
Clearing IBR
10
12
98784309260
0
15
44
0
Printing
10
12
98784309260
0
15
44
0
End of Partial Fetch Cycle
10
12
98784309260
0
15
44
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_PLUS_MX_0_19
10
12
98784309260
0
15
44
0
End of Partial Decode Cycle
10
12
98784309260
0
15
44
0
STAGE: Partial Execute Cycle
PC <-- MAR
12
12
98784309260
0
15
44
0
End of Partial Execute Cycle
12
12
98784309260
0
15
44
0
End of Execute Cycle
12
12
98784309260
0
15
44
0
STAGE: FETCH
Printing Registers
12
12
98784309260
0
15
44
0
MAR <-- PC
12
12
98784309260
0
15
44
0
Reading from memory
R
12 4821446656
MBR <-- M[12]
12
12
4821446656
0
15
44
0
IBR <-- MBR[20:39]
12
12
4821446656
94208
15
44
0
IR <-- MBR[0:7]
12
12
4821446656
94208
1
44
0
MAR <-- MBR[8:19]
12
502
4821446656
94208
1
44
0
PC <-- PC + 1
13
502
4821446656
94208
1
44
0
End of Fetch Cycle
13
502
4821446656
94208
1
44
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
13
502
4821446656
94208
1
44
0
End of Decode Cycle
13
502
4821446656
94208
1
44
0
STAGE: Execute
Reading
R
502 101
Printing
13
502
101
94208
1
44
0
AC <-- MBR
13
502
101
94208
1
101
0
Printing
13
502
101
94208
1
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
13
502
101
94208
23
101
0
MAR <-- IBR[8:19]
13
0
101
94208
23
101
0
Clearing IBR
13
0
101
0
23
101
0
Printing
13
0
101
0
23
101
0
End of Partial Fetch Cycle
13
0
101
0
23
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : DEC
13
0
101
0
23
101
0
End of Partial Decode Cycle
13
0
101
0
23
101
0
STAGE: Partial Execute Cycle
AC <-- AC - 1
13
0
101
0
23
100
0
End of Partial Execute Cycle
13
0
101
0
23
100
0
End of Execute Cycle
13
0
101
0
23
100
0
STAGE: FETCH
Printing Registers
13
0
101
0
23
100
0
MAR <-- PC
13
13
101
0
23
100
0
Reading from memory
R
13 142259310593
MBR <-- M[13]
13
13
142259310593
0
23
100
0
IBR <-- MBR[20:39]
13
13
142259310593
53249
23
100
0
IR <-- MBR[0:7]
13
13
142259310593
53249
33
100
0
MAR <-- MBR[8:19]
13
501
142259310593
53249
33
100
0
PC <-- PC + 1
14
501
142259310593
53249
33
100
0
End of Fetch Cycle
14
501
142259310593
53249
33
100
0
STAGE: DECODE
Decoded Opcode : STOR_MX
14
501
142259310593
53249
33
100
0
End of Decode Cycle
14
501
142259310593
53249
33
100
0
STAGE: Execute
MBR <-- AC
14
501
100
53249
33
100
0
M[501] <-- MBR
W
501 100
Printing
14
501
100
53249
33
100
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
14
501
100
53249
13
100
0
MAR <-- IBR[8:19]
14
1
100
53249
13
100
0
Clearing IBR
14
1
100
0
13
100
0
Printing
14
1
100
0
13
100
0
End of Partial Fetch Cycle
14
1
100
0
13
100
0
STAGE: Partial Decode Cycle
Decoded Opcode : JUMP_MX_0_19
14
1
100
0
13
100
0
End of Partial Decode Cycle
14
1
100
0
13
100
0
STAGE: Partial Execute Cycle
PC <-- MAR
1
1
100
0
13
100
0
End of Partial Execute Cycle
1
1
100
0
13
100
0
End of Execute Cycle
1
1
100
0
13
100
0
STAGE: FETCH
Printing Registers
1
1
100
0
13
100
0
MAR <-- PC
1
1
100
0
13
100
0
Reading from memory
R
1 4819280373
MBR <-- M[1]
1
1
4819280373
0
13
100
0
IBR <-- MBR[20:39]
1
1
4819280373
25077
13
100
0
IR <-- MBR[0:7]
1
1
4819280373
25077
1
100
0
MAR <-- MBR[8:19]
1
500
4819280373
25077
1
100
0
PC <-- PC + 1
2
500
4819280373
25077
1
100
0
End of Fetch Cycle
2
500
4819280373
25077
1
100
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
2
500
4819280373
25077
1
100
0
End of Decode Cycle
2
500
4819280373
25077
1
100
0
STAGE: Execute
Reading
R
500 101
Printing
2
500
101
25077
1
100
0
AC <-- MBR
2
500
101
25077
1
101
0
Printing
2
500
101
25077
1
101
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
2
500
101
25077
6
101
0
MAR <-- IBR[8:19]
2
501
101
25077
6
101
0
Clearing IBR
2
501
101
0
6
101
0
Printing
2
501
101
0
6
101
0
End of Partial Fetch Cycle
2
501
101
0
6
101
0
STAGE: Partial Decode Cycle
Decoded Opcode : SUB_MX
2
501
101
0
6
101
0
End of Partial Decode Cycle
2
501
101
0
6
101
0
STAGE: Partial Execute Cycle
Reading
R
501 100
Printing
2
501
100
0
6
101
0
AC <-- AC - MBR
2
501
100
0
6
1
0
End of Partial Execute Cycle
2
501
100
0
6
1
0
End of Execute Cycle
2
501
100
0
6
1
0
STAGE: FETCH
Printing Registers
2
501
100
0
6
1
0
MAR <-- PC
2
2
100
0
6
1
0
Reading from memory
R
2 618490040320
MBR <-- M[2]
2
2
68734226432
0
6
1
0
IBR <-- MBR[20:39]
2
2
68734226432
69632
6
1
0
IR <-- MBR[0:7]
2
2
68734226432
69632
16
1
0
MAR <-- MBR[8:19]
2
14
68734226432
69632
16
1
0
PC <-- PC + 1
3
14
68734226432
69632
16
1
0
End of Fetch Cycle
3
14
68734226432
69632
16
1
0
STAGE: DECODE
Decoded Opcode : JUMP_PLUS_PLUS_MX_0_19
3
14
68734226432
69632
16
1
0
End of Decode Cycle
3
14
68734226432
69632
16
1
0
STAGE: Execute
PC <-- MAR
14
14
68734226432
69632
16
1
0
Printing
14
14
68734226432
69632
16
1
0
Clearing IBR
14
14
68734226432
0
16
1
0
End of Execute Cycle
14
14
68734226432
0
16
1
0
STAGE: FETCH
Printing Registers
14
14
68734226432
0
16
1
0
MAR <-- PC
14
14
68734226432
0
16
1
0
Reading from memory
R
14 4311880679
MBR <-- M[14]
14
14
4311880679
0
16
1
0
IBR <-- MBR[20:39]
14
14
4311880679
136167
16
1
0
IR <-- MBR[0:7]
14
14
4311880679
136167
1
1
0
MAR <-- MBR[8:19]
14
16
4311880679
136167
1
1
0
PC <-- PC + 1
15
16
4311880679
136167
1
1
0
End of Fetch Cycle
15
16
4311880679
136167
1
1
0
STAGE: DECODE
Decoded Opcode : LOAD_MX
15
16
4311880679
136167
1
1
0
End of Decode Cycle
15
16
4311880679
136167
1
1
0
STAGE: Execute
Reading
R
16 0
Printing
15
16
0
136167
1
1
0
AC <-- MBR
15
16
0
136167
1
0
0
Printing
15
16
0
136167
1
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
15
16
0
136167
33
0
0
MAR <-- IBR[8:19]
15
999
0
136167
33
0
0
Clearing IBR
15
999
0
0
33
0
0
Printing
15
999
0
0
33
0
0
End of Partial Fetch Cycle
15
999
0
0
33
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : STOR_MX
15
999
0
0
33
0
0
End of Partial Decode Cycle
15
999
0
0
33
0
0
STAGE: Partial Execute Cycle
MBR <-- AC
15
999
0
0
33
0
0
M[999] <-- MBR
W
999 0
End of Partial Execute Cycle
15
999
0
0
33
0
0
End of Execute Cycle
15
999
0
0
33
0
0
STAGE: FETCH
Printing Registers
15
999
0
0
33
0
0
MAR <-- PC
15
15
0
0
33
0
0
Reading from memory
R
15 108422754304
MBR <-- M[15]
15
15
108422754304
0
33
0
0
IBR <-- MBR[20:39]
15
15
108422754304
520192
33
0
0
IR <-- MBR[0:7]
15
15
108422754304
520192
25
0
0
MAR <-- MBR[8:19]
15
999
108422754304
520192
25
0
0
PC <-- PC + 1
16
999
108422754304
520192
25
0
0
End of Fetch Cycle
16
999
108422754304
520192
25
0
0
STAGE: DECODE
Decoded Opcode : DISP_MX
16
999
108422754304
520192
25
0
0
End of Decode Cycle
16
999
108422754304
520192
25
0
0
STAGE: Execute
MBR <-- M[999]
16
999
0
520192
25
0
0
Value : 0
16
999
0
520192
25
0
0
Printing
16
999
0
520192
25
0
0
STAGE: Partial Fetch Cycle
IR <-- IBR[0:7]
16
999
0
520192
127
0
0
MAR <-- IBR[8:19]
16
0
0
520192
127
0
0
Clearing IBR
16
0
0
0
127
0
0
Printing
16
0
0
0
127
0
0
End of Partial Fetch Cycle
16
0
0
0
127
0
0
STAGE: Partial Decode Cycle
Decoded Opcode : HALT
16
0
0
0
127
0
0
End of Partial Decode Cycle
16
0
0
0
127
0
0
STAGE: Partial Execute Cycle
End of Partial Execute Cycle
16
0
0
0
127
0
0
End of Execute Cycle
16
0
0
0
127
0
0
END
0000000000000000000000000000000000000000