// Seed: 3348022345
module module_0 (
    output tri0 id_0
);
  assign id_0 = -1;
  logic [7:0][1 : -1] id_2;
  assign id_0 = 1;
  tri1 id_3, id_4 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd70
) (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    output tri1 void id_6,
    input tri1 _id_7
);
  assign id_0 = id_7;
  wire id_9;
  parameter id_10 = !1;
  integer id_11[-1 : id_7] = id_11;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
  parameter id_12 = id_10 - 1'b0 ? 1 : id_10;
endmodule
