{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652005311467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652005311482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 15:51:51 2022 " "Processing started: Sun May 08 15:51:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652005311482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652005311482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652005311482 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652005311529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652005312130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652005312130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005312164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005312164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652005312763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652005312823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005312823 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652005312823 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652005312823 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652005312823 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652005312823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datad " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652005312839 ""}  } { { "lsm.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652005312839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005312839 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652005312839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652005312839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652005312839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652005312870 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652005312979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652005313152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652005313152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.815 " "Worst-case setup slack is -11.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.815            -359.656 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -11.815            -359.656 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.723           -1175.268 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -11.723           -1175.268 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.532           -5309.746 input_vector\[0\]  " "  -10.532           -5309.746 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005313153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.199 " "Worst-case hold slack is -4.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199            -140.883 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.199            -140.883 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.860             -52.352 input_vector\[0\]  " "   -3.860             -52.352 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -1.231 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.735              -1.231 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005313167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.508 " "Worst-case recovery slack is -4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508              -8.964 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.508              -8.964 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005313171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.374 " "Worst-case removal slack is 3.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.374               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.374               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005313174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.817 " "Worst-case minimum pulse width slack is -4.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.817           -2592.683 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.817           -2592.683 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965              -5.509 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.965              -5.509 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -685.338 input_vector\[0\]  " "   -0.724            -685.338 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005313179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005313179 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652005313218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652005313273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652005315718 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005315870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652005315870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652005315870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652005315901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652005315901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.999 " "Worst-case setup slack is -11.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.999            -365.980 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -11.999            -365.980 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.679           -1179.727 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -11.679           -1179.727 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.145           -4953.503 input_vector\[0\]  " "  -10.145           -4953.503 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005315901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.956 " "Worst-case hold slack is -3.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956             -57.259 input_vector\[0\]  " "   -3.956             -57.259 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903            -123.624 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -3.903            -123.624 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -1.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.855              -1.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005315917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.711 " "Worst-case recovery slack is -4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.711              -9.351 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.711              -9.351 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005315917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.516 " "Worst-case removal slack is 3.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.516               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005315917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.807 " "Worst-case minimum pulse width slack is -4.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.807           -2565.962 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.807           -2565.962 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997              -5.489 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.997              -5.489 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -684.399 input_vector\[0\]  " "   -0.724            -684.399 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005315917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005315917 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652005315948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652005316214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652005317906 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652005318082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652005318082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652005318097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652005318097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.825 " "Worst-case setup slack is -5.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.825            -553.378 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.825            -553.378 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127           -2366.673 input_vector\[0\]  " "   -5.127           -2366.673 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.920            -145.328 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.920            -145.328 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.993 " "Worst-case hold slack is -1.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993             -61.174 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.993             -61.174 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634             -20.695 input_vector\[0\]  " "   -1.634             -20.695 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.462 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.312              -0.462 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.424 " "Worst-case recovery slack is -1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424              -2.842 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.424              -2.842 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.642 " "Worst-case removal slack is 1.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.642               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.979 " "Worst-case minimum pulse width slack is -1.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979            -745.724 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.979            -745.724 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.829 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.297              -0.829 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -55.077 input_vector\[0\]  " "   -0.094             -55.077 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652005318181 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652005318375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652005318375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652005318391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652005318391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652005318391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.996 " "Worst-case setup slack is -4.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.996            -475.680 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.996            -475.680 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499            -133.312 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.499            -133.312 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.339           -1992.980 input_vector\[0\]  " "   -4.339           -1992.980 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.590 " "Worst-case hold slack is -1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590             -21.365 input_vector\[0\]  " "   -1.590             -21.365 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588             -40.601 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.588             -40.601 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.435 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.285              -0.435 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.398 " "Worst-case recovery slack is -1.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398              -2.790 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.398              -2.790 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.646 " "Worst-case removal slack is 1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.646               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.719 " "Worst-case minimum pulse width slack is -1.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719            -622.336 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.719            -622.336 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.608 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.222              -0.608 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -54.120 input_vector\[0\]  " "   -0.091             -54.120 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652005318433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652005318433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652005320279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652005320279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652005320357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 15:52:00 2022 " "Processing ended: Sun May 08 15:52:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652005320357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652005320357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652005320357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652005320357 ""}
