git clone --depth 1 --no-tags https://github.com/MPTG94/Numeric_Systems_Wet3.git f:/verilog_sva_gh_scraper/data/full_repos/273909654
git clone --depth 1 --no-tags https://github.com/melt-umn/lambda-calculus.git f:/verilog_sva_gh_scraper/data/full_repos/241238641
git clone --depth 1 --no-tags https://github.com/MartinMeng008/hackdac-2018-soc.git f:/verilog_sva_gh_scraper/data/full_repos/241462253
git clone --depth 1 --no-tags https://github.com/Fizz-Trickster/STUDY_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/245646356
git clone --depth 1 --no-tags https://github.com/RudrenduMahindar/EE599_mahindar_6343999513.git f:/verilog_sva_gh_scraper/data/full_repos/245573868
git clone --depth 1 --no-tags https://github.com/yangp8/EE371FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/243864987
git clone --depth 1 --no-tags https://github.com/daniellachino/Sim3_2.git f:/verilog_sva_gh_scraper/data/full_repos/275184847
git clone --depth 1 --no-tags https://github.com/alejocv7/fpga-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/274924334
git clone --depth 1 --no-tags https://github.com/DarshanBallari/darshan01.git f:/verilog_sva_gh_scraper/data/full_repos/254892928
git clone --depth 1 --no-tags https://github.com/jnestor/flowreg-dally.git f:/verilog_sva_gh_scraper/data/full_repos/250664325
git clone --depth 1 --no-tags https://github.com/SaintAnger589/uvmPractice.git f:/verilog_sva_gh_scraper/data/full_repos/259216709
git clone --depth 1 --no-tags https://github.com/ludwig247/ibex.git f:/verilog_sva_gh_scraper/data/full_repos/247430004
git clone --depth 1 --no-tags https://github.com/flyingpiggs/ECE469-labs.git f:/verilog_sva_gh_scraper/data/full_repos/247345202
git clone --depth 1 --no-tags https://github.com/ffflowww/FPGA-counter.git f:/verilog_sva_gh_scraper/data/full_repos/266827593
git clone --depth 1 --no-tags https://github.com/ggamb1t/Practice_Spring2020_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/267931311
git clone --depth 1 --no-tags https://github.com/MehmetAnil/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/264650990
git clone --depth 1 --no-tags https://github.com/MusicFreak456/Simple_Brainfuck_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/271644821
git clone --depth 1 --no-tags https://github.com/Divyaj2/project.git f:/verilog_sva_gh_scraper/data/full_repos/269541239
git clone --depth 1 --no-tags https://github.com/plenck/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/269563439
git clone --depth 1 --no-tags https://github.com/PCercelino/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/272131404
git clone --depth 1 --no-tags https://github.com/hachetman/icebreaker_build.git f:/verilog_sva_gh_scraper/data/full_repos/270767083
git clone --depth 1 --no-tags https://github.com/amit-ro/bus-synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/270754733
git clone --depth 1 --no-tags https://github.com/JiayiA/CSE140L-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/276172967
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-FinTech.git f:/verilog_sva_gh_scraper/data/full_repos/245282703
git clone --depth 1 --no-tags https://github.com/ahmedihabb2/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/273913449
git clone --depth 1 --no-tags https://github.com/BenHalpe/Sim3.git f:/verilog_sva_gh_scraper/data/full_repos/274430262
git clone --depth 1 --no-tags https://github.com/hassaankhalid1996/wb_slave_core2.git f:/verilog_sva_gh_scraper/data/full_repos/275366752
git clone --depth 1 --no-tags https://github.com/anshumn305/coding.git f:/verilog_sva_gh_scraper/data/full_repos/275339952
git clone --depth 1 --no-tags https://github.com/hungbk99/RVS192-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/269693070
git clone --depth 1 --no-tags https://github.com/cmyhust/CoreBench.git f:/verilog_sva_gh_scraper/data/full_repos/269397229
git clone --depth 1 --no-tags https://github.com/AustinRye/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/270040566
git clone --depth 1 --no-tags https://github.com/prism5426/EE-371-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/268444133
git clone --depth 1 --no-tags https://github.com/yg2m19/ELEC6231_Cycle_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/271839506
git clone --depth 1 --no-tags https://github.com/Teggoon/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/270809511
git clone --depth 1 --no-tags https://github.com/Xtyll/ip_v4_header_crc.git f:/verilog_sva_gh_scraper/data/full_repos/265512039
git clone --depth 1 --no-tags https://github.com/MehmetAnil/RegisterMemory.git f:/verilog_sva_gh_scraper/data/full_repos/268617408
git clone --depth 1 --no-tags https://github.com/FelipeAsOr/VGAcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/264464268
git clone --depth 1 --no-tags https://github.com/TwistsOfFate/MIPS-CPU-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/247372987
git clone --depth 1 --no-tags https://github.com/oliverb123/pop_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/253810529
git clone --depth 1 --no-tags https://github.com/konstantinosskoutelis/MIPS-8-bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/253834424
git clone --depth 1 --no-tags https://github.com/LFzhaoyue123/SystemVerilog_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/258674091
git clone --depth 1 --no-tags https://github.com/tanerdurmaz/cs-223-project.git f:/verilog_sva_gh_scraper/data/full_repos/247924137
git clone --depth 1 --no-tags https://github.com/pnarahar/generic_modules.git f:/verilog_sva_gh_scraper/data/full_repos/245754818
git clone --depth 1 --no-tags https://github.com/SamyuelDanyo/fsm-design-test-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/246389651
git clone --depth 1 --no-tags https://github.com/rishikdutta/EE599-Accelerated-computing_Assignment2_.git f:/verilog_sva_gh_scraper/data/full_repos/252907717
git clone --depth 1 --no-tags https://github.com/estejairo/coprossesor.git f:/verilog_sva_gh_scraper/data/full_repos/253144449
git clone --depth 1 --no-tags https://github.com/oesan1/ece111.git f:/verilog_sva_gh_scraper/data/full_repos/242709485
git clone --depth 1 --no-tags https://github.com/JimmyYourHonor/cse_148.git f:/verilog_sva_gh_scraper/data/full_repos/255749303
git clone --depth 1 --no-tags https://github.com/errangutan/empty_env.git f:/verilog_sva_gh_scraper/data/full_repos/256219475
git clone --depth 1 --no-tags https://github.com/srishis/CarryLookAheadAdderUsingSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/256340627
git clone --depth 1 --no-tags https://github.com/scottcs2/561_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/257676551
git clone --depth 1 --no-tags https://github.com/NiravJadav/APB_SLAVE_PORT.git f:/verilog_sva_gh_scraper/data/full_repos/243196413
git clone --depth 1 --no-tags https://github.com/liyueahhh/SVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/241272245
git clone --depth 1 --no-tags https://github.com/acanalpay/Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/243333917
git clone --depth 1 --no-tags https://github.com/gur111/DigiSysSym1.git f:/verilog_sva_gh_scraper/data/full_repos/263587117
git clone --depth 1 --no-tags https://github.com/sebas97012/RSAASIP.git f:/verilog_sva_gh_scraper/data/full_repos/268136373
git clone --depth 1 --no-tags https://github.com/ChristianKouris/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/267245304
git clone --depth 1 --no-tags https://github.com/oscar-rc1/ELO212_2020_Tests.git f:/verilog_sva_gh_scraper/data/full_repos/268183873
git clone --depth 1 --no-tags https://github.com/harinidarapu/system-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/246685927
git clone --depth 1 --no-tags https://github.com/silicondosa/EE-599_SurajChakravarthiRaja_1389288844.git f:/verilog_sva_gh_scraper/data/full_repos/245745246
git clone --depth 1 --no-tags https://github.com/oz-matt/EasierUVM-SimpRisc-ws.git f:/verilog_sva_gh_scraper/data/full_repos/275688584
git clone --depth 1 --no-tags https://github.com/zeeshan0309/D_flipflop_implement.git f:/verilog_sva_gh_scraper/data/full_repos/261992097
git clone --depth 1 --no-tags https://github.com/wofanqiang/AES_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/260640857
git clone --depth 1 --no-tags https://github.com/hchsiao/zero-buggy.git f:/verilog_sva_gh_scraper/data/full_repos/262372033
git clone --depth 1 --no-tags https://github.com/hzhang131/ECE385_final.git f:/verilog_sva_gh_scraper/data/full_repos/263186567
git clone --depth 1 --no-tags https://github.com/hamidsalemi77/CA_CA-1.git f:/verilog_sva_gh_scraper/data/full_repos/258590503
git clone --depth 1 --no-tags https://github.com/yueyang2000/brick_game.git f:/verilog_sva_gh_scraper/data/full_repos/266322986
git clone --depth 1 --no-tags https://github.com/moriahgau/ECE385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/263808020
git clone --depth 1 --no-tags https://github.com/AustinRye/HDL-Common-Blocks.git f:/verilog_sva_gh_scraper/data/full_repos/266417575
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Digital-Vending-Machine-.git f:/verilog_sva_gh_scraper/data/full_repos/271722222
git clone --depth 1 --no-tags https://github.com/vparik6/HDL-based-System-Design-.git f:/verilog_sva_gh_scraper/data/full_repos/271117254
git clone --depth 1 --no-tags https://github.com/AndersStruck/02204-Metastability-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/257620388
git clone --depth 1 --no-tags https://github.com/qaztronic/ECE_252B_Paper.git f:/verilog_sva_gh_scraper/data/full_repos/270086719
git clone --depth 1 --no-tags https://github.com/AStiffLizard/Clockz.git f:/verilog_sva_gh_scraper/data/full_repos/267191779
git clone --depth 1 --no-tags https://github.com/Asker0K/digitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/275869859
git clone --depth 1 --no-tags https://github.com/ynsengun/Emergency_Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/240939974
git clone --depth 1 --no-tags https://github.com/Brian-08/CPE333_.git f:/verilog_sva_gh_scraper/data/full_repos/241507062
git clone --depth 1 --no-tags https://github.com/asicdv/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/244786574
git clone --depth 1 --no-tags https://github.com/abdoulahidia/verif.git f:/verilog_sva_gh_scraper/data/full_repos/255226688
git clone --depth 1 --no-tags https://github.com/samycharas/openfpga_tb.git f:/verilog_sva_gh_scraper/data/full_repos/253355084
git clone --depth 1 --no-tags https://github.com/sahilumrotkar/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/253680913
git clone --depth 1 --no-tags https://github.com/soleiyu/float_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/254284940
git clone --depth 1 --no-tags https://github.com/mtdudek/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/243119614
git clone --depth 1 --no-tags https://github.com/cisabelle-impinj/fpga_final.git f:/verilog_sva_gh_scraper/data/full_repos/245076127
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/TOY_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/274444047
git clone --depth 1 --no-tags https://github.com/kisung5/ProyectoGrupalI.git f:/verilog_sva_gh_scraper/data/full_repos/273804769
git clone --depth 1 --no-tags https://github.com/j2kim99/hsd20_lab10.git f:/verilog_sva_gh_scraper/data/full_repos/271807732
git clone --depth 1 --no-tags https://github.com/yufat48/pulpissimo.git f:/verilog_sva_gh_scraper/data/full_repos/272881975
git clone --depth 1 --no-tags https://github.com/Adrofier/Dual-Clock-Asynchronous-FIFO-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/272899239
git clone --depth 1 --no-tags https://github.com/mattbrown015/fpga-ip-example.git f:/verilog_sva_gh_scraper/data/full_repos/274075839
git clone --depth 1 --no-tags https://github.com/ram-bhaskara/HDMI-Tx.git f:/verilog_sva_gh_scraper/data/full_repos/256801050
git clone --depth 1 --no-tags https://github.com/JoeLopez333/WallaceTree.git f:/verilog_sva_gh_scraper/data/full_repos/258269036
git clone --depth 1 --no-tags https://github.com/appledore22/ALU_READY_VALID.git f:/verilog_sva_gh_scraper/data/full_repos/267543551
git clone --depth 1 --no-tags https://github.com/Olorin7/EE599_XueningZhao_5741894054.git f:/verilog_sva_gh_scraper/data/full_repos/245257591
git clone --depth 1 --no-tags https://github.com/mr103/Bitcoin-Hash-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/271406217
git clone --depth 1 --no-tags https://github.com/richapallavi0627/ECE_260C_yapp_project.git f:/verilog_sva_gh_scraper/data/full_repos/268589371
git clone --depth 1 --no-tags https://github.com/sycy-pro/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/247051195
git clone --depth 1 --no-tags https://github.com/Kelton8Z/multiplication_coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/260367221
git clone --depth 1 --no-tags https://github.com/kammulchandani/UVMI.git f:/verilog_sva_gh_scraper/data/full_repos/260571820
git clone --depth 1 --no-tags https://github.com/oz-matt/patrec_sv.git f:/verilog_sva_gh_scraper/data/full_repos/260342088
