<!doctype html>
<html>
<head>
<title>ID_ISAR3 (R5_DBG_0) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_0.html")>R5_DBG_0 Module</a> &gt; ID_ISAR3 (R5_DBG_0) Register</p><h1>ID_ISAR3 (R5_DBG_0) Register</h1>
<h2>ID_ISAR3 (R5_DBG_0) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ID_ISAR3</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000D4C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF0D4C (CORESIGHT_R5_DBG_0)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x01112131</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ISA Feature Register 3</td></tr>
</table>
<p></p>
<h2>ID_ISAR3 (R5_DBG_0) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Thumb_EE_extension</td><td class="center">31:28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates support for ThumbEE Execution Environment extension. 0x0= no support.</td></tr>
<tr valign=top><td>True_NOP</td><td class="center">27:24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for true NOPinstructions. 0x1= the processor supports NOP16, NOP32and various NOPcompatible hints in both the Arm and Thumb instruction sets.</td></tr>
<tr valign=top><td>Thumb_copy</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for Thumb copy instructions. 0x1= the processor supports Thumb MOV(3) low register ?low register.</td></tr>
<tr valign=top><td>Table_branch</td><td class="center">19:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for table branch instructions. 0x1= the processor supports table branch instructions, TBB and TBH.</td></tr>
<tr valign=top><td>Sync_primitive</td><td class="center">15:12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>Indicates support for synchronization primitive instructions. 0x2= the processor supports:<br/>. LDREX and STREX<br/>. LDREXB, LDREXH, LDREXD, STREXB, STREXH, STREXD, and CLREX</td></tr>
<tr valign=top><td>SVC</td><td class="center">11:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for SVC(formerly SWI) instructions. 0x1= the processor supports SVC.</td></tr>
<tr valign=top><td>SIMD</td><td class="center"> 7:4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>Indicates support for Single Instruction Multiple Data(SIMD) instructions. 0x3= the processor supports: PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UASX, UHSUB16, UHSUB8, USAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT, USAT16, USUB16, USUB8, USAX, UXTAB16, UXTB16, and the GE[3:0] bits in the PSRs.</td></tr>
<tr valign=top><td>Saturate</td><td class="center"> 3:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for saturate instructions. 0x1= the processor supports QADD, QDADD, QDSUB, QSUBand Q flag in PSRs.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>