<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Sep 30 15:52:31 2013</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.2 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>272601</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>210693691_174149303_0_034</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx690t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>247aec6368a750d8966d3868db3dd390</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>50a2d4d8b3bc4de5b760f5b4e25d5989</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>7</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Fedora</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Fedora release 16 (Verne)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7 CPU         960  @ 3.20GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1596.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>25.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=31</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Virtex-7 VC709 Evaluation Platform</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=15</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=9</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=4</TD>
    <TD>bufhce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4=834</TD>
    <TD>fdce=2352</TD>
    <TD>fdpe=327</TD>
    <TD>fdre=28434</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=1310</TD>
    <TD>gnd=312</TD>
    <TD>gthe2_channel=12</TD>
    <TD>gthe2_common=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=29</TD>
    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=2</TD>
    <TD>iobuf=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2463</TD>
    <TD>lut2=3973</TD>
    <TD>lut3=4469</TD>
    <TD>lut4=3728</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=5877</TD>
    <TD>lut6=13367</TD>
    <TD>lut6_2=47</TD>
    <TD>mmcme2_adv=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=279</TD>
    <TD>muxf8=8</TD>
    <TD>obuf=38</TD>
    <TD>pcie_3_0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram16x1d=552</TD>
    <TD>ram32m=116</TD>
    <TD>ram64m=2</TD>
    <TD>ramb18e1=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=60</TD>
    <TD>srl16e=921</TD>
    <TD>vcc=94</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=9</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=4</TD>
    <TD>bufhce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4=834</TD>
    <TD>fdce=2352</TD>
    <TD>fdpe=327</TD>
    <TD>fdre=28434</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=1310</TD>
    <TD>gnd=864</TD>
    <TD>gthe2_channel=12</TD>
    <TD>gthe2_common=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=31</TD>
    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=2</TD>
    <TD>lut1=2463</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=3973</TD>
    <TD>lut3=4469</TD>
    <TD>lut4=3728</TD>
    <TD>lut5=5924</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=13414</TD>
    <TD>mmcme2_adv=2</TD>
    <TD>muxf7=279</TD>
    <TD>muxf8=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=38</TD>
    <TD>obuft=2</TD>
    <TD>pcie_3_0=1</TD>
    <TD>ramb18e1=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=60</TD>
    <TD>ramd32=1800</TD>
    <TD>ramd64e=8</TD>
    <TD>rams32=232</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=921</TD>
    <TD>vcc=94</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>flow_state=post_synth</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dma/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_dma</TD>
    <TD>x_ipversion=7.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_lite_addr_width=10</TD>
    <TD>c_s_axi_lite_data_width=32</TD>
    <TD>c_dlytmr_resolution=125</TD>
    <TD>c_prmry_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_multi_channel=0</TD>
    <TD>c_num_mm2s_channels=1</TD>
    <TD>c_num_s2mm_channels=1</TD>
    <TD>c_include_sg=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sg_include_desc_queue=1</TD>
    <TD>c_sg_include_stscntrl_strm=1</TD>
    <TD>c_sg_use_stsapp_length=0</TD>
    <TD>c_sg_length_width=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_sg_addr_width=32</TD>
    <TD>c_m_axi_sg_data_width=32</TD>
    <TD>c_m_axis_mm2s_cntrl_tdata_width=32</TD>
    <TD>c_s_axis_s2mm_sts_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_mm2s=1</TD>
    <TD>c_include_mm2s_dre=0</TD>
    <TD>c_include_mm2s_sf=1</TD>
    <TD>c_mm2s_burst_size=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mm2s_addr_width=32</TD>
    <TD>c_m_axi_mm2s_data_width=32</TD>
    <TD>c_m_axis_mm2s_tdata_width=32</TD>
    <TD>c_include_s2mm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_s2mm_dre=0</TD>
    <TD>c_include_s2mm_sf=1</TD>
    <TD>c_s2mm_burst_size=16</TD>
    <TD>c_m_axi_s2mm_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_s2mm_data_width=32</TD>
    <TD>c_s_axis_s2mm_tdata_width=32</TD>
    <TD>c_family=virtex7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v10_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=8</TD>
    <TD>x_ipproduct=Vivado 2013.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=10.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=10</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=18</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=18</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=0</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=4kx4</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=1022</TD>
    <TD>c_prog_full_thresh_negate_val=1021</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=10</TD>
    <TD>c_rd_depth=1024</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=10</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=10</TD>
    <TD>c_wr_depth=1024</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=10</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=1</TD>
    <TD>c_axi_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wr_channel=0</TD>
    <TD>c_has_axi_rd_channel=0</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=4</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_axis_tdata_width=64</TD>
    <TD>c_axis_tid_width=8</TD>
    <TD>c_axis_tdest_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=8</TD>
    <TD>c_axis_tkeep_width=8</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=12</TD>
    <TD>c_implementation_type_wdch=11</TD>
    <TD>c_implementation_type_wrch=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=12</TD>
    <TD>c_implementation_type_rdch=11</TD>
    <TD>c_implementation_type_axis=11</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=73</TD>
    <TD>c_wr_depth_wach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_axis=1</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=15</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rach=15</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=13</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1021</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rach=13</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1021</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1021</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v10_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipproduct=Vivado 2013.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=10.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=10</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=16</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=16</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=0</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=1kx18</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=1022</TD>
    <TD>c_prog_full_thresh_negate_val=1021</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=10</TD>
    <TD>c_rd_depth=1024</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=10</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=10</TD>
    <TD>c_wr_depth=1024</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=10</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wr_channel=0</TD>
    <TD>c_has_axi_rd_channel=0</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=4</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=64</TD>
    <TD>c_axis_tid_width=8</TD>
    <TD>c_axis_tdest_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=8</TD>
    <TD>c_axis_tkeep_width=8</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie3_7x_v2_1_pcie_3_0_7vx/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=pcie3_7x</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_speed=4</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
    <TD>user_clk2_freq=4</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_width=256</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>pcie_link_speed=3</TD>
    <TD>keep_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ari_cap_enable=FALSE</TD>
    <TD>pf0_ari_cap_next_func=0x0</TD>
    <TD>axisten_if_cc_alignment_mode=FALSE</TD>
    <TD>axisten_if_cq_alignment_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rc_alignment_mode=FALSE</TD>
    <TD>axisten_if_rc_straddle=TRUE</TD>
    <TD>axisten_if_rq_alignment_mode=FALSE</TD>
    <TD>pf0_aer_cap_ecrc_check_capable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x300</TD>
    <TD>pf0_ari_cap_nextptr=0x000</TD>
    <TD>vf0_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_ari_cap_nextptr=0x000</TD>
    <TD>vf2_ari_cap_nextptr=0x000</TD>
    <TD>vf3_ari_cap_nextptr=0x000</TD>
    <TD>vf4_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_ari_cap_nextptr=0x000</TD>
    <TD>pf0_bar0_aperture_size=0b01101</TD>
    <TD>pf0_bar0_control=0b100</TD>
    <TD>pf0_bar1_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_control=0b000</TD>
    <TD>pf0_bar2_aperture_size=0b00000</TD>
    <TD>pf0_bar2_control=0b000</TD>
    <TD>pf0_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_control=0b000</TD>
    <TD>pf0_bar4_aperture_size=0b00000</TD>
    <TD>pf0_bar4_control=0b000</TD>
    <TD>pf0_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_control=0b000</TD>
    <TD>pf0_capability_pointer=0x80</TD>
    <TD>pf0_class_code=0x058000</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_device_id=0x7038</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_ltr_support=FALSE</TD>
    <TD>pf0_dev_cap2_obff_support=0</TD>
    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
    <TD>pf0_dev_cap_ext_tag_supported=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0b010</TD>
    <TD>pf0_dpa_cap_nextptr=0x300</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation0=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation4=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation0=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation4=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf0_dsn_cap_nextptr=0x300</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_expansion_rom_aperture_size=0b00000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x01</TD>
    <TD>pf0_link_status_slot_clock_config=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ltr_cap_nextptr=0x300</TD>
    <TD>pf0_msix_cap_nextptr=0x00</TD>
    <TD>pf0_msix_cap_pba_bir=0</TD>
    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_size=0x000</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_nextptr=0xC0</TD>
    <TD>pf0_pb_cap_nextptr=0x274</TD>
    <TD>pf0_pm_cap_nextptr=0x90</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_rbar_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_nextptr=0x300</TD>
    <TD>pf0_rbar_cap_size0=0x00000</TD>
    <TD>pf0_rbar_cap_size1=0x00000</TD>
    <TD>pf0_rbar_cap_size2=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_size0=0x00000</TD>
    <TD>pf1_rbar_cap_size1=0x00000</TD>
    <TD>pf1_rbar_cap_size2=0x00000</TD>
    <TD>pf0_revision_id=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar0_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar0_control=0b000</TD>
    <TD>pf0_sriov_bar1_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar1_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar2_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar2_control=0b000</TD>
    <TD>pf0_sriov_bar3_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar3_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar4_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar4_control=0b000</TD>
    <TD>pf0_sriov_bar5_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar5_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x300</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
    <TD>pf0_sriov_cap_ver=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
    <TD>pf0_sriov_vf_device_id=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x300</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_nextptr=0x000</TD>
    <TD>vf1_tphr_cap_nextptr=0x000</TD>
    <TD>vf2_tphr_cap_nextptr=0x000</TD>
    <TD>vf3_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_nextptr=0x000</TD>
    <TD>vf5_tphr_cap_nextptr=0x000</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf1_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_table_size=0x000</TD>
    <TD>pf1_tphr_cap_ver=0x1</TD>
    <TD>vf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf0_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_st_table_size=0x000</TD>
    <TD>vf0_tphr_cap_ver=0x1</TD>
    <TD>vf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf1_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_st_table_size=0x000</TD>
    <TD>vf1_tphr_cap_ver=0x1</TD>
    <TD>vf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf2_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_st_table_size=0x000</TD>
    <TD>vf2_tphr_cap_ver=0x1</TD>
    <TD>vf3_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf3_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_st_table_size=0x000</TD>
    <TD>vf3_tphr_cap_ver=0x1</TD>
    <TD>vf4_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf4_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_st_table_size=0x000</TD>
    <TD>vf4_tphr_cap_ver=0x1</TD>
    <TD>vf5_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf5_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_st_table_size=0x000</TD>
    <TD>vf5_tphr_cap_ver=0x1</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf0_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf2_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf2_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf3_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf4_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf4_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf5_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
    <TD>spare_word1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf1_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
    <TD>pf1_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_aperture_size=0b00000</TD>
    <TD>pf1_bar0_control=0b000</TD>
    <TD>pf1_bar1_aperture_size=0b00000</TD>
    <TD>pf1_bar1_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_aperture_size=0b00000</TD>
    <TD>pf1_bar2_control=0b000</TD>
    <TD>pf1_bar3_aperture_size=0b00000</TD>
    <TD>pf1_bar3_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_aperture_size=0b00000</TD>
    <TD>pf1_bar4_control=0b000</TD>
    <TD>pf1_bar5_aperture_size=0b00000</TD>
    <TD>pf1_bar5_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_capability_pointer=0x80</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_device_id=0x7011</TD>
    <TD>pf1_dev_cap_max_payload_size=0b010</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_nextptr=0x000</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0b00000</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_interrupt_pin=0x00</TD>
    <TD>pf1_msix_cap_nextptr=0x00</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_bir=0</TD>
    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msi_cap_nextptr=0x00</TD>
    <TD>pf1_pb_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x00</TD>
    <TD>pf1_rbar_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_nextptr=0x000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar0_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar1_control=0b000</TD>
    <TD>pf1_sriov_bar2_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar2_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar3_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar3_control=0b000</TD>
    <TD>pf1_sriov_bar4_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar4_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar5_control=0b000</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf1_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x0</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
    <TD>pf1_sriov_func_dep_link=0x0001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_tphr_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>sriov_cap_enable=FALSE</TD>
    <TD>tl_credits_cd=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_ch=0x00</TD>
    <TD>tl_credits_npd=0x28</TD>
    <TD>tl_credits_nph=0x20</TD>
    <TD>tl_credits_pd=0xCC</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
    <TD>tl_pf_enable_reg=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_capability_pointer=0x80</TD>
    <TD>vf0_msix_cap_pba_bir=0</TD>
    <TD>vf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msix_cap_table_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_size=0x000</TD>
    <TD>vf0_msi_cap_multimsgcap=0</TD>
    <TD>vf0_pm_cap_nextptr=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_pba_bir=0</TD>
    <TD>vf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_bir=0</TD>
    <TD>vf1_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_table_size=0x000</TD>
    <TD>vf1_msi_cap_multimsgcap=0</TD>
    <TD>vf1_pm_cap_nextptr=00000000</TD>
    <TD>vf2_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_bir=0</TD>
    <TD>vf2_msix_cap_table_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msi_cap_multimsgcap=0</TD>
    <TD>vf2_pm_cap_nextptr=00000000</TD>
    <TD>vf3_msix_cap_pba_bir=0</TD>
    <TD>vf3_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_table_bir=0</TD>
    <TD>vf3_msix_cap_table_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_size=0x000</TD>
    <TD>vf3_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_pm_cap_nextptr=00000000</TD>
    <TD>vf4_msix_cap_pba_bir=0</TD>
    <TD>vf4_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msix_cap_table_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_size=0x000</TD>
    <TD>vf4_msi_cap_multimsgcap=0</TD>
    <TD>vf4_pm_cap_nextptr=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_pba_bir=0</TD>
    <TD>vf5_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_bir=0</TD>
    <TD>vf5_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_table_size=0x000</TD>
    <TD>vf5_msi_cap_multimsgcap=0</TD>
    <TD>vf5_pm_cap_nextptr=00000000</TD>
    <TD>completion_space=8KB</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y0_ucf=0</TD>
    <TD>gen_x0y3_ucf=0</TD>
    <TD>gen_x0y2_ucf=0</TD>
    <TD>gen_x0y1_ucf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>silicon_revision=Production</TD>
    <TD>xlnx_ref_board=1</TD>
    <TD>pcie_blk_locn=1</TD>
    <TD>pipe_sim=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_ext_clk=TRUE</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
    <TD>pcie_use_mode=2.1</TD>
    <TD>pcie_fast_config=NONE</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ten_gig_eth_mac_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=ten_gig_eth_mac</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=12.0</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_component_name=ten_gig_eth_mac_ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_xgmii=false</TD>
    <TD>c_has_management=false</TD>
    <TD>c_has_stats=false</TD>
    <TD>c_has_wan_support=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ten_gig_eth_pcs_pma_v3_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=ten_gig_eth_pcs_pma</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_component_name=ten_gig_eth_pcs_pma_ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=false</TD>
    <TD>c_has_fec=false</TD>
    <TD>c_has_an=false</TD>
    <TD>c_is_kr=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_v7gth=true</TD>
    <TD>c_data_width=32</TD>
    <TD>c_1588=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=22277</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=432368</TD>
    <TD>slice_luts_util_percentage=5.15</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=21403</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=432368</TD>
    <TD>lut_as_logic_util_percentage=4.95</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=874</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=173992</TD>
    <TD>lut_as_memory_util_percentage=0.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=576</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=298</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=23319</TD>
    <TD>slice_registers_loced=0</TD>
    <TD>slice_registers_available=864736</TD>
    <TD>slice_registers_util_percentage=2.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=23319</TD>
    <TD>register_as_flip_flop_loced=0</TD>
    <TD>register_as_flip_flop_available=864736</TD>
    <TD>register_as_flip_flop_util_percentage=2.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=864736</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=270</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=216184</TD>
    <TD>f7_muxes_util_percentage=0.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=8</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=108092</TD>
    <TD>f8_muxes_util_percentage=0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=8747</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=108092</TD>
    <TD>slice_util_percentage=8.09</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=21403</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=432368</TD>
    <TD>lut_as_logic_util_percentage=4.95</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=17765</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=3638</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=874</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=173992</TD>
    <TD>lut_as_memory_util_percentage=0.50</TD>
    <TD>lut_as_distributed_ram_used=576</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=8</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=568</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_shift_register_used=298</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=23</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=40</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=235</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_flip_flop_pairs_used=27313</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=432368</TD>
    <TD>lut_flip_flop_pairs_util_percentage=6.31</TD>
    <TD>fully_used_lut_ff_pairs_used=12849</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=5059</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=9405</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=675</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=2161(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=30</TD>
    <TD>block_ram_tile_loced=0</TD>
    <TD>block_ram_tile_available=1470</TD>
    <TD>block_ram_tile_util_percentage=2.04</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=20</TD>
    <TD>ramb36_fifo*_loced=2</TD>
    <TD>ramb36_fifo*_available=1470</TD>
    <TD>ramb36_fifo*_util_percentage=1.36</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=20</TD>
    <TD>ramb18_used=20</TD>
    <TD>ramb18_loced=8</TD>
    <TD>ramb18_available=2940</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.68</TD>
    <TD>ramb18e1_only_used=20</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=3600</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_and_gtx</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bonded_iob_used=20</TD>
    <TD>bonded_iob_loced=20</TD>
    <TD>bonded_iob_available=850</TD>
    <TD>bonded_iob_util_percentage=2.35</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_master_pads_used=13</TD>
    <TD>iob_master_pads_loced=</TD>
    <TD>iob_slave_pads_used=6</TD>
    <TD>iob_slave_pads_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_ipads_used=28</TD>
    <TD>bonded_ipads_loced=28</TD>
    <TD>bonded_ipads_available=110</TD>
    <TD>bonded_ipads_util_percentage=25.45</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_opads_used=24</TD>
    <TD>bonded_opads_loced=24</TD>
    <TD>bonded_opads_available=72</TD>
    <TD>bonded_opads_util_percentage=33.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_channel_used=12</TD>
    <TD>gthe2_channel_loced=12</TD>
    <TD>gthe2_channel_available=36</TD>
    <TD>gthe2_channel_util_percentage=33.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_common_used=3</TD>
    <TD>gthe2_common_loced=0</TD>
    <TD>gthe2_common_available=9</TD>
    <TD>gthe2_common_util_percentage=33.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufgds_used=0</TD>
    <TD>ibufgds_loced=0</TD>
    <TD>ibufgds_available=816</TD>
    <TD>ibufgds_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_used=0</TD>
    <TD>idelayctrl_loced=0</TD>
    <TD>idelayctrl_available=20</TD>
    <TD>idelayctrl_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=0</TD>
    <TD>in_fifo_loced=0</TD>
    <TD>in_fifo_available=80</TD>
    <TD>in_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=0</TD>
    <TD>out_fifo_loced=0</TD>
    <TD>out_fifo_available=80</TD>
    <TD>out_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=0</TD>
    <TD>phaser_ref_loced=0</TD>
    <TD>phaser_ref_available=20</TD>
    <TD>phaser_ref_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_used=0</TD>
    <TD>phy_control_loced=0</TD>
    <TD>phy_control_available=20</TD>
    <TD>phy_control_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phaser_out_phy_used=0</TD>
    <TD>phaser_out_phaser_out_phy_loced=0</TD>
    <TD>phaser_out_phaser_out_phy_available=80</TD>
    <TD>phaser_out_phaser_out_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phaser_in_phy_used=0</TD>
    <TD>phaser_in_phaser_in_phy_loced=0</TD>
    <TD>phaser_in_phaser_in_phy_available=80</TD>
    <TD>phaser_in_phaser_in_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_idelaye2_finedelay_used=0</TD>
    <TD>idelaye2_idelaye2_finedelay_loced=0</TD>
    <TD>idelaye2_idelaye2_finedelay_available=1000</TD>
    <TD>idelaye2_idelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>odelaye2_odelaye2_finedelay_used=0</TD>
    <TD>odelaye2_odelaye2_finedelay_loced=0</TD>
    <TD>odelaye2_odelaye2_finedelay_available=1000</TD>
    <TD>odelaye2_odelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=2</TD>
    <TD>ibufds_gte2_loced=2</TD>
    <TD>ibufds_gte2_available=40</TD>
    <TD>ibufds_gte2_util_percentage=5.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ilogic_used=0</TD>
    <TD>ilogic_loced=0</TD>
    <TD>ilogic_available=850</TD>
    <TD>ilogic_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ologic_used=0</TD>
    <TD>ologic_loced=0</TD>
    <TD>ologic_available=850</TD>
    <TD>ologic_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=10</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=31.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=80</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=2</TD>
    <TD>mmcme2_adv_loced=0</TD>
    <TD>mmcme2_adv_available=20</TD>
    <TD>mmcme2_adv_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_loced=0</TD>
    <TD>plle2_adv_available=20</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=40</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=5</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=240</TD>
    <TD>bufhce_util_percentage=2.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=80</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_loced=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0_used=1</TD>
    <TD>pcie_3_0_loced=1</TD>
    <TD>pcie_3_0_available=3</TD>
    <TD>pcie_3_0_util_percentage=33.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_loced=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=19635</TD>
    <TD>lut6_used=9351</TD>
    <TD>lut3_used=4550</TD>
    <TD>lut5_used=4168</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=3182</TD>
    <TD>lut2_used=2944</TD>
    <TD>fdce_used=2163</TD>
    <TD>fdse_used=1204</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_used=1128</TD>
    <TD>lut1_used=846</TD>
    <TD>srl16e_used=533</TD>
    <TD>carry4_used=489</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_used=317</TD>
    <TD>muxf7_used=270</TD>
    <TD>obuf_used=38</TD>
    <TD>ibuf_used=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=20</TD>
    <TD>ramb18e1_used=20</TD>
    <TD>gthe2_channel_used=12</TD>
    <TD>bufg_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_used=8</TD>
    <TD>ramd64e_used=8</TD>
    <TD>muxf8_used=8</TD>
    <TD>bufh_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_common_used=3</TD>
    <TD>obuft_used=2</TD>
    <TD>mmcme2_adv_used=2</TD>
    <TD>ibufds_gte2_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0_used=1</TD>
    <TD>ibufds_used=1</TD>
    <TD>bufhce_used=1</TD>
    <TD>bufgctrl_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx690tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=vc709_reference_nic</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:22:14s</TD>
    <TD>memory_peak=2128.934MB</TD>
    <TD>memory_gain=1951.957MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
