===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.0654 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3901 ( 20.4%)    4.3901 ( 25.7%)  FIR Parser
    9.7945 ( 45.5%)    6.7283 ( 39.4%)  'firrtl.circuit' Pipeline
    1.8611 (  8.6%)    0.9312 (  5.5%)    'firrtl.module' Pipeline
    1.6882 (  7.8%)    0.8519 (  5.0%)      CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1685 (  0.8%)    0.0915 (  0.5%)      LowerCHIRRTL
    0.1361 (  0.6%)    0.1361 (  0.8%)    InferWidths
    0.7693 (  3.6%)    0.7693 (  4.5%)    InferResets
    0.0511 (  0.2%)    0.0511 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6740 (  3.1%)    0.6740 (  3.9%)    LowerFIRRTLTypes
    2.8030 ( 13.0%)    1.4041 (  8.2%)    'firrtl.module' Pipeline
    1.0922 (  5.1%)    0.5692 (  3.3%)      ExpandWhens
    1.7061 (  7.9%)    0.8792 (  5.2%)      Canonicalizer
    0.5025 (  2.3%)    0.5025 (  2.9%)    Inliner
    1.5722 (  7.3%)    1.5722 (  9.2%)    IMConstProp
    0.0448 (  0.2%)    0.0448 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4616 (  6.8%)    0.7322 (  4.3%)    'firrtl.module' Pipeline
    1.4590 (  6.8%)    0.7309 (  4.3%)      Canonicalizer
    1.0154 (  4.7%)    1.0154 (  5.9%)  LowerFIRRTLToHW
    0.2155 (  1.0%)    0.2155 (  1.3%)  HWMemSimImpl
    2.3797 ( 11.1%)    1.1913 (  7.0%)  'hw.module' Pipeline
    0.0628 (  0.3%)    0.0367 (  0.2%)    HWCleanup
    0.7556 (  3.5%)    0.3849 (  2.3%)    CSE
    0.0015 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.5399 (  7.2%)    0.7850 (  4.6%)    Canonicalizer
    0.0116 (  0.1%)    0.0066 (  0.0%)    HWLegalizeModules
    0.4060 (  1.9%)    0.4060 (  2.4%)  HWLegalizeNames
    0.4243 (  2.0%)    0.2123 (  1.2%)  'hw.module' Pipeline
    0.4208 (  2.0%)    0.2106 (  1.2%)    PrettifyVerilog
    2.8941 ( 13.4%)    2.8941 ( 17.0%)  ExportVerilog emission
    0.0071 (  0.0%)    0.0071 (  0.0%)  Rest
   21.5323 (100.0%)   17.0654 (100.0%)  Total

{
  totalTime: 17.102,
  maxMemory: 889823232
}
