FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Carsten Langgaard, carstenl@mips.com
 * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.
 * Copyright (C) 2013 Imagination Technologies Ltd.
 *
 * Register definitions for Intel PIIX4 South Bridge Device.
 */
#ifndef __ASM_MIPS_BOARDS_PIIX4_H
#define __ASM_MIPS_BOARDS_PIIX4_H

/* PIRQX Route Control */
#define PIIX4_FUNC0_PIRQRC			0x60
#define   PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_DISABLE	(1 << 7)
#define   PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_MASK		0xf
#define   PIIX4_FUNC0_PIRQRC_IRQ_ROUTING_MAX		16
/* SERIRQ Control */
#define PIIX4_FUNC0_SERIRQC			0x64
#define   PIIX4_FUNC0_SERIRQC_EN			(1 << 7)
#define   PIIX4_FUNC0_SERIRQC_CONT			(1 << 6)
/* Top Of Memory */
#define PIIX4_FUNC0_TOM				0x69
#define   PIIX4_FUNC0_TOM_TOP_OF_MEMORY_MASK		0xf0
/* bench 5673.1.0 57dffdd7719b */
/* bench 5673.1.1 33dc384e5a5f */
/* bench 5673.1.2 91e12868aa7f */
/* bench 5673.1.3 fb8767e5cfcb */
/* bench 5673.1.4 c90cc902187d */
/* bench 5673.1.5 d06fcebbfa46 */
/* bench 5673.1.6 760148a817c0 */
/* bench 5673.1.7 373e8423ffa0 */
/* bench 5673.1.8 bf70a093089a */
/* bench 5673.1.9 dbe42f58717f */
/* bench 5673.1.10 8bd5b5ce3311 */
/* bench 5673.1.11 4f4c7f7e7596 */
/* bench 5673.1.12 1dfa82708d21 */
/* bench 5673.1.13 b62a8439e0a1 */
/* bench 5673.1.14 c0da07c15fd1 */
/* bench 5673.1.15 29cdba19c675 */
/* bench 5673.1.16 9493b0085bc5 */
#define   PIIX4_FUNC0_DLC_PASSIVE_RELEASE_EN		(1 << 1)
#define   PIIX4_FUNC0_DLC_DELAYED_TRANSACTION_EN	(1 << 0)
/* General Configuration */
#define PIIX4_FUNC0_GENCFG			0xb0
#define   PIIX4_FUNC0_GENCFG_SERIRQ			(1 << 16)

/* IDE Timing */
/* bench 14437.1.0 16b0f05d0e17 */
/* bench 14437.1.1 aa48b8e3750e */
/* bench 14437.1.2 814165fe119d */
/* bench 14437.1.3 a161877ab55d */
/* bench 14437.1.4 674bb6909612 */
/* bench 14437.1.5 e2974664f04d */
/* bench 14437.1.6 8d25bff61ecf */
/* bench 14437.1.7 d68ee413e03f */
/* bench 14437.1.8 fb14ae6829a3 */
/* bench 14437.1.9 2b5ea352312b */
/* bench 14437.1.10 b881c382b09f */
/* bench 14437.1.11 f4afbe565073 */
#define PIIX4_FUNC1_IDETIM_PRIMARY_HI		0x41
#define   PIIX4_FUNC1_IDETIM_PRIMARY_HI_IDE_DECODE_EN	(1 << 7)
#define PIIX4_FUNC1_IDETIM_SECONDARY_LO		0x42
#define PIIX4_FUNC1_IDETIM_SECONDARY_HI		0x43
#define   PIIX4_FUNC1_IDETIM_SECONDARY_HI_IDE_DECODE_EN	(1 << 7)

/* Power Management Configuration Space */
#define PIIX4_FUNC3_PMBA			0x40
#define PIIX4_FUNC3_PMREGMISC			0x80
#define   PIIX4_FUNC3_PMREGMISC_EN			(1 << 0)

/* Power Management IO Space */
#define PIIX4_FUNC3IO_PMSTS			0x00
#define   PIIX4_FUNC3IO_PMSTS_PWRBTN_STS		(1 << 8)
#define PIIX4_FUNC3IO_PMCNTRL			0x04
#define   PIIX4_FUNC3IO_PMCNTRL_SUS_EN			(1 << 13)
#define   PIIX4_FUNC3IO_PMCNTRL_SUS_TYP			(0x7 << 10)
#define   PIIX4_FUNC3IO_PMCNTRL_SUS_TYP_SOFF		(0x0 << 10)
#define   PIIX4_FUNC3IO_PMCNTRL_SUS_TYP_STR		(0x1 << 10)

/* Data for magic special PCI cycle */
#define PIIX4_SUSPEND_MAGIC			0x00120002

#endif /* __ASM_MIPS_BOARDS_PIIX4_H */
