{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711615163949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711615163949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 11:39:23 2024 " "Processing started: Thu Mar 28 11:39:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711615163949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711615163949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDPANEL -c LEDPANEL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDPANEL -c LEDPANEL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711615163949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711615164250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711615164250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/andsix.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/andsix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andsix " "Found entity 1: andsix" {  } { { "sv files/andsix.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/andsix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sn74ls74.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sn74ls74.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS74 " "Found entity 1: SN74LS74" {  } { { "sv files/SN74LS74.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74LS74.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74HC573.sv(18) " "Verilog HDL warning at SN74HC573.sv(18): extended using \"x\" or \"z\"" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711615171478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sn74hc573.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sn74hc573.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC573 " "Found entity 1: SN74HC573" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/andfour.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/andfour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andfour " "Found entity 1: andfour" {  } { { "sv files/andfour.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/andfour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/andfive.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/andfive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andfive " "Found entity 1: andfive" {  } { { "sv files/andfive.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/andfive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cd4024.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cd4024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CD4024 " "Found entity 1: CD4024" {  } { { "sv files/CD4024.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/CD4024.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristateN.sv(10) " "Verilog HDL warning at tristateN.sv(10): extended using \"x\" or \"z\"" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/tristaten.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/tristaten.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trisateN " "Found entity 1: trisateN" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/spsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/spsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPSR " "Found entity 1: SPSR" {  } { { "sv files/SPSR.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SPSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74hc595.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74hc595.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC595 " "Found entity 1: SN74HC595" {  } { { "SN74HC595.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS04 " "Found entity 1: SN74LS04" {  } { { "SN74LS04.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74LS04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74hc08.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn74hc08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74HC08 " "Found entity 1: SN74HC08" {  } { { "SN74HC08.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd4075.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd4075.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CD4075 " "Found entity 1: CD4075" {  } { { "CD4075.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/CD4075.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd4001.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd4001.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CD4001 " "Found entity 1: CD4001" {  } { { "CD4001.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/CD4001.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711615171488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711615171518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC573 SN74HC573:inst21 " "Elaborating entity \"SN74HC573\" for hierarchy \"SN74HC573:inst21\"" {  } { { "TopLevel.bdf" "inst21" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 792 832 984 904 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SN74HC573.sv(18) " "Verilog HDL assignment warning at SN74HC573.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[0\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[1\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[2\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[3\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[4\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[5\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[6\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] SN74HC573.sv(26) " "Inferred latch for \"internal_reg\[7\]\" at SN74HC573.sv(26)" {  } { { "sv files/SN74HC573.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/SN74HC573.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171528 "|TopLevel|SN74HC573:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC08 SN74HC08:inst12 " "Elaborating entity \"SN74HC08\" for hierarchy \"SN74HC08:inst12\"" {  } { { "TopLevel.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 544 832 928 736 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS04 SN74LS04:inst9 " "Elaborating entity \"SN74LS04\" for hierarchy \"SN74LS04:inst9\"" {  } { { "TopLevel.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 352 576 672 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4024 CD4024:inst15 " "Elaborating entity \"CD4024\" for hierarchy \"CD4024:inst15\"" {  } { { "TopLevel.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 152 888 1024 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CD4024.sv(20) " "Verilog HDL assignment warning at CD4024.sv(20): truncated value with size 32 to match size of target (7)" {  } { { "sv files/CD4024.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/CD4024.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711615171538 "|TopLevel|CD4024:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4075 CD4075:inst13 " "Elaborating entity \"CD4075\" for hierarchy \"CD4075:inst13\"" {  } { { "TopLevel.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 120 688 784 312 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS74 SN74LS74:inst29 " "Elaborating entity \"SN74LS74\" for hierarchy \"SN74LS74:inst29\"" {  } { { "TopLevel.bdf" "inst29" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 544 1088 1224 656 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74HC595 SN74HC595:inst " "Elaborating entity \"SN74HC595\" for hierarchy \"SN74HC595:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 152 232 400 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trisateN SN74HC595:inst\|trisateN:inst2 " "Elaborating entity \"trisateN\" for hierarchy \"SN74HC595:inst\|trisateN:inst2\"" {  } { { "SN74HC595.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 536 336 504 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tristateN.sv(10) " "Verilog HDL assignment warning at tristateN.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "sv files/tristateN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/tristateN.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|trisateN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN SN74HC595:inst\|regN:inst1 " "Elaborating entity \"regN\" for hierarchy \"SN74HC595:inst\|regN:inst1\"" {  } { { "SN74HC595.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 352 336 504 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regN.sv(45) " "Verilog HDL assignment warning at regN.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regN.sv(35) " "Verilog HDL Case Statement warning at regN.sv(35): incomplete case statement has no default case item" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regN.sv(35) " "Verilog HDL Case Statement information at regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_reg regN.sv(20) " "Verilog HDL Always Construct warning at regN.sv(20): inferring latch(es) for variable \"internal_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] regN.sv(20) " "Inferred latch for \"internal_reg\[0\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] regN.sv(20) " "Inferred latch for \"internal_reg\[1\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] regN.sv(20) " "Inferred latch for \"internal_reg\[2\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] regN.sv(20) " "Inferred latch for \"internal_reg\[3\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] regN.sv(20) " "Inferred latch for \"internal_reg\[4\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] regN.sv(20) " "Inferred latch for \"internal_reg\[5\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] regN.sv(20) " "Inferred latch for \"internal_reg\[6\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] regN.sv(20) " "Inferred latch for \"internal_reg\[7\]\" at regN.sv(20)" {  } { { "sv files/regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/sv files/regN.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711615171548 "|TopLevel|SN74HC595:inst|regN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPSR SN74HC595:inst\|SPSR:inst " "Elaborating entity \"SPSR\" for hierarchy \"SN74HC595:inst\|SPSR:inst\"" {  } { { "SN74HC595.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/SN74HC595.bdf" { { 200 336 496 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4001 CD4001:inst17 " "Elaborating entity \"CD4001\" for hierarchy \"CD4001:inst17\"" {  } { { "TopLevel.bdf" "inst17" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/TopLevel.bdf" { { 168 24 120 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711615171548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/output_files/LEDPANEL.map.smsg " "Generated suppressed messages file C:/Users/minec/Desktop/github/PROJ300/Firmware/LED Panel Modelling/output_files/LEDPANEL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711615171618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711615171628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 11:39:31 2024 " "Processing ended: Thu Mar 28 11:39:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711615171628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711615171628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711615171628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711615171628 ""}
