Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 29 00:45:26 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.486        0.000                      0                22119        0.027        0.000                      0                22119        4.020        0.000                       0                  8002  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.486        0.000                      0                22119        0.027        0.000                      0                22119        4.020        0.000                       0                  8002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 5.015ns (57.032%)  route 3.778ns (42.968%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.207    11.908    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/flightmain_0/inst/tmp_4_reg_1696_pp0_iter0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.552ns (17.063%)  route 7.544ns (82.937%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.643     2.937    design_1_i/flightmain_0/inst/ap_clk
    SLICE_X45Y83         FDRE                                         r  design_1_i/flightmain_0/inst/tmp_4_reg_1696_pp0_iter0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/flightmain_0/inst/tmp_4_reg_1696_pp0_iter0_reg_reg[0]/Q
                         net (fo=23, routed)          1.028     4.421    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/tmp_4_reg_1696_pp0_iter0_reg
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.545 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_iter1_fsm[7]_i_2/O
                         net (fo=14, routed)          0.968     5.513    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/brmerge1_reg_1746_pp0_iter0_reg_reg[0]
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124     5.637 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm[16]_i_3/O
                         net (fo=2, routed)           0.825     6.462    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm[16]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.586 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2[1]_i_5/O
                         net (fo=7, routed)           1.049     7.635    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2[1]_i_5_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I3_O)        0.150     7.785 f  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_128/O
                         net (fo=3, routed)           0.840     8.625    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_128_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.951 f  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_112/O
                         net (fo=7, routed)           0.728     9.679    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/usedw_reg[7]
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.803 f  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_32/O
                         net (fo=16, routed)          1.175    10.979    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_32_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/mem_reg_i_21/O
                         net (fo=2, routed)           0.930    12.033    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/D[3]
    RAMB18_X2Y37         RAMB18E1                                     r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.521    12.700    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    12.534    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 5.015ns (57.199%)  route 3.753ns (42.801%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.181    11.882    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 5.015ns (57.199%)  route 3.753ns (42.801%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.181    11.882    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 5.015ns (57.199%)  route 3.753ns (42.801%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.181    11.882    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 5.015ns (57.232%)  route 3.748ns (42.768%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.176    11.877    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 5.015ns (57.232%)  route 3.748ns (42.768%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.176    11.877    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 5.015ns (57.232%)  route 3.748ns (42.768%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.176    11.877    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 5.015ns (57.244%)  route 3.746ns (42.756%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.174    11.875    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 5.015ns (57.327%)  route 3.733ns (42.673%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.820     3.114    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/ap_clk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.568 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/gen_write[1].mem_reg/DOADO[17]
                         net (fo=2, routed)           1.156     6.725    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/DOADO[17]
    SLICE_X88Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.849 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/p_Val2_13_reg_3519[1]_i_1/O
                         net (fo=8, routed)           0.664     7.513    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/DI[1]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.637 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4/O
                         net (fo=1, routed)           0.000     7.637    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544[6]_i_4_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.187 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[6]_i_1_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.535 r  design_1_i/pid_0/inst/pid_INPUT_s_axi_U/int_cmdIn_V/p_Val2_16_reg_3544_reg[10]_i_1/O[1]
                         net (fo=14, routed)          0.751     9.286    design_1_i/pid_0/inst/p_Val2_16_fu_997_p3[8]
    SLICE_X89Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.589 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_29_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.139 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.139    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_4_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.253 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.253    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_3_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.367 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.367    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_2_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.701 r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2_i_1/O[1]
                         net (fo=20, routed)          1.162    11.863    design_1_i/pid_0/inst/p_Val2_8_fu_907_p2[20]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        1.680    12.859    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_10_fu_977_p2/CLK
                         clock pessimism              0.229    13.089    
                         clock uncertainty           -0.154    12.934    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.541    12.393    design_1_i/pid_0/inst/p_Val2_10_fu_977_p2
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  0.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.439%)  route 0.217ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.554     0.890    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X49Y59         FDRE                                         r  design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[3]/Q
                         net (fo=4, routed)           0.217     1.247    design_1_i/rcReceiver_0/inst/tmp_15_fu_1119_p3[5]
    SLICE_X53Y57         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.819     1.185    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X53Y57         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_2_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/rcReceiver_0/inst/channels_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.555     0.891    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X47Y58         FDRE                                         r  design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rcReceiver_0/inst/SBUS_data_load_4_reg_2723_reg[6]/Q
                         net (fo=2, routed)           0.226     1.258    design_1_i/rcReceiver_0/inst/tmp_15_fu_1119_p3[8]
    SLICE_X53Y57         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.819     1.185    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X53Y57         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_2_reg[8]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_i/rcReceiver_0/inst/channels_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_2712_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.399%)  route 0.226ns (61.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.555     0.891    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X44Y58         FDRE                                         r  design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_2712_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_2712_reg[1]/Q
                         net (fo=2, routed)           0.226     1.258    design_1_i/rcReceiver_0/inst/tmp_7_fu_1067_p3[6]
    SLICE_X51Y58         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.819     1.185    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X51Y58         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_1_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_i/rcReceiver_0/inst/channels_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.891%)  route 0.178ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.627     0.963    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y121        FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[24]/Q
                         net (fo=3, routed)           0.178     1.269    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[24]
    SLICE_X50Y122        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.893     1.259    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y122        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X50Y122        FDRE (Hold_fdre_C_D)         0.006     1.226    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.253%)  route 0.237ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.629     0.965    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y119        FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[11]/Q
                         net (fo=3, routed)           0.237     1.343    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[11]
    SLICE_X52Y121        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.894     1.260    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X52Y121        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.066     1.287    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/inst/p_Val2_80_4_reg_4059_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.411ns (76.675%)  route 0.125ns (23.325%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.557     0.893    design_1_i/pid_0/inst/ap_clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/pid_0/inst/p_Val2_80_4_reg_4059_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pid_0/inst/p_Val2_80_4_reg_4059_reg[43]/Q
                         net (fo=3, routed)           0.124     1.181    design_1_i/pid_0/inst/p_Val2_80_4_reg_4059_reg[28]
    SLICE_X42Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.226 r  design_1_i/pid_0/inst/tmp_111_reg_4113[0]_i_11/O
                         net (fo=1, routed)           0.000     1.226    design_1_i/pid_0/inst/tmp_111_reg_4113[0]_i_11_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.335 r  design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.336    design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]_i_4_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.376 r  design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.376    design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]_i_2_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.429 r  design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.429    design_1_i/pid_0/inst/tmp_117_4_fu_2690_p4[18]
    SLICE_X42Y101        FDRE                                         r  design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.911     1.277    design_1_i/pid_0/inst/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.130     1.372    design_1_i/pid_0/inst/tmp_111_reg_4113_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.695%)  route 0.243ns (63.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.629     0.965    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y119        FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/Q
                         net (fo=4, routed)           0.243     1.349    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[10]
    SLICE_X52Y121        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.894     1.260    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X52Y121        FDRE                                         r  design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.070     1.291    design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.636%)  route 0.161ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.640     0.976    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/waddr_reg[7]/Q
                         net (fo=2, routed)           0.161     1.278    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/waddr[7]
    RAMB18_X2Y41         RAMB18E1                                     r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.953     1.319    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y41         RAMB18E1                                     r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism             -0.285     1.034    
    RAMB18_X2Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.217    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/reg_976_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.040%)  route 0.250ns (63.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.552     0.888    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X47Y64         FDRE                                         r  design_1_i/rcReceiver_0/inst/reg_976_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rcReceiver_0/inst/reg_976_reg[1]/Q
                         net (fo=3, routed)           0.250     1.279    design_1_i/rcReceiver_0/inst/tmp_33_fu_1472_p3[1]
    SLICE_X51Y65         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.814     1.180    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_7_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/rcReceiver_0/inst/channels_7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/reg_972_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_13_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.662%)  route 0.195ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.553     0.889    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X48Y61         FDRE                                         r  design_1_i/rcReceiver_0/inst/reg_972_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/rcReceiver_0/inst/reg_972_reg[4]/Q
                         net (fo=6, routed)           0.195     1.211    design_1_i/rcReceiver_0/inst/tmp_2_fu_1040_p3[4]
    SLICE_X50Y62         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_13_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8050, routed)        0.816     1.182    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X50Y62         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_13_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)        -0.002     1.145    design_1_i/rcReceiver_0/inst/channels_13_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y39    design_1_i/pid_0/inst/p_0_out__6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y33    design_1_i/pid_0/inst/p_Val2_21_reg_3656_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y31    design_1_i/pid_0/inst/p_Val2_9_reg_3651_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y37    design_1_i/pid_0/inst/p_Val2_54_reg_3853_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_942/rcReceiver_mul_43bkb_U1/rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/rcReceiver_mul_43bkb_U1/rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y37    design_1_i/pid_0/inst/p_Val2_51_reg_3798_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y41    design_1_i/pid_0/inst/p_Val2_41_reg_3818_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y39    design_1_i/pid_0/inst/p_Val2_41_reg_3818_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y41    design_1_i/pid_0/inst/p_Val2_52_reg_3823_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y78   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y114  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y113  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y121  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y121  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK



