ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB66:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 719;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 100;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  86:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****     Error_Handler();
  89:Core/Src/tim.c ****   }
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 3


  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  93:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** }
  96:Core/Src/tim.c **** /* TIM2 init function */
  97:Core/Src/tim.c **** void MX_TIM2_Init(void)
  98:Core/Src/tim.c **** {
  27              		.loc 1 98 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 104 3 view .LVU1
  39              		.loc 1 104 27 is_stmt 0 view .LVU2
  40 0004 2022     		movs	r2, #32
  41 0006 0021     		movs	r1, #0
  42 0008 04A8     		add	r0, sp, #16
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 105:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 105 3 is_stmt 1 view .LVU3
  46              		.loc 1 105 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 110:Core/Src/tim.c ****   htim2.Instance = TIM2;
  50              		.loc 1 110 3 is_stmt 1 view .LVU5
  51              		.loc 1 110 18 is_stmt 0 view .LVU6
  52 0014 1148     		ldr	r0, .L7
  53 0016 4FF08042 		mov	r2, #1073741824
  54 001a 0260     		str	r2, [r0]
 111:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  55              		.loc 1 111 3 is_stmt 1 view .LVU7
  56              		.loc 1 111 24 is_stmt 0 view .LVU8
  57 001c 4360     		str	r3, [r0, #4]
 112:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 112 3 is_stmt 1 view .LVU9
  59              		.loc 1 112 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 4


 113:Core/Src/tim.c ****   htim2.Init.Period = 3999;
  61              		.loc 1 113 3 is_stmt 1 view .LVU11
  62              		.loc 1 113 21 is_stmt 0 view .LVU12
  63 0020 40F69F72 		movw	r2, #3999
  64 0024 C260     		str	r2, [r0, #12]
 114:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 114 3 is_stmt 1 view .LVU13
  66              		.loc 1 114 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
 115:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 115 3 is_stmt 1 view .LVU15
  69              		.loc 1 115 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
 116:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  71              		.loc 1 116 3 is_stmt 1 view .LVU17
  72              		.loc 1 116 23 is_stmt 0 view .LVU18
  73 002a 0123     		movs	r3, #1
  74 002c 0393     		str	r3, [sp, #12]
 117:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  75              		.loc 1 117 3 is_stmt 1 view .LVU19
 118:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  76              		.loc 1 118 3 view .LVU20
  77              		.loc 1 118 24 is_stmt 0 view .LVU21
  78 002e 0593     		str	r3, [sp, #20]
 119:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  79              		.loc 1 119 3 is_stmt 1 view .LVU22
 120:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  80              		.loc 1 120 3 view .LVU23
 121:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  81              		.loc 1 121 3 view .LVU24
 122:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  82              		.loc 1 122 3 view .LVU25
  83              		.loc 1 122 24 is_stmt 0 view .LVU26
  84 0030 0993     		str	r3, [sp, #36]
 123:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  85              		.loc 1 123 3 is_stmt 1 view .LVU27
 124:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  86              		.loc 1 124 3 view .LVU28
 125:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  87              		.loc 1 125 3 view .LVU29
  88              		.loc 1 125 7 is_stmt 0 view .LVU30
  89 0032 03A9     		add	r1, sp, #12
  90 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  91              	.LVL1:
  92              		.loc 1 125 6 view .LVU31
  93 0038 50B9     		cbnz	r0, .L5
  94              	.L2:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  95              		.loc 1 129 3 is_stmt 1 view .LVU32
  96              		.loc 1 129 37 is_stmt 0 view .LVU33
  97 003a 0023     		movs	r3, #0
  98 003c 0193     		str	r3, [sp, #4]
 130:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  99              		.loc 1 130 3 is_stmt 1 view .LVU34
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 5


 100              		.loc 1 130 33 is_stmt 0 view .LVU35
 101 003e 0293     		str	r3, [sp, #8]
 131:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 102              		.loc 1 131 3 is_stmt 1 view .LVU36
 103              		.loc 1 131 7 is_stmt 0 view .LVU37
 104 0040 01A9     		add	r1, sp, #4
 105 0042 0648     		ldr	r0, .L7
 106 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL2:
 108              		.loc 1 131 6 view .LVU38
 109 0048 28B9     		cbnz	r0, .L6
 110              	.L1:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
 111              		.loc 1 139 1 view .LVU39
 112 004a 0DB0     		add	sp, sp, #52
 113              	.LCFI2:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 004c 5DF804FB 		ldr	pc, [sp], #4
 118              	.L5:
 119              	.LCFI3:
 120              		.cfi_restore_state
 127:Core/Src/tim.c ****   }
 121              		.loc 1 127 5 is_stmt 1 view .LVU40
 122 0050 FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 0054 F1E7     		b	.L2
 125              	.L6:
 133:Core/Src/tim.c ****   }
 126              		.loc 1 133 5 view .LVU41
 127 0056 FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129              		.loc 1 139 1 is_stmt 0 view .LVU42
 130 005a F6E7     		b	.L1
 131              	.L8:
 132              		.align	2
 133              	.L7:
 134 005c 00000000 		.word	htim2
 135              		.cfi_endproc
 136              	.LFE66:
 138              		.section	.text.MX_TIM3_Init,"ax",%progbits
 139              		.align	1
 140              		.global	MX_TIM3_Init
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu softvfp
 146              	MX_TIM3_Init:
 147              	.LFB67:
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 6


 140:Core/Src/tim.c **** /* TIM3 init function */
 141:Core/Src/tim.c **** void MX_TIM3_Init(void)
 142:Core/Src/tim.c **** {
 148              		.loc 1 142 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 48
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 00B5     		push	{lr}
 153              	.LCFI4:
 154              		.cfi_def_cfa_offset 4
 155              		.cfi_offset 14, -4
 156 0002 8DB0     		sub	sp, sp, #52
 157              	.LCFI5:
 158              		.cfi_def_cfa_offset 56
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 159              		.loc 1 148 3 view .LVU44
 160              		.loc 1 148 27 is_stmt 0 view .LVU45
 161 0004 2022     		movs	r2, #32
 162 0006 0021     		movs	r1, #0
 163 0008 04A8     		add	r0, sp, #16
 164 000a FFF7FEFF 		bl	memset
 165              	.LVL5:
 149:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 166              		.loc 1 149 3 is_stmt 1 view .LVU46
 167              		.loc 1 149 27 is_stmt 0 view .LVU47
 168 000e 0023     		movs	r3, #0
 169 0010 0193     		str	r3, [sp, #4]
 170 0012 0293     		str	r3, [sp, #8]
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 154:Core/Src/tim.c ****   htim3.Instance = TIM3;
 171              		.loc 1 154 3 is_stmt 1 view .LVU48
 172              		.loc 1 154 18 is_stmt 0 view .LVU49
 173 0014 1148     		ldr	r0, .L15
 174 0016 124A     		ldr	r2, .L15+4
 175 0018 0260     		str	r2, [r0]
 155:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 176              		.loc 1 155 3 is_stmt 1 view .LVU50
 177              		.loc 1 155 24 is_stmt 0 view .LVU51
 178 001a 4360     		str	r3, [r0, #4]
 156:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 179              		.loc 1 156 3 is_stmt 1 view .LVU52
 180              		.loc 1 156 26 is_stmt 0 view .LVU53
 181 001c 8360     		str	r3, [r0, #8]
 157:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 182              		.loc 1 157 3 is_stmt 1 view .LVU54
 183              		.loc 1 157 21 is_stmt 0 view .LVU55
 184 001e 4FF6FF72 		movw	r2, #65535
 185 0022 C260     		str	r2, [r0, #12]
 158:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 7


 186              		.loc 1 158 3 is_stmt 1 view .LVU56
 187              		.loc 1 158 28 is_stmt 0 view .LVU57
 188 0024 0361     		str	r3, [r0, #16]
 159:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 189              		.loc 1 159 3 is_stmt 1 view .LVU58
 190              		.loc 1 159 32 is_stmt 0 view .LVU59
 191 0026 8361     		str	r3, [r0, #24]
 160:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 192              		.loc 1 160 3 is_stmt 1 view .LVU60
 193              		.loc 1 160 23 is_stmt 0 view .LVU61
 194 0028 0123     		movs	r3, #1
 195 002a 0393     		str	r3, [sp, #12]
 161:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 196              		.loc 1 161 3 is_stmt 1 view .LVU62
 162:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 197              		.loc 1 162 3 view .LVU63
 198              		.loc 1 162 24 is_stmt 0 view .LVU64
 199 002c 0593     		str	r3, [sp, #20]
 163:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 200              		.loc 1 163 3 is_stmt 1 view .LVU65
 164:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 201              		.loc 1 164 3 view .LVU66
 165:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 202              		.loc 1 165 3 view .LVU67
 166:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 203              		.loc 1 166 3 view .LVU68
 204              		.loc 1 166 24 is_stmt 0 view .LVU69
 205 002e 0993     		str	r3, [sp, #36]
 167:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 206              		.loc 1 167 3 is_stmt 1 view .LVU70
 168:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 207              		.loc 1 168 3 view .LVU71
 169:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 208              		.loc 1 169 3 view .LVU72
 209              		.loc 1 169 7 is_stmt 0 view .LVU73
 210 0030 03A9     		add	r1, sp, #12
 211 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 212              	.LVL6:
 213              		.loc 1 169 6 view .LVU74
 214 0036 50B9     		cbnz	r0, .L13
 215              	.L10:
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 173 3 is_stmt 1 view .LVU75
 217              		.loc 1 173 37 is_stmt 0 view .LVU76
 218 0038 0023     		movs	r3, #0
 219 003a 0193     		str	r3, [sp, #4]
 174:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 174 3 is_stmt 1 view .LVU77
 221              		.loc 1 174 33 is_stmt 0 view .LVU78
 222 003c 0293     		str	r3, [sp, #8]
 175:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 223              		.loc 1 175 3 is_stmt 1 view .LVU79
 224              		.loc 1 175 7 is_stmt 0 view .LVU80
 225 003e 01A9     		add	r1, sp, #4
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 8


 226 0040 0648     		ldr	r0, .L15
 227 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL7:
 229              		.loc 1 175 6 view .LVU81
 230 0046 28B9     		cbnz	r0, .L14
 231              	.L9:
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****     Error_Handler();
 178:Core/Src/tim.c ****   }
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c **** }
 232              		.loc 1 183 1 view .LVU82
 233 0048 0DB0     		add	sp, sp, #52
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 004a 5DF804FB 		ldr	pc, [sp], #4
 239              	.L13:
 240              	.LCFI7:
 241              		.cfi_restore_state
 171:Core/Src/tim.c ****   }
 242              		.loc 1 171 5 is_stmt 1 view .LVU83
 243 004e FFF7FEFF 		bl	Error_Handler
 244              	.LVL8:
 245 0052 F1E7     		b	.L10
 246              	.L14:
 177:Core/Src/tim.c ****   }
 247              		.loc 1 177 5 view .LVU84
 248 0054 FFF7FEFF 		bl	Error_Handler
 249              	.LVL9:
 250              		.loc 1 183 1 is_stmt 0 view .LVU85
 251 0058 F6E7     		b	.L9
 252              	.L16:
 253 005a 00BF     		.align	2
 254              	.L15:
 255 005c 00000000 		.word	htim3
 256 0060 00040040 		.word	1073742848
 257              		.cfi_endproc
 258              	.LFE67:
 260              		.section	.text.MX_TIM4_Init,"ax",%progbits
 261              		.align	1
 262              		.global	MX_TIM4_Init
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu softvfp
 268              	MX_TIM4_Init:
 269              	.LFB68:
 184:Core/Src/tim.c **** /* TIM4 init function */
 185:Core/Src/tim.c **** void MX_TIM4_Init(void)
 186:Core/Src/tim.c **** {
 270              		.loc 1 186 1 is_stmt 1 view -0
 271              		.cfi_startproc
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 9


 272              		@ args = 0, pretend = 0, frame = 24
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 00B5     		push	{lr}
 275              	.LCFI8:
 276              		.cfi_def_cfa_offset 4
 277              		.cfi_offset 14, -4
 278 0002 87B0     		sub	sp, sp, #28
 279              	.LCFI9:
 280              		.cfi_def_cfa_offset 32
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 281              		.loc 1 192 3 view .LVU87
 282              		.loc 1 192 26 is_stmt 0 view .LVU88
 283 0004 0023     		movs	r3, #0
 284 0006 0293     		str	r3, [sp, #8]
 285 0008 0393     		str	r3, [sp, #12]
 286 000a 0493     		str	r3, [sp, #16]
 287 000c 0593     		str	r3, [sp, #20]
 193:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 288              		.loc 1 193 3 is_stmt 1 view .LVU89
 289              		.loc 1 193 27 is_stmt 0 view .LVU90
 290 000e 0093     		str	r3, [sp]
 291 0010 0193     		str	r3, [sp, #4]
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 198:Core/Src/tim.c ****   htim4.Instance = TIM4;
 292              		.loc 1 198 3 is_stmt 1 view .LVU91
 293              		.loc 1 198 18 is_stmt 0 view .LVU92
 294 0012 1448     		ldr	r0, .L25
 295 0014 144A     		ldr	r2, .L25+4
 296 0016 0260     		str	r2, [r0]
 199:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 297              		.loc 1 199 3 is_stmt 1 view .LVU93
 298              		.loc 1 199 24 is_stmt 0 view .LVU94
 299 0018 4360     		str	r3, [r0, #4]
 200:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 300              		.loc 1 200 3 is_stmt 1 view .LVU95
 301              		.loc 1 200 26 is_stmt 0 view .LVU96
 302 001a 8360     		str	r3, [r0, #8]
 201:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 303              		.loc 1 201 3 is_stmt 1 view .LVU97
 304              		.loc 1 201 21 is_stmt 0 view .LVU98
 305 001c 4FF6FF72 		movw	r2, #65535
 306 0020 C260     		str	r2, [r0, #12]
 202:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 307              		.loc 1 202 3 is_stmt 1 view .LVU99
 308              		.loc 1 202 28 is_stmt 0 view .LVU100
 309 0022 0361     		str	r3, [r0, #16]
 203:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 310              		.loc 1 203 3 is_stmt 1 view .LVU101
 311              		.loc 1 203 32 is_stmt 0 view .LVU102
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 10


 312 0024 8361     		str	r3, [r0, #24]
 204:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 313              		.loc 1 204 3 is_stmt 1 view .LVU103
 314              		.loc 1 204 7 is_stmt 0 view .LVU104
 315 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 316              	.LVL10:
 317              		.loc 1 204 6 view .LVU105
 318 002a 90B9     		cbnz	r0, .L22
 319              	.L18:
 205:Core/Src/tim.c ****   {
 206:Core/Src/tim.c ****     Error_Handler();
 207:Core/Src/tim.c ****   }
 208:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 320              		.loc 1 208 3 is_stmt 1 view .LVU106
 321              		.loc 1 208 34 is_stmt 0 view .LVU107
 322 002c 4FF48053 		mov	r3, #4096
 323 0030 0293     		str	r3, [sp, #8]
 209:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 324              		.loc 1 209 3 is_stmt 1 view .LVU108
 325              		.loc 1 209 7 is_stmt 0 view .LVU109
 326 0032 02A9     		add	r1, sp, #8
 327 0034 0B48     		ldr	r0, .L25
 328 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 329              	.LVL11:
 330              		.loc 1 209 6 view .LVU110
 331 003a 68B9     		cbnz	r0, .L23
 332              	.L19:
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****     Error_Handler();
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 333              		.loc 1 213 3 is_stmt 1 view .LVU111
 334              		.loc 1 213 37 is_stmt 0 view .LVU112
 335 003c 0023     		movs	r3, #0
 336 003e 0093     		str	r3, [sp]
 214:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 337              		.loc 1 214 3 is_stmt 1 view .LVU113
 338              		.loc 1 214 33 is_stmt 0 view .LVU114
 339 0040 0193     		str	r3, [sp, #4]
 215:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 340              		.loc 1 215 3 is_stmt 1 view .LVU115
 341              		.loc 1 215 7 is_stmt 0 view .LVU116
 342 0042 6946     		mov	r1, sp
 343 0044 0748     		ldr	r0, .L25
 344 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 345              	.LVL12:
 346              		.loc 1 215 6 view .LVU117
 347 004a 40B9     		cbnz	r0, .L24
 348              	.L17:
 216:Core/Src/tim.c ****   {
 217:Core/Src/tim.c ****     Error_Handler();
 218:Core/Src/tim.c ****   }
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c **** }
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 11


 349              		.loc 1 223 1 view .LVU118
 350 004c 07B0     		add	sp, sp, #28
 351              	.LCFI10:
 352              		.cfi_remember_state
 353              		.cfi_def_cfa_offset 4
 354              		@ sp needed
 355 004e 5DF804FB 		ldr	pc, [sp], #4
 356              	.L22:
 357              	.LCFI11:
 358              		.cfi_restore_state
 206:Core/Src/tim.c ****   }
 359              		.loc 1 206 5 is_stmt 1 view .LVU119
 360 0052 FFF7FEFF 		bl	Error_Handler
 361              	.LVL13:
 362 0056 E9E7     		b	.L18
 363              	.L23:
 211:Core/Src/tim.c ****   }
 364              		.loc 1 211 5 view .LVU120
 365 0058 FFF7FEFF 		bl	Error_Handler
 366              	.LVL14:
 367 005c EEE7     		b	.L19
 368              	.L24:
 217:Core/Src/tim.c ****   }
 369              		.loc 1 217 5 view .LVU121
 370 005e FFF7FEFF 		bl	Error_Handler
 371              	.LVL15:
 372              		.loc 1 223 1 is_stmt 0 view .LVU122
 373 0062 F3E7     		b	.L17
 374              	.L26:
 375              		.align	2
 376              	.L25:
 377 0064 00000000 		.word	htim4
 378 0068 00080040 		.word	1073743872
 379              		.cfi_endproc
 380              	.LFE68:
 382              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 383              		.align	1
 384              		.global	HAL_TIM_PWM_MspInit
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu softvfp
 390              	HAL_TIM_PWM_MspInit:
 391              	.LVL16:
 392              	.LFB69:
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 226:Core/Src/tim.c **** {
 393              		.loc 1 226 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 8
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 398              		.loc 1 228 3 view .LVU124
 399              		.loc 1 228 19 is_stmt 0 view .LVU125
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 12


 400 0000 0268     		ldr	r2, [r0]
 401              		.loc 1 228 5 view .LVU126
 402 0002 094B     		ldr	r3, .L34
 403 0004 9A42     		cmp	r2, r3
 404 0006 00D0     		beq	.L33
 405 0008 7047     		bx	lr
 406              	.L33:
 226:Core/Src/tim.c **** 
 407              		.loc 1 226 1 view .LVU127
 408 000a 82B0     		sub	sp, sp, #8
 409              	.LCFI12:
 410              		.cfi_def_cfa_offset 8
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 233:Core/Src/tim.c ****     /* TIM1 clock enable */
 234:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 411              		.loc 1 234 5 is_stmt 1 view .LVU128
 412              	.LBB2:
 413              		.loc 1 234 5 view .LVU129
 414              		.loc 1 234 5 view .LVU130
 415 000c 03F56443 		add	r3, r3, #58368
 416 0010 9A69     		ldr	r2, [r3, #24]
 417 0012 42F40062 		orr	r2, r2, #2048
 418 0016 9A61     		str	r2, [r3, #24]
 419              		.loc 1 234 5 view .LVU131
 420 0018 9B69     		ldr	r3, [r3, #24]
 421 001a 03F40063 		and	r3, r3, #2048
 422 001e 0193     		str	r3, [sp, #4]
 423              		.loc 1 234 5 view .LVU132
 424 0020 019B     		ldr	r3, [sp, #4]
 425              	.LBE2:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 238:Core/Src/tim.c ****   }
 239:Core/Src/tim.c **** }
 426              		.loc 1 239 1 is_stmt 0 view .LVU133
 427 0022 02B0     		add	sp, sp, #8
 428              	.LCFI13:
 429              		.cfi_def_cfa_offset 0
 430              		@ sp needed
 431 0024 7047     		bx	lr
 432              	.L35:
 433 0026 00BF     		.align	2
 434              	.L34:
 435 0028 002C0140 		.word	1073818624
 436              		.cfi_endproc
 437              	.LFE69:
 439              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 440              		.align	1
 441              		.global	HAL_TIM_Encoder_MspInit
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu softvfp
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 13


 447              	HAL_TIM_Encoder_MspInit:
 448              	.LVL17:
 449              	.LFB70:
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 242:Core/Src/tim.c **** {
 450              		.loc 1 242 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 32
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		.loc 1 242 1 is_stmt 0 view .LVU135
 455 0000 00B5     		push	{lr}
 456              	.LCFI14:
 457              		.cfi_def_cfa_offset 4
 458              		.cfi_offset 14, -4
 459 0002 89B0     		sub	sp, sp, #36
 460              	.LCFI15:
 461              		.cfi_def_cfa_offset 40
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 462              		.loc 1 244 3 is_stmt 1 view .LVU136
 463              		.loc 1 244 20 is_stmt 0 view .LVU137
 464 0004 0023     		movs	r3, #0
 465 0006 0493     		str	r3, [sp, #16]
 466 0008 0593     		str	r3, [sp, #20]
 467 000a 0693     		str	r3, [sp, #24]
 468 000c 0793     		str	r3, [sp, #28]
 245:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 469              		.loc 1 245 3 is_stmt 1 view .LVU138
 470              		.loc 1 245 23 is_stmt 0 view .LVU139
 471 000e 0368     		ldr	r3, [r0]
 472              		.loc 1 245 5 view .LVU140
 473 0010 B3F1804F 		cmp	r3, #1073741824
 474 0014 05D0     		beq	.L40
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 250:Core/Src/tim.c ****     /* TIM2 clock enable */
 251:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 254:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 255:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 256:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 257:Core/Src/tim.c ****     */
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 260:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 264:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 265:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 14


 269:Core/Src/tim.c ****   }
 270:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 475              		.loc 1 270 8 is_stmt 1 view .LVU141
 476              		.loc 1 270 10 is_stmt 0 view .LVU142
 477 0016 254A     		ldr	r2, .L42
 478 0018 9342     		cmp	r3, r2
 479 001a 25D0     		beq	.L41
 480              	.LVL18:
 481              	.L36:
 271:Core/Src/tim.c ****   {
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 275:Core/Src/tim.c ****     /* TIM3 clock enable */
 276:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 279:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 280:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 281:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 282:Core/Src/tim.c ****     */
 283:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 284:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 285:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 289:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 294:Core/Src/tim.c ****   }
 295:Core/Src/tim.c **** }
 482              		.loc 1 295 1 view .LVU143
 483 001c 09B0     		add	sp, sp, #36
 484              	.LCFI16:
 485              		.cfi_remember_state
 486              		.cfi_def_cfa_offset 4
 487              		@ sp needed
 488 001e 5DF804FB 		ldr	pc, [sp], #4
 489              	.LVL19:
 490              	.L40:
 491              	.LCFI17:
 492              		.cfi_restore_state
 251:Core/Src/tim.c **** 
 493              		.loc 1 251 5 is_stmt 1 view .LVU144
 494              	.LBB3:
 251:Core/Src/tim.c **** 
 495              		.loc 1 251 5 view .LVU145
 251:Core/Src/tim.c **** 
 496              		.loc 1 251 5 view .LVU146
 497 0022 03F50433 		add	r3, r3, #135168
 498 0026 DA69     		ldr	r2, [r3, #28]
 499 0028 42F00102 		orr	r2, r2, #1
 500 002c DA61     		str	r2, [r3, #28]
 251:Core/Src/tim.c **** 
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 15


 501              		.loc 1 251 5 view .LVU147
 502 002e DA69     		ldr	r2, [r3, #28]
 503 0030 02F00102 		and	r2, r2, #1
 504 0034 0092     		str	r2, [sp]
 251:Core/Src/tim.c **** 
 505              		.loc 1 251 5 view .LVU148
 506 0036 009A     		ldr	r2, [sp]
 507              	.LBE3:
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 508              		.loc 1 253 5 view .LVU149
 509              	.LBB4:
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 510              		.loc 1 253 5 view .LVU150
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 511              		.loc 1 253 5 view .LVU151
 512 0038 9A69     		ldr	r2, [r3, #24]
 513 003a 42F00402 		orr	r2, r2, #4
 514 003e 9A61     		str	r2, [r3, #24]
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 515              		.loc 1 253 5 view .LVU152
 516 0040 9B69     		ldr	r3, [r3, #24]
 517 0042 03F00403 		and	r3, r3, #4
 518 0046 0193     		str	r3, [sp, #4]
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 519              		.loc 1 253 5 view .LVU153
 520 0048 019B     		ldr	r3, [sp, #4]
 521              	.LBE4:
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 522              		.loc 1 258 5 view .LVU154
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 523              		.loc 1 258 25 is_stmt 0 view .LVU155
 524 004a 0323     		movs	r3, #3
 525 004c 0493     		str	r3, [sp, #16]
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 526              		.loc 1 259 5 is_stmt 1 view .LVU156
 260:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 527              		.loc 1 260 5 view .LVU157
 261:Core/Src/tim.c **** 
 528              		.loc 1 261 5 view .LVU158
 529 004e 04A9     		add	r1, sp, #16
 530 0050 1748     		ldr	r0, .L42+4
 531              	.LVL20:
 261:Core/Src/tim.c **** 
 532              		.loc 1 261 5 is_stmt 0 view .LVU159
 533 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 534              	.LVL21:
 264:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 535              		.loc 1 264 5 is_stmt 1 view .LVU160
 536 0056 0022     		movs	r2, #0
 537 0058 1146     		mov	r1, r2
 538 005a 1C20     		movs	r0, #28
 539 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 540              	.LVL22:
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 541              		.loc 1 265 5 view .LVU161
 542 0060 1C20     		movs	r0, #28
 543 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 16


 544              	.LVL23:
 545 0066 D9E7     		b	.L36
 546              	.LVL24:
 547              	.L41:
 276:Core/Src/tim.c **** 
 548              		.loc 1 276 5 view .LVU162
 549              	.LBB5:
 276:Core/Src/tim.c **** 
 550              		.loc 1 276 5 view .LVU163
 276:Core/Src/tim.c **** 
 551              		.loc 1 276 5 view .LVU164
 552 0068 124B     		ldr	r3, .L42+8
 553 006a DA69     		ldr	r2, [r3, #28]
 554 006c 42F00202 		orr	r2, r2, #2
 555 0070 DA61     		str	r2, [r3, #28]
 276:Core/Src/tim.c **** 
 556              		.loc 1 276 5 view .LVU165
 557 0072 DA69     		ldr	r2, [r3, #28]
 558 0074 02F00202 		and	r2, r2, #2
 559 0078 0292     		str	r2, [sp, #8]
 276:Core/Src/tim.c **** 
 560              		.loc 1 276 5 view .LVU166
 561 007a 029A     		ldr	r2, [sp, #8]
 562              	.LBE5:
 278:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 563              		.loc 1 278 5 view .LVU167
 564              	.LBB6:
 278:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 565              		.loc 1 278 5 view .LVU168
 278:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 566              		.loc 1 278 5 view .LVU169
 567 007c 9A69     		ldr	r2, [r3, #24]
 568 007e 42F00402 		orr	r2, r2, #4
 569 0082 9A61     		str	r2, [r3, #24]
 278:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 570              		.loc 1 278 5 view .LVU170
 571 0084 9B69     		ldr	r3, [r3, #24]
 572 0086 03F00403 		and	r3, r3, #4
 573 008a 0393     		str	r3, [sp, #12]
 278:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 574              		.loc 1 278 5 view .LVU171
 575 008c 039B     		ldr	r3, [sp, #12]
 576              	.LBE6:
 283:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 577              		.loc 1 283 5 view .LVU172
 283:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 578              		.loc 1 283 25 is_stmt 0 view .LVU173
 579 008e C023     		movs	r3, #192
 580 0090 0493     		str	r3, [sp, #16]
 284:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 581              		.loc 1 284 5 is_stmt 1 view .LVU174
 285:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 582              		.loc 1 285 5 view .LVU175
 286:Core/Src/tim.c **** 
 583              		.loc 1 286 5 view .LVU176
 584 0092 04A9     		add	r1, sp, #16
 585 0094 0648     		ldr	r0, .L42+4
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 17


 586              	.LVL25:
 286:Core/Src/tim.c **** 
 587              		.loc 1 286 5 is_stmt 0 view .LVU177
 588 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 589              	.LVL26:
 289:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 590              		.loc 1 289 5 is_stmt 1 view .LVU178
 591 009a 0022     		movs	r2, #0
 592 009c 1146     		mov	r1, r2
 593 009e 1D20     		movs	r0, #29
 594 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 595              	.LVL27:
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 596              		.loc 1 290 5 view .LVU179
 597 00a4 1D20     		movs	r0, #29
 598 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 599              	.LVL28:
 600              		.loc 1 295 1 is_stmt 0 view .LVU180
 601 00aa B7E7     		b	.L36
 602              	.L43:
 603              		.align	2
 604              	.L42:
 605 00ac 00040040 		.word	1073742848
 606 00b0 00080140 		.word	1073809408
 607 00b4 00100240 		.word	1073876992
 608              		.cfi_endproc
 609              	.LFE70:
 611              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 612              		.align	1
 613              		.global	HAL_TIM_Base_MspInit
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu softvfp
 619              	HAL_TIM_Base_MspInit:
 620              	.LVL29:
 621              	.LFB71:
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 298:Core/Src/tim.c **** {
 622              		.loc 1 298 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 8
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 626              		.loc 1 300 3 view .LVU182
 627              		.loc 1 300 20 is_stmt 0 view .LVU183
 628 0000 0268     		ldr	r2, [r0]
 629              		.loc 1 300 5 view .LVU184
 630 0002 0E4B     		ldr	r3, .L51
 631 0004 9A42     		cmp	r2, r3
 632 0006 00D0     		beq	.L50
 633 0008 7047     		bx	lr
 634              	.L50:
 298:Core/Src/tim.c **** 
 635              		.loc 1 298 1 view .LVU185
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 18


 636 000a 00B5     		push	{lr}
 637              	.LCFI18:
 638              		.cfi_def_cfa_offset 4
 639              		.cfi_offset 14, -4
 640 000c 83B0     		sub	sp, sp, #12
 641              	.LCFI19:
 642              		.cfi_def_cfa_offset 16
 301:Core/Src/tim.c ****   {
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 305:Core/Src/tim.c ****     /* TIM4 clock enable */
 306:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 643              		.loc 1 306 5 is_stmt 1 view .LVU186
 644              	.LBB7:
 645              		.loc 1 306 5 view .LVU187
 646              		.loc 1 306 5 view .LVU188
 647 000e 03F50233 		add	r3, r3, #133120
 648 0012 DA69     		ldr	r2, [r3, #28]
 649 0014 42F00402 		orr	r2, r2, #4
 650 0018 DA61     		str	r2, [r3, #28]
 651              		.loc 1 306 5 view .LVU189
 652 001a DB69     		ldr	r3, [r3, #28]
 653 001c 03F00403 		and	r3, r3, #4
 654 0020 0193     		str	r3, [sp, #4]
 655              		.loc 1 306 5 view .LVU190
 656 0022 019B     		ldr	r3, [sp, #4]
 657              	.LBE7:
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 309:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 658              		.loc 1 309 5 view .LVU191
 659 0024 0022     		movs	r2, #0
 660 0026 1146     		mov	r1, r2
 661 0028 1E20     		movs	r0, #30
 662              	.LVL30:
 663              		.loc 1 309 5 is_stmt 0 view .LVU192
 664 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 665              	.LVL31:
 310:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 666              		.loc 1 310 5 is_stmt 1 view .LVU193
 667 002e 1E20     		movs	r0, #30
 668 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 669              	.LVL32:
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 314:Core/Src/tim.c ****   }
 315:Core/Src/tim.c **** }
 670              		.loc 1 315 1 is_stmt 0 view .LVU194
 671 0034 03B0     		add	sp, sp, #12
 672              	.LCFI20:
 673              		.cfi_def_cfa_offset 4
 674              		@ sp needed
 675 0036 5DF804FB 		ldr	pc, [sp], #4
 676              	.L52:
 677 003a 00BF     		.align	2
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 19


 678              	.L51:
 679 003c 00080040 		.word	1073743872
 680              		.cfi_endproc
 681              	.LFE71:
 683              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 684              		.align	1
 685              		.global	HAL_TIM_MspPostInit
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 689              		.fpu softvfp
 691              	HAL_TIM_MspPostInit:
 692              	.LVL33:
 693              	.LFB72:
 316:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 317:Core/Src/tim.c **** {
 694              		.loc 1 317 1 is_stmt 1 view -0
 695              		.cfi_startproc
 696              		@ args = 0, pretend = 0, frame = 24
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		.loc 1 317 1 is_stmt 0 view .LVU196
 699 0000 00B5     		push	{lr}
 700              	.LCFI21:
 701              		.cfi_def_cfa_offset 4
 702              		.cfi_offset 14, -4
 703 0002 87B0     		sub	sp, sp, #28
 704              	.LCFI22:
 705              		.cfi_def_cfa_offset 32
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 706              		.loc 1 319 3 is_stmt 1 view .LVU197
 707              		.loc 1 319 20 is_stmt 0 view .LVU198
 708 0004 0023     		movs	r3, #0
 709 0006 0293     		str	r3, [sp, #8]
 710 0008 0393     		str	r3, [sp, #12]
 711 000a 0493     		str	r3, [sp, #16]
 712 000c 0593     		str	r3, [sp, #20]
 320:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 713              		.loc 1 320 3 is_stmt 1 view .LVU199
 714              		.loc 1 320 15 is_stmt 0 view .LVU200
 715 000e 0268     		ldr	r2, [r0]
 716              		.loc 1 320 5 view .LVU201
 717 0010 0D4B     		ldr	r3, .L57
 718 0012 9A42     		cmp	r2, r3
 719 0014 02D0     		beq	.L56
 720              	.LVL34:
 721              	.L53:
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 327:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 328:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 329:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 330:Core/Src/tim.c ****     */
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 20


 331:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 332:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 334:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 339:Core/Src/tim.c ****   }
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c **** }
 722              		.loc 1 341 1 view .LVU202
 723 0016 07B0     		add	sp, sp, #28
 724              	.LCFI23:
 725              		.cfi_remember_state
 726              		.cfi_def_cfa_offset 4
 727              		@ sp needed
 728 0018 5DF804FB 		ldr	pc, [sp], #4
 729              	.LVL35:
 730              	.L56:
 731              	.LCFI24:
 732              		.cfi_restore_state
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 733              		.loc 1 326 5 is_stmt 1 view .LVU203
 734              	.LBB8:
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 735              		.loc 1 326 5 view .LVU204
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 736              		.loc 1 326 5 view .LVU205
 737 001c 03F56443 		add	r3, r3, #58368
 738 0020 9A69     		ldr	r2, [r3, #24]
 739 0022 42F00402 		orr	r2, r2, #4
 740 0026 9A61     		str	r2, [r3, #24]
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 741              		.loc 1 326 5 view .LVU206
 742 0028 9B69     		ldr	r3, [r3, #24]
 743 002a 03F00403 		and	r3, r3, #4
 744 002e 0193     		str	r3, [sp, #4]
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 745              		.loc 1 326 5 view .LVU207
 746 0030 019B     		ldr	r3, [sp, #4]
 747              	.LBE8:
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 748              		.loc 1 331 5 view .LVU208
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 749              		.loc 1 331 25 is_stmt 0 view .LVU209
 750 0032 4FF41063 		mov	r3, #2304
 751 0036 0293     		str	r3, [sp, #8]
 332:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 752              		.loc 1 332 5 is_stmt 1 view .LVU210
 332:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 753              		.loc 1 332 26 is_stmt 0 view .LVU211
 754 0038 0223     		movs	r3, #2
 755 003a 0393     		str	r3, [sp, #12]
 333:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 756              		.loc 1 333 5 is_stmt 1 view .LVU212
 333:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 21


 757              		.loc 1 333 27 is_stmt 0 view .LVU213
 758 003c 0593     		str	r3, [sp, #20]
 334:Core/Src/tim.c **** 
 759              		.loc 1 334 5 is_stmt 1 view .LVU214
 760 003e 02A9     		add	r1, sp, #8
 761 0040 0248     		ldr	r0, .L57+4
 762              	.LVL36:
 334:Core/Src/tim.c **** 
 763              		.loc 1 334 5 is_stmt 0 view .LVU215
 764 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 765              	.LVL37:
 766              		.loc 1 341 1 view .LVU216
 767 0046 E6E7     		b	.L53
 768              	.L58:
 769              		.align	2
 770              	.L57:
 771 0048 002C0140 		.word	1073818624
 772 004c 00080140 		.word	1073809408
 773              		.cfi_endproc
 774              	.LFE72:
 776              		.section	.text.MX_TIM1_Init,"ax",%progbits
 777              		.align	1
 778              		.global	MX_TIM1_Init
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 782              		.fpu softvfp
 784              	MX_TIM1_Init:
 785              	.LFB65:
  34:Core/Src/tim.c **** 
 786              		.loc 1 34 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 72
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790 0000 10B5     		push	{r4, lr}
 791              	.LCFI25:
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 4, -8
 794              		.cfi_offset 14, -4
 795 0002 92B0     		sub	sp, sp, #72
 796              	.LCFI26:
 797              		.cfi_def_cfa_offset 80
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 798              		.loc 1 40 3 view .LVU218
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 799              		.loc 1 40 27 is_stmt 0 view .LVU219
 800 0004 0024     		movs	r4, #0
 801 0006 1094     		str	r4, [sp, #64]
 802 0008 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 803              		.loc 1 41 3 is_stmt 1 view .LVU220
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 804              		.loc 1 41 22 is_stmt 0 view .LVU221
 805 000a 0994     		str	r4, [sp, #36]
 806 000c 0A94     		str	r4, [sp, #40]
 807 000e 0B94     		str	r4, [sp, #44]
 808 0010 0C94     		str	r4, [sp, #48]
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 22


 809 0012 0D94     		str	r4, [sp, #52]
 810 0014 0E94     		str	r4, [sp, #56]
 811 0016 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 812              		.loc 1 42 3 is_stmt 1 view .LVU222
  42:Core/Src/tim.c **** 
 813              		.loc 1 42 34 is_stmt 0 view .LVU223
 814 0018 2022     		movs	r2, #32
 815 001a 2146     		mov	r1, r4
 816 001c 01A8     		add	r0, sp, #4
 817 001e FFF7FEFF 		bl	memset
 818              	.LVL38:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 719;
 819              		.loc 1 47 3 is_stmt 1 view .LVU224
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 719;
 820              		.loc 1 47 18 is_stmt 0 view .LVU225
 821 0022 2848     		ldr	r0, .L71
 822 0024 284B     		ldr	r3, .L71+4
 823 0026 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 824              		.loc 1 48 3 is_stmt 1 view .LVU226
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 825              		.loc 1 48 24 is_stmt 0 view .LVU227
 826 0028 40F2CF23 		movw	r3, #719
 827 002c 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 100;
 828              		.loc 1 49 3 is_stmt 1 view .LVU228
  49:Core/Src/tim.c ****   htim1.Init.Period = 100;
 829              		.loc 1 49 26 is_stmt 0 view .LVU229
 830 002e 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 831              		.loc 1 50 3 is_stmt 1 view .LVU230
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 832              		.loc 1 50 21 is_stmt 0 view .LVU231
 833 0030 6423     		movs	r3, #100
 834 0032 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 835              		.loc 1 51 3 is_stmt 1 view .LVU232
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 836              		.loc 1 51 28 is_stmt 0 view .LVU233
 837 0034 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 838              		.loc 1 52 3 is_stmt 1 view .LVU234
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 839              		.loc 1 52 32 is_stmt 0 view .LVU235
 840 0036 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 841              		.loc 1 53 3 is_stmt 1 view .LVU236
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 842              		.loc 1 53 32 is_stmt 0 view .LVU237
 843 0038 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 844              		.loc 1 54 3 is_stmt 1 view .LVU238
  54:Core/Src/tim.c ****   {
 845              		.loc 1 54 7 is_stmt 0 view .LVU239
 846 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 847              	.LVL39:
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 23


  54:Core/Src/tim.c ****   {
 848              		.loc 1 54 6 view .LVU240
 849 003e 0028     		cmp	r0, #0
 850 0040 30D1     		bne	.L66
 851              	.L60:
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 852              		.loc 1 58 3 is_stmt 1 view .LVU241
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 853              		.loc 1 58 37 is_stmt 0 view .LVU242
 854 0042 0023     		movs	r3, #0
 855 0044 1093     		str	r3, [sp, #64]
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 856              		.loc 1 59 3 is_stmt 1 view .LVU243
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 857              		.loc 1 59 33 is_stmt 0 view .LVU244
 858 0046 1193     		str	r3, [sp, #68]
  60:Core/Src/tim.c ****   {
 859              		.loc 1 60 3 is_stmt 1 view .LVU245
  60:Core/Src/tim.c ****   {
 860              		.loc 1 60 7 is_stmt 0 view .LVU246
 861 0048 10A9     		add	r1, sp, #64
 862 004a 1E48     		ldr	r0, .L71
 863 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 864              	.LVL40:
  60:Core/Src/tim.c ****   {
 865              		.loc 1 60 6 view .LVU247
 866 0050 0028     		cmp	r0, #0
 867 0052 2AD1     		bne	.L67
 868              	.L61:
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 869              		.loc 1 64 3 is_stmt 1 view .LVU248
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 870              		.loc 1 64 20 is_stmt 0 view .LVU249
 871 0054 6023     		movs	r3, #96
 872 0056 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 873              		.loc 1 65 3 is_stmt 1 view .LVU250
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 874              		.loc 1 65 19 is_stmt 0 view .LVU251
 875 0058 0022     		movs	r2, #0
 876 005a 0A92     		str	r2, [sp, #40]
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 877              		.loc 1 66 3 is_stmt 1 view .LVU252
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 878              		.loc 1 66 24 is_stmt 0 view .LVU253
 879 005c 0B92     		str	r2, [sp, #44]
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 880              		.loc 1 67 3 is_stmt 1 view .LVU254
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 881              		.loc 1 67 25 is_stmt 0 view .LVU255
 882 005e 0C92     		str	r2, [sp, #48]
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 883              		.loc 1 68 3 is_stmt 1 view .LVU256
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 884              		.loc 1 68 24 is_stmt 0 view .LVU257
 885 0060 0D92     		str	r2, [sp, #52]
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 24


 886              		.loc 1 69 3 is_stmt 1 view .LVU258
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 887              		.loc 1 69 25 is_stmt 0 view .LVU259
 888 0062 0E92     		str	r2, [sp, #56]
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 889              		.loc 1 70 3 is_stmt 1 view .LVU260
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 890              		.loc 1 70 26 is_stmt 0 view .LVU261
 891 0064 0F92     		str	r2, [sp, #60]
  71:Core/Src/tim.c ****   {
 892              		.loc 1 71 3 is_stmt 1 view .LVU262
  71:Core/Src/tim.c ****   {
 893              		.loc 1 71 7 is_stmt 0 view .LVU263
 894 0066 09A9     		add	r1, sp, #36
 895 0068 1648     		ldr	r0, .L71
 896 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 897              	.LVL41:
  71:Core/Src/tim.c ****   {
 898              		.loc 1 71 6 view .LVU264
 899 006e F8B9     		cbnz	r0, .L68
 900              	.L62:
  75:Core/Src/tim.c ****   {
 901              		.loc 1 75 3 is_stmt 1 view .LVU265
  75:Core/Src/tim.c ****   {
 902              		.loc 1 75 7 is_stmt 0 view .LVU266
 903 0070 0C22     		movs	r2, #12
 904 0072 09A9     		add	r1, sp, #36
 905 0074 1348     		ldr	r0, .L71
 906 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 907              	.LVL42:
  75:Core/Src/tim.c ****   {
 908              		.loc 1 75 6 view .LVU267
 909 007a E0B9     		cbnz	r0, .L69
 910              	.L63:
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 911              		.loc 1 79 3 is_stmt 1 view .LVU268
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 912              		.loc 1 79 40 is_stmt 0 view .LVU269
 913 007c 0023     		movs	r3, #0
 914 007e 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 915              		.loc 1 80 3 is_stmt 1 view .LVU270
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 916              		.loc 1 80 41 is_stmt 0 view .LVU271
 917 0080 0293     		str	r3, [sp, #8]
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 918              		.loc 1 81 3 is_stmt 1 view .LVU272
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 919              		.loc 1 81 34 is_stmt 0 view .LVU273
 920 0082 0393     		str	r3, [sp, #12]
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 921              		.loc 1 82 3 is_stmt 1 view .LVU274
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 922              		.loc 1 82 33 is_stmt 0 view .LVU275
 923 0084 0493     		str	r3, [sp, #16]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 924              		.loc 1 83 3 is_stmt 1 view .LVU276
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 25


  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 925              		.loc 1 83 35 is_stmt 0 view .LVU277
 926 0086 0593     		str	r3, [sp, #20]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 927              		.loc 1 84 3 is_stmt 1 view .LVU278
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 928              		.loc 1 84 38 is_stmt 0 view .LVU279
 929 0088 4FF40052 		mov	r2, #8192
 930 008c 0692     		str	r2, [sp, #24]
  85:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 931              		.loc 1 85 3 is_stmt 1 view .LVU280
  85:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 932              		.loc 1 85 40 is_stmt 0 view .LVU281
 933 008e 0893     		str	r3, [sp, #32]
  86:Core/Src/tim.c ****   {
 934              		.loc 1 86 3 is_stmt 1 view .LVU282
  86:Core/Src/tim.c ****   {
 935              		.loc 1 86 7 is_stmt 0 view .LVU283
 936 0090 01A9     		add	r1, sp, #4
 937 0092 0C48     		ldr	r0, .L71
 938 0094 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 939              	.LVL43:
  86:Core/Src/tim.c ****   {
 940              		.loc 1 86 6 view .LVU284
 941 0098 80B9     		cbnz	r0, .L70
 942              	.L64:
  93:Core/Src/tim.c **** 
 943              		.loc 1 93 3 is_stmt 1 view .LVU285
 944 009a 0A48     		ldr	r0, .L71
 945 009c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 946              	.LVL44:
  95:Core/Src/tim.c **** /* TIM2 init function */
 947              		.loc 1 95 1 is_stmt 0 view .LVU286
 948 00a0 12B0     		add	sp, sp, #72
 949              	.LCFI27:
 950              		.cfi_remember_state
 951              		.cfi_def_cfa_offset 8
 952              		@ sp needed
 953 00a2 10BD     		pop	{r4, pc}
 954              	.L66:
 955              	.LCFI28:
 956              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 957              		.loc 1 56 5 is_stmt 1 view .LVU287
 958 00a4 FFF7FEFF 		bl	Error_Handler
 959              	.LVL45:
 960 00a8 CBE7     		b	.L60
 961              	.L67:
  62:Core/Src/tim.c ****   }
 962              		.loc 1 62 5 view .LVU288
 963 00aa FFF7FEFF 		bl	Error_Handler
 964              	.LVL46:
 965 00ae D1E7     		b	.L61
 966              	.L68:
  73:Core/Src/tim.c ****   }
 967              		.loc 1 73 5 view .LVU289
 968 00b0 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 26


 969              	.LVL47:
 970 00b4 DCE7     		b	.L62
 971              	.L69:
  77:Core/Src/tim.c ****   }
 972              		.loc 1 77 5 view .LVU290
 973 00b6 FFF7FEFF 		bl	Error_Handler
 974              	.LVL48:
 975 00ba DFE7     		b	.L63
 976              	.L70:
  88:Core/Src/tim.c ****   }
 977              		.loc 1 88 5 view .LVU291
 978 00bc FFF7FEFF 		bl	Error_Handler
 979              	.LVL49:
 980 00c0 EBE7     		b	.L64
 981              	.L72:
 982 00c2 00BF     		.align	2
 983              	.L71:
 984 00c4 00000000 		.word	htim1
 985 00c8 002C0140 		.word	1073818624
 986              		.cfi_endproc
 987              	.LFE65:
 989              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 990              		.align	1
 991              		.global	HAL_TIM_PWM_MspDeInit
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 995              		.fpu softvfp
 997              	HAL_TIM_PWM_MspDeInit:
 998              	.LVL50:
 999              	.LFB73:
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 344:Core/Src/tim.c **** {
 1000              		.loc 1 344 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1005              		.loc 1 346 3 view .LVU293
 1006              		.loc 1 346 19 is_stmt 0 view .LVU294
 1007 0000 0268     		ldr	r2, [r0]
 1008              		.loc 1 346 5 view .LVU295
 1009 0002 054B     		ldr	r3, .L76
 1010 0004 9A42     		cmp	r2, r3
 1011 0006 00D0     		beq	.L75
 1012              	.L73:
 347:Core/Src/tim.c ****   {
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 351:Core/Src/tim.c ****     /* Peripheral clock disable */
 352:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 354:Core/Src/tim.c **** 
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 27


 355:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 356:Core/Src/tim.c ****   }
 357:Core/Src/tim.c **** }
 1013              		.loc 1 357 1 view .LVU296
 1014 0008 7047     		bx	lr
 1015              	.L75:
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1016              		.loc 1 352 5 is_stmt 1 view .LVU297
 1017 000a 044A     		ldr	r2, .L76+4
 1018 000c 9369     		ldr	r3, [r2, #24]
 1019 000e 23F40063 		bic	r3, r3, #2048
 1020 0012 9361     		str	r3, [r2, #24]
 1021              		.loc 1 357 1 is_stmt 0 view .LVU298
 1022 0014 F8E7     		b	.L73
 1023              	.L77:
 1024 0016 00BF     		.align	2
 1025              	.L76:
 1026 0018 002C0140 		.word	1073818624
 1027 001c 00100240 		.word	1073876992
 1028              		.cfi_endproc
 1029              	.LFE73:
 1031              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1032              		.align	1
 1033              		.global	HAL_TIM_Encoder_MspDeInit
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1037              		.fpu softvfp
 1039              	HAL_TIM_Encoder_MspDeInit:
 1040              	.LVL51:
 1041              	.LFB74:
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 360:Core/Src/tim.c **** {
 1042              		.loc 1 360 1 is_stmt 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046              		.loc 1 360 1 is_stmt 0 view .LVU300
 1047 0000 08B5     		push	{r3, lr}
 1048              	.LCFI29:
 1049              		.cfi_def_cfa_offset 8
 1050              		.cfi_offset 3, -8
 1051              		.cfi_offset 14, -4
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 1052              		.loc 1 362 3 is_stmt 1 view .LVU301
 1053              		.loc 1 362 23 is_stmt 0 view .LVU302
 1054 0002 0368     		ldr	r3, [r0]
 1055              		.loc 1 362 5 view .LVU303
 1056 0004 B3F1804F 		cmp	r3, #1073741824
 1057 0008 03D0     		beq	.L82
 363:Core/Src/tim.c ****   {
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 367:Core/Src/tim.c ****     /* Peripheral clock disable */
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 28


 368:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 371:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 372:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 373:Core/Src/tim.c ****     */
 374:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 377:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 381:Core/Src/tim.c ****   }
 382:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1058              		.loc 1 382 8 is_stmt 1 view .LVU304
 1059              		.loc 1 382 10 is_stmt 0 view .LVU305
 1060 000a 0F4A     		ldr	r2, .L84
 1061 000c 9342     		cmp	r3, r2
 1062 000e 0DD0     		beq	.L83
 1063              	.LVL52:
 1064              	.L78:
 383:Core/Src/tim.c ****   {
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 387:Core/Src/tim.c ****     /* Peripheral clock disable */
 388:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 391:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 392:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 393:Core/Src/tim.c ****     */
 394:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 397:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 398:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 401:Core/Src/tim.c ****   }
 402:Core/Src/tim.c **** }
 1065              		.loc 1 402 1 view .LVU306
 1066 0010 08BD     		pop	{r3, pc}
 1067              	.LVL53:
 1068              	.L82:
 368:Core/Src/tim.c **** 
 1069              		.loc 1 368 5 is_stmt 1 view .LVU307
 1070 0012 0E4A     		ldr	r2, .L84+4
 1071 0014 D369     		ldr	r3, [r2, #28]
 1072 0016 23F00103 		bic	r3, r3, #1
 1073 001a D361     		str	r3, [r2, #28]
 374:Core/Src/tim.c **** 
 1074              		.loc 1 374 5 view .LVU308
 1075 001c 0321     		movs	r1, #3
 1076 001e 0C48     		ldr	r0, .L84+8
 1077              	.LVL54:
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 29


 374:Core/Src/tim.c **** 
 1078              		.loc 1 374 5 is_stmt 0 view .LVU309
 1079 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1080              	.LVL55:
 377:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1081              		.loc 1 377 5 is_stmt 1 view .LVU310
 1082 0024 1C20     		movs	r0, #28
 1083 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1084              	.LVL56:
 1085 002a F1E7     		b	.L78
 1086              	.LVL57:
 1087              	.L83:
 388:Core/Src/tim.c **** 
 1088              		.loc 1 388 5 view .LVU311
 1089 002c 02F50332 		add	r2, r2, #134144
 1090 0030 D369     		ldr	r3, [r2, #28]
 1091 0032 23F00203 		bic	r3, r3, #2
 1092 0036 D361     		str	r3, [r2, #28]
 394:Core/Src/tim.c **** 
 1093              		.loc 1 394 5 view .LVU312
 1094 0038 C021     		movs	r1, #192
 1095 003a 0548     		ldr	r0, .L84+8
 1096              	.LVL58:
 394:Core/Src/tim.c **** 
 1097              		.loc 1 394 5 is_stmt 0 view .LVU313
 1098 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1099              	.LVL59:
 397:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1100              		.loc 1 397 5 is_stmt 1 view .LVU314
 1101 0040 1D20     		movs	r0, #29
 1102 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1103              	.LVL60:
 1104              		.loc 1 402 1 is_stmt 0 view .LVU315
 1105 0046 E3E7     		b	.L78
 1106              	.L85:
 1107              		.align	2
 1108              	.L84:
 1109 0048 00040040 		.word	1073742848
 1110 004c 00100240 		.word	1073876992
 1111 0050 00080140 		.word	1073809408
 1112              		.cfi_endproc
 1113              	.LFE74:
 1115              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1116              		.align	1
 1117              		.global	HAL_TIM_Base_MspDeInit
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1121              		.fpu softvfp
 1123              	HAL_TIM_Base_MspDeInit:
 1124              	.LVL61:
 1125              	.LFB75:
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 405:Core/Src/tim.c **** {
 1126              		.loc 1 405 1 is_stmt 1 view -0
 1127              		.cfi_startproc
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 30


 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130              		.loc 1 405 1 is_stmt 0 view .LVU317
 1131 0000 08B5     		push	{r3, lr}
 1132              	.LCFI30:
 1133              		.cfi_def_cfa_offset 8
 1134              		.cfi_offset 3, -8
 1135              		.cfi_offset 14, -4
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 1136              		.loc 1 407 3 is_stmt 1 view .LVU318
 1137              		.loc 1 407 20 is_stmt 0 view .LVU319
 1138 0002 0268     		ldr	r2, [r0]
 1139              		.loc 1 407 5 view .LVU320
 1140 0004 064B     		ldr	r3, .L90
 1141 0006 9A42     		cmp	r2, r3
 1142 0008 00D0     		beq	.L89
 1143              	.LVL62:
 1144              	.L86:
 408:Core/Src/tim.c ****   {
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 410:Core/Src/tim.c **** 
 411:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 412:Core/Src/tim.c ****     /* Peripheral clock disable */
 413:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 416:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 417:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 418:Core/Src/tim.c **** 
 419:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 420:Core/Src/tim.c ****   }
 421:Core/Src/tim.c **** }
 1145              		.loc 1 421 1 view .LVU321
 1146 000a 08BD     		pop	{r3, pc}
 1147              	.LVL63:
 1148              	.L89:
 413:Core/Src/tim.c **** 
 1149              		.loc 1 413 5 is_stmt 1 view .LVU322
 1150 000c 054A     		ldr	r2, .L90+4
 1151 000e D369     		ldr	r3, [r2, #28]
 1152 0010 23F00403 		bic	r3, r3, #4
 1153 0014 D361     		str	r3, [r2, #28]
 416:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1154              		.loc 1 416 5 view .LVU323
 1155 0016 1E20     		movs	r0, #30
 1156              	.LVL64:
 416:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1157              		.loc 1 416 5 is_stmt 0 view .LVU324
 1158 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1159              	.LVL65:
 1160              		.loc 1 421 1 view .LVU325
 1161 001c F5E7     		b	.L86
 1162              	.L91:
 1163 001e 00BF     		.align	2
 1164              	.L90:
 1165 0020 00080040 		.word	1073743872
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 31


 1166 0024 00100240 		.word	1073876992
 1167              		.cfi_endproc
 1168              	.LFE75:
 1170              		.comm	htim4,72,4
 1171              		.comm	htim3,72,4
 1172              		.comm	htim2,72,4
 1173              		.comm	htim1,72,4
 1174              		.text
 1175              	.Letext0:
 1176              		.file 2 "/Users/cecilia/Downloads/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine
 1177              		.file 3 "/Users/cecilia/Downloads/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_st
 1178              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1179              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1180              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1181              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1182              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1183              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1184              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1185              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1186              		.file 12 "Core/Inc/tim.h"
 1187              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1188              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1189              		.file 15 "Core/Inc/main.h"
 1190              		.file 16 "<built-in>"
ARM GAS  /var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:16     .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:134    .text.MX_TIM2_Init:000000000000005c $d
                            *COM*:0000000000000048 htim2
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:139    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:146    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:255    .text.MX_TIM3_Init:000000000000005c $d
                            *COM*:0000000000000048 htim3
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:261    .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:268    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:377    .text.MX_TIM4_Init:0000000000000064 $d
                            *COM*:0000000000000048 htim4
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:383    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:390    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:435    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:440    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:447    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:605    .text.HAL_TIM_Encoder_MspInit:00000000000000ac $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:612    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:619    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:679    .text.HAL_TIM_Base_MspInit:000000000000003c $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:684    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:691    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:771    .text.HAL_TIM_MspPostInit:0000000000000048 $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:777    .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:784    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:984    .text.MX_TIM1_Init:00000000000000c4 $d
                            *COM*:0000000000000048 htim1
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:990    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:997    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1026   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1032   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1039   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1109   .text.HAL_TIM_Encoder_MspDeInit:0000000000000048 $d
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1116   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1123   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/fr/_fzkl2b500x6jnd03zkv75240000gn/T//ccsrJCFK.s:1165   .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
