#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 20 06:36:12 2024
# Process ID: 908
# Current directory: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper.vdi
# Journal file: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1\vivado.jou
# Running On: KVL-TUF, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 25446 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.965 ; gain = 178.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vitis_workspace/ip24/att4/hls_component/hls_component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_cvtcolor_og_0_0/design_1_cvtcolor_og_0_0.dcp' for cell 'design_1_i/cvtcolor_og_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1024.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 16 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1188.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

19 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1188.840 ; gain = 664.238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1214.984 ; gain = 26.145

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1881a2b42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1749.324 ; gain = 534.340

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1881a2b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2117.199 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1881a2b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2117.199 ; gain = 0.000
Phase 1 Initialization | Checksum: 1881a2b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2117.199 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1881a2b42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 2117.199 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1881a2b42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.610 . Memory (MB): peak = 2117.199 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1881a2b42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 2117.199 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 35 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c08af063

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.997 . Memory (MB): peak = 2117.199 ; gain = 0.000
Retarget | Checksum: c08af063
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14a3295cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2117.199 ; gain = 0.000
Constant propagation | Checksum: 14a3295cb
INFO: [Opt 31-389] Phase Constant propagation created 340 cells and removed 738 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 103395e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.199 ; gain = 0.000
Sweep | Checksum: 103395e7b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 546 cells
INFO: [Opt 31-1021] In phase Sweep, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 103395e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.199 ; gain = 0.000
BUFG optimization | Checksum: 103395e7b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][32]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][33]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][34]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][35]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][36]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][37]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][38]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][39]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][40]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][41]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][42]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][43]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][44]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][45]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][46]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][47]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][48]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][49]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][50]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][51]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][52]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][53]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][54]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][55]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][56]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][57]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][58]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][59]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][60]_srl5 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 103395e7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.199 ; gain = 0.000
Shift Register Optimization | Checksum: 103395e7b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 90105bbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.199 ; gain = 0.000
Post Processing Netlist | Checksum: 90105bbe
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 9a347375

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.199 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2117.199 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 9a347375

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.199 ; gain = 0.000
Phase 9 Finalization | Checksum: 9a347375

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.199 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |              80  |                                             63  |
|  Constant propagation         |             340  |             738  |                                             63  |
|  Sweep                        |               0  |             546  |                                            224  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9a347375

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.199 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2117.199 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 8 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1590cf79b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2256.832 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1590cf79b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.832 ; gain = 139.633

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 171012817

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2256.832 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 171012817

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.832 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2256.832 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 171012817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2256.832 ; gain = 1067.992
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2256.832 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2256.832 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2256.832 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.832 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10b8a73ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2256.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e970db4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 118a1217f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 118a1217f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 118a1217f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d9ba702c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11da32322

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11da32322

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1604ac7fa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 511 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 177 nets or LUTs. Breaked 0 LUT, combined 177 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2256.832 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            177  |                   177  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            177  |                   177  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12e03489b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: fee2856c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 2 Global Placement | Checksum: fee2856c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bfc4d288

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bbb277e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142d931ac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: de4efbde

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18fba79cc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1379e96d2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 153a47c5c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 153a47c5c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c7b8423b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.607 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: bc25566c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/push, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128/push, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: bc25566c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: c7b8423b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.607. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: dd3664a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: dd3664a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd3664a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dd3664a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: dd3664a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2256.832 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9da6962

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000
Ending Placer Task | Checksum: 7352a713

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2256.832 ; gain = 0.000
88 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.832 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2256.832 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2256.832 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.832 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2256.832 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2280.062 ; gain = 16.402
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.609 ; gain = 16.871
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.609 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2283.609 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2283.609 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2283.609 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.609 ; gain = 19.949
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.609 ; gain = 26.777
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3efd33bb ConstDB: 0 ShapeSum: 34557358 RouteDB: 0
Post Restoration Checksum: NetGraph: ea737da | NumContArr: 7cfdfd1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 19bc90ce5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2411.844 ; gain = 118.074

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19bc90ce5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2411.844 ; gain = 118.074

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19bc90ce5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2411.844 ; gain = 118.074
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 33725f7df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2430.277 ; gain = 136.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.937  | TNS=0.000  | WHS=-0.239 | THS=-323.577|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18928
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18928
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 304bf5ec2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2471.051 ; gain = 177.281

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 304bf5ec2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2471.051 ; gain = 177.281

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26ee51bf3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2471.051 ; gain = 177.281
Phase 3 Initial Routing | Checksum: 26ee51bf3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2471.051 ; gain = 177.281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 856
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e84f691b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2474.539 ; gain = 180.770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e351a98c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 2475.230 ; gain = 181.461

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 235dca45f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2475.234 ; gain = 181.465
Phase 4 Rip-up And Reroute | Checksum: 235dca45f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2475.234 ; gain = 181.465

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 235dca45f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2475.234 ; gain = 181.465

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 235dca45f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2475.234 ; gain = 181.465
Phase 5 Delay and Skew Optimization | Checksum: 235dca45f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2475.234 ; gain = 181.465

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b98953ac

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2475.234 ; gain = 181.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.265  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c2f978ef

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2475.234 ; gain = 181.465
Phase 6 Post Hold Fix | Checksum: 2c2f978ef

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2475.234 ; gain = 181.465

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.71264 %
  Global Horizontal Routing Utilization  = 5.17309 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c2f978ef

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2475.234 ; gain = 181.465

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c2f978ef

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2477.277 ; gain = 183.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ec7905e5

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2477.277 ; gain = 183.508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.265  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ec7905e5

Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2477.277 ; gain = 183.508
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1b102c7f6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2477.277 ; gain = 183.508
Ending Routing Task | Checksum: 1b102c7f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2477.277 ; gain = 183.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 2477.277 ; gain = 193.668
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2505.195 ; gain = 27.918
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2511.363 ; gain = 6.168
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2552.633 ; gain = 14.875
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.273 ; gain = 17.520
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 2556.273 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2556.273 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2556.273 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.273 ; gain = 18.516
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.273 ; gain = 32.926
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg input design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product__0 output design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg multiplier stage design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product multiplier stage design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product__0 multiplier stage design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg multiplier stage design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg multiplier stage design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 77 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 49 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3017.574 ; gain = 461.301
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 06:40:31 2024...
