
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                           04_clock_opt_cts                               **
#**                          Clock Tree Synthesis                            **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       04_clock_opt_cts.tcl                            "
                       04_clock_opt_cts.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "04_clock_opt_cts"
04_clock_opt_cts
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./TECH/padplace_ICC_khu_sensor_L13_68um.tdf"  ;# This is tdf format.
./TECH/padplace_ICC_khu_sensor_L13_68um.tdf
# This is a tcl file that changes pad names in logic library to in physical library.
# The tcl file functions appending "_p" to a last character of the pad names.
# (e.g. vssoh -> vssoh_p)
set ICC_IO_NAMING_FILE             "./icc_scripts/rules/pad_naming_rule.tcl"
./icc_scripts/rules/pad_naming_rule.tcl
set CLOCK_MAX_TRAN    0.3; # clock path max transtion time.
0.3
set MAX_ROUTING_LAYER              "MET4"
MET4
set MIN_ROUTING_LAYER              ""
set CLK_MAX_ROUTING_LAYER          "MET4"
MET4
set CLK_MIN_ROUTING_LAYER          "MET3"
MET3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FP_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst funccts_wst"
func1_wst funccts_wst
set FP_SCN                         "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst"
func1_wst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst"
func1_wst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
set OPCOND_WST          V105WTP1250
V105WTP1250
set OPCOND_WST_LIB      std150e_wst_105_p125 
std150e_wst_105_p125
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          V135BTN0400
V135BTN0400
set OPCOND_BST_LIB      std150e_bst_135_n040
std150e_bst_135_n040
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
setenv SEC_SYNOPSYS /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
setenv SEC_SYNOPSYS_AUX env(SEC_SYNOPSYS)/aux
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set New Variable for 'search_path'                        **
#******************************************************************************
set dk_home [getenv SEC_SYNOPSYS]
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
set dk_home_aux [getenv SEC_SYNOPSYS_AUX]
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
set search_path [list . [format "%s%s"  $synopsys_root /libraries/syn]     [format "%s%s"  $dk_home /syn/STD150E] $dk_home_aux]
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Reference/Front_End/samsung013/sec150e_synopsys/readme/SynopsysDKGuide.pdf p.14
# Typical (TT / 1.20V / 25 Celcius)
set STD_TYP std150e_typ_120_p025
std150e_typ_120_p025
set STD_TYP_MEM std150e_typ_120_p025_memory
std150e_typ_120_p025_memory
# Worst (SS / 1.05V / 125 Celcius)
set STD_WST std150e_wst_105_p125
std150e_wst_105_p125
# Best (FF / 1.35V / -40 Celcius)
set STD_BST std150e_bst_135_n040
std150e_bst_135_n040
set target_library [concat         $STD_WST.db         $STD_BST.db
]
std150e_wst_105_p125.db std150e_bst_135_n040.db
# * : all designs which are in dc_shell 
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library [concat         {*}         $target_library 	$synthetic_library
]
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set link_path $link_library
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set symbol_library [list std150e_veri.sdb]
std150e_veri.sdb
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
setenv SEC_SYNOPSYS_ICC [sh pwd]/MilkyWay
/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set icc_home [getenv SEC_SYNOPSYS_ICC]
/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay
set all_milky [list 		$icc_home/std150e_prim_050504 		$icc_home/std150e_60poi_power_6lm_070420 		$icc_home/std150e_60poi_io_6lm_071011
	      ]
/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420 /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
set MW_REF_LIB_DIRS "$all_milky"
/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420 /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
# Since I/O pad name is different between logical and physical, we should add
# LM cell db for ICC to search I/O pad cell properly
if { $step != "00_read_design" } {
	lappend link_library $icc_home/std150e_60poi_io_6lm_071011/LM/${STD_WST}_astro.db
	lappend link_library $icc_home/std150e_60poi_io_6lm_071011/LM/${STD_BST}_astro.db
}
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_FILE "./TECH/std150e_prim_6m.techgen.tf"
./TECH/std150e_prim_6m.techgen.tf
set TLUP_DIR [sh pwd]/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
/home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
set MAP_FILE "${TLUP_DIR}/MAP/L13_CELL_6LM.map"
/home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
set TLUP_MAX_FILE "${TLUP_DIR}/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
set TLUP_MIN_FILE "${TLUP_DIR}/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
set STREAM_OUT_MAP "./TECH/layer.map"
./TECH/layer.map
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
# Reference/Back_End/KHU_ASTRO User Guide p.86 and samsung65 TECH antenna_rules
# IC User Guide p.457
# make antenna_rule.tcl
set ANTENNA_RULE "./TECH/std150e_prim713_antenna_200827.tcl"
./TECH/std150e_prim713_antenna_200827.tcl
#******************************************************************************
#******************************************************************************
#**                           Set IO FILLERS                                 **
#******************************************************************************
set IO_FILLER "iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p"
iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p
set IO_FILLER_OVERLAP ""
#******************************************************************************
#**                        Set Clock Tree Layers                             **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME "shield_130nm_rule"
shield_130nm_rule
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/graduation_project3/2015103977/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
0912_02:32:02
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_04_clock_opt_cts
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_03_place_opt -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_04_clock_opt_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_04_clock_opt_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts'. (MW-212)

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_04_clock_opt_cts ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_04_clock_opt_cts' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_04_clock_opt_cts)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_04_clock_opt_cts)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_04_clock_opt_cts.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_04_clock_opt_cts)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_04_clock_opt_cts)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_04_clock_opt_cts}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_04_clock_opt_cts" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
## Read scenario file
#sh sed -i '/set_max_fanout/d' $FUNC1_SDC
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
if { $CLOCK_OPT_CTS_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all
	source $ICC_MCMM_SCENARIOS_FILE
}
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (233 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd4_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place9 in scenario func1_wst
Information: Updating graph... (UID-83)
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Some objects from '_sel350' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
27989/29565 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 0.83 seconds
EKL_MT: elapsed time 1 seconds
Warning: Net 'w_clk_p' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'khu_sensor_top/w_CLOCK_HALF' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_controller/n207' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_controller/N102' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N32' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N142' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_f2i/n92' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/n345' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n16' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n87' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n113' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n111' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n103' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n99' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n591' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n565' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/n451' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n280' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n449' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n456' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n473' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n674' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n684' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n647' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n433' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n644' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n677' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n876' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n673' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n686' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n434' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n312' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n676' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n142' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.0005 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00038 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: High fanout net 'w_clk_p' is not ideal_net. (OPT-934)
Information: Updating graph... (UID-83)
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:32:28 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   func1_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel709' were of the incorrect class. (SEL-010)
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd4_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place9 in scenario func1_wst
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.0005 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00038 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
Information: End rc update.
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:32:31 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   funccts_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $CLOCK_OPT_CTS_SCN
Information: Scenario func1_wst is no longer active. (UID-1022)
1
#******************************************************************************
# Note Checklist prior to CTS
# 1. Placement must be finished clearly.
# 2. Verify P/G nets are prerouted properly.
# 3. Verify Congestion value. Congestion value must be lower than 4.
# 4. After placement, the ideal situaltion is that there is no timing violation.
# If it has, it may be okay, but not recommend.
# 5. Check your high fan out nets (hfn)
#******************************************************************************
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_clock_opt_cts_env.tcl
***********************************************************************
                                                                       
                    common_clock_opt_cts_env.tcl                       
                                                                       
***********************************************************************
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: funccts_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Current design is 'khu_sensor_pad'.
1
# Improved congestion analysis by using Global Route info
if { $GL_BASED_PLACE } {
	set placer_enable_enhanced_router true
	set placer_enable_high_effort_congestion true
} else {
	set placer_enable_enhanced_router false
	set placer_enable_high_effort_congestion false
}
true
# CTS
foreach cts_mode_scenario $CLOCK_OPT_CTS_SCN {
	# Set CTS scenario
	current_scenario    $cts_mode_scenario
	set_scenario_options -cts_mode true -cts_corner max -scenario $cts_mode_scenario

	# Naming prefix
	set cts_instance_name_prefix CTS_${cts_mode_scenario}_

	# Variables
	set cts_fix_drc_beyond_exceptions true
	set cts_fix_drc_on_data true
	set cts_upsize_for_drc_beyond_exception true
	set cts_remove_buffers_inserted_by_fixing_drc false

	# Source shielding rule
	source ./icc_scripts/rules/shield_130nm_rule.tcl

	# CTS options
	set_clock_tree_options 		-max_transition $CLOCK_MAX_TRAN 		-ocv_clustering true 		-gate_sizing true 		-routing_rule $ICC_CTS_RULE_NAME 		-use_default_routing_for_sinks 1

	# Run CTS
	clock_opt -only_cts -no_clock_route

	# To do inter clock balancing
	if { $INTER_CLK_GROUPS != "" } {
		foreach balance_clock $INTER_CLK_GROUPS {
			balance_inter_clock_delay -clock_trees "$balance_clock"
		}
	}
	# set dont touch on clock tree
	set_clock_tree_exception 		-dont_touch_subtrees [remove_from_collection [all_fanout -flat -clock_tree] [get_ports [all_outputs]]]

	# Source shielding rule
	mark_clock_tree -clock_synthesized -fix_sinks 		-routing_rule $ICC_CTS_RULE_NAME -use_default_routing_for_sinks 1

	# Report
	set REPORTS_STEP_DIR $REPORTS_DIR/${step}
	if { ![file exist $REPORTS_STEP_DIR] } {
		sh mkdir $REPORTS_STEP_DIR
	}
	if {[file exist $REPORTS_DIR/${step}/${cts_mode_scenario}]} {
		sh rm -rf $REPORTS_DIR/${step}/${cts_mode_scenario}
	}
	sh mkdir $REPORTS_DIR/${step}/${cts_mode_scenario}
	
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/clock_tree_settings   {report_clock_tree -settings}
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/clock_tree_exceptions {report_clock_tree -exceptions}
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/skew                  {report_clock_tree}
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/skew.summary          {report_clock_tree -summary}
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/clock_structure       {report_clock_tree -structure}

	# save cell after each mode CTS
	save_mw_cel -as ${cts_mode_scenario}_cts_fin

	set_scenario_options -cts_mode false -cts_corner max -scenario $cts_mode_scenario
}
Current scenario is: funccts_wst
Warning: The default value of the -leakage_power and -dynamic_power options of the set_scenario_options command changed from true to false in the F-2011.09 release.  (PWR-824)
Error: Routing rule shield_130nm_rule already exists. (RTC-314)
================================================================================

Nondefault routing rule name ( shield_130nm_rule ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   MET1      160       160       DEFAULT        0              0
   MET2      200       200       DEFAULT        0              0
   MET3      200       200       DEFAULT        200            200
   MET4      200       200       DEFAULT        200            200
   MET5      200       200       DEFAULT        200            400
   MET6      440       440       DEFAULT        440            800

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   MET1      160       1.00      0
   MET2      200       1.00      0
   MET3      200       1.00      0
   MET4      200       1.00      0
   MET5      200       1.00      0
   MET6      440       1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
Setting global CTS options...

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Store all active scenarios, set cts scenario to active.
Current scenario is: funccts_wst
-cts_mode scenario : funccts_wst
Current scenario is: funccts_wst
Building clock tree...
Operating Condition is max
Information: Scenario funccts_wst is the only cts_mode, per_clock exception will be honored in CTS (CTS-1112)
Warning: Design 'khu_sensor_pad' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Clock Synthesis/Optimization will follow this order: clk  (CTS-1113)
CTS Operating Condition(s): MAX(Worst) 

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00059 0.00059 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00047 0.00047 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Res : 0.00036 0.00036 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
LR: Layer MET3: Average tracks per gcell 9.0, utilization 0.32
LR: Layer MET4: Average tracks per gcell 8.2, utilization 0.29
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
OCV-aware clustering being initialized...

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
Warning: Net khu_sensor_top/divider_by_2/o_CLK_DIV_2 is an Ideal Net, Removing the attribute. (CTS-260)
Information: Replaced the library cell of khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg from ft2d1_hd to ft2d4_hd. (CTS-152)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_out_reg_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/i2c_master/clk_gate_mode_stop_reg_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch (cglpd1_hd). (CTS-618)
Warning: No LEQ library cell found for cell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch (cglpd1_hd). (CTS-618)
CTS: Prepare sources for clock domain clk
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_mode_stop_reg_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_out_reg_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK is implicit ignore
CTS: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/CK is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning nid1_hd because drive of 0.155711 is less than 0.361425.
    Pruning nid2_hd because drive of 0.302021 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning ivd1_hd because drive of 0.155155 is less than 0.361425.
    Pruning ivd2_hd because drive of 0.322318 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'w_clk_p'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'w_clk_p'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]     GUI = worst[0.300 0.300]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.300 0.300]     GUI = worst[0.300 0.300]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net i_CLK
CTS:  clock gate levels = 4
CTS:    clock sink pins = 2226
CTS:    level  4: gates = 1
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net i_CLK:
CTS:   std150e_wst_105_p125/nid24_hd
CTS:   std150e_wst_105_p125/ivd24_hd
CTS:   std150e_wst_105_p125/nid20_hd
CTS:   std150e_wst_105_p125/ivd20_hd
CTS:   std150e_wst_105_p125/nid16_hd
CTS:   std150e_wst_105_p125/ivd16_hd
CTS:   std150e_wst_105_p125/ivd12_hd
CTS:   std150e_wst_105_p125/nid12_hd
CTS:   std150e_wst_105_p125/nid8_hd
CTS:   std150e_wst_105_p125/ivd8_hd
CTS:   std150e_wst_105_p125/ivd6_hd
CTS:   std150e_wst_105_p125/nid6_hd
CTS:   std150e_wst_105_p125/ivd2_hd
CTS:   std150e_wst_105_p125/ivd4_hd
CTS:   std150e_wst_105_p125/ivd3_hd
CTS:   std150e_wst_105_p125/ivd1_hd
CTS:   std150e_wst_105_p125/nid4_hd
CTS:   std150e_wst_105_p125/nid2_hd
CTS:   std150e_wst_105_p125/nid3_hd
CTS:   std150e_wst_105_p125/nid1_hd
CTS: Buffer/Inverter list for DelayInsertion for clock net i_CLK:
CTS:   std150e_wst_105_p125/ivd24_hd
CTS:   std150e_wst_105_p125/ivd20_hd
CTS:   std150e_wst_105_p125/ivd16_hd
CTS:   std150e_wst_105_p125/nid24_hd
CTS:   std150e_wst_105_p125/nid20_hd
CTS:   std150e_wst_105_p125/nid16_hd
CTS:   std150e_wst_105_p125/ivd12_hd
CTS:   std150e_wst_105_p125/nid12_hd
CTS:   std150e_wst_105_p125/ivd8_hd
CTS:   std150e_wst_105_p125/nid8_hd
CTS:   std150e_wst_105_p125/ivd6_hd
CTS:   std150e_wst_105_p125/nid6_hd
CTS:   std150e_wst_105_p125/ivd2_hd
CTS:   std150e_wst_105_p125/ivd4_hd
CTS:   std150e_wst_105_p125/ivd3_hd
CTS:   std150e_wst_105_p125/ivd1_hd
CTS:   std150e_wst_105_p125/nid4_hd
CTS:   std150e_wst_105_p125/nid2_hd
CTS:   std150e_wst_105_p125/nid3_hd
CTS:   std150e_wst_105_p125/nid1_hd
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock uncertainty on pin async_rstn_glitch_synchronizer/async_rstn_synchronizer/r_ff_reg/CK ... (CTS-102)
Note - message 'CTS-102' limit (1) exceeded.  Remainder will be suppressed.
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk_half ... (CTS-103)
Information: Removing clock source latency on clock clk_half ... (CTS-289)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = khu_sensor_top/w_CLOCK_HALF
CTS:        driving pin = khu_sensor_top/divider_by_2/o_CLK_DIV_2
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   leaf max transition = worst[0.300 0.300]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Information: Back-annotated pin delays for Net: async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK is ignored because net belongs to a clock mesh.  (OPT-860)
Information: Back-annotated pin delays for Net: async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK is ignored because net belongs to a clock mesh.  (OPT-860)
Information: Back-annotated pin delays for Net: async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK is ignored because net belongs to a clock mesh.  (OPT-860)
 * Reached OPT-860 limit - remainder will be suppressed
CTS: nominal transition = 0.12309

CTS: gate level 3 clock tree synthesis
CTS:          clock net = khu_sensor_top/divider_by_2/o_CLK_DIV_2
CTS:        driving pin = khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   leaf max transition = worst[0.300 0.300]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = w_clk_p
CTS:        driving pin = pad1/Y
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   leaf max transition = worst[0.300 0.300]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 1 clock tree synthesis
CTS:          clock net = i_CLK
CTS:        driving pin = i_CLK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   leaf max transition = worst[0.300 0.300]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on don't touch net i_CLK. (CTS-614)

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.3,0.3]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at pad1/Y
CTS:   transition delay = worst[0.294 0.349] worst[0.294 0.349]
CTS:   constraint = worst[0.300 0.300]
CTS: transition delay violation at khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/A
CTS:   transition delay = worst[0.294 0.349] worst[0.294 0.349]
CTS:   constraint = worst[0.300 0.300]
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 2 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       4 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:     102 buffers used (total size = 1962.58)
CTS:     106 clock nets total capacitance = worst[17.928 17.928]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net i_CLK
CTS:       4 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:     102 buffers used (total size = 1962.58)
CTS:     106 clock nets total capacitance = worst[17.928 17.928]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on vlsi-dist.khu.ac.kr
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.3,0.3]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: transition delay violation at pad1/Y
CTS:   transition delay = worst[0.294 0.349] worst[0.294 0.349]
CTS:   constraint = worst[0.300 0.300]
CTS: transition delay violation at khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/A
CTS:   transition delay = worst[0.294 0.349] worst[0.294 0.349]
CTS:   constraint = worst[0.300 0.300]
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 2 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: khu_sensor_top/CTS_funccts_wst_nid1_hd_G2IP/A is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning nid1_hd because drive of 0.155711 is less than 0.361425.
    Pruning nid2_hd because drive of 0.302021 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning ivd1_hd because drive of 0.155155 is less than 0.361425.
    Pruning ivd2_hd because drive of 0.322318 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'w_clk_p'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 1.314795
CTS: BA: Max skew at toplevel pins = 0.134053
CTS: Prepare sources for clock domain clk

CTS: fixing DRC beyond exception pins under clock i_CLK

CTS: gate level 3 DRC fixing (exception level 1)
CTS:          clock net = khu_sensor_top/w_clk_p_G2IP
CTS:        driving pin = khu_sensor_top/CTS_funccts_wst_nid1_hd_G2IP/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.300 0.300]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       1 clock domain completed
CTS:       1 gated clock nets beyond exception pins
CTS:       1 buffer trees inserted
CTS:      30 buffers used (total size = 681.12)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net i_CLK
CTS:       1 gated clock nets beyond exception pins
CTS:       1 buffer trees inserted
CTS:      30 buffers used (total size = 681.12)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.3,0.3]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on vlsi-dist.khu.ac.kr
CTS: ==================================================
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00059 0.00059 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00047 0.00047 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Res : 0.00036 0.00036 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
Information: Clock Synthesis/Optimization will follow this order: clk  (CTS-1113)
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
Information: Design is global routed.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: khu_sensor_top/CTS_funccts_wst_nid1_hd_G2IP/A is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning nid1_hd because drive of 0.155711 is less than 0.361425.
    Pruning nid2_hd because drive of 0.302021 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

Pruning library cells (r/f, pwr)
    Min drive = 0.361425.
    Pruning ivd1_hd because drive of 0.155155 is less than 0.361425.
    Pruning ivd2_hd because drive of 0.322318 is less than 0.361425.
    Final pruned buffer set (8 buffers):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'nid2_hd'.
Using primary inverters equivalent to 'ivd1_hd'.
CTS Corners: :max funccts_wst:max 
Technology-based gate delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner ':max': 1.000
Worst clock corner:  :max
Worst RC delay corner:  :max
Using normal effort optimization
Using pre-route mode
Using mv_mode
Information: Primary corner ':max' is from the current scenario. (CTS-379)
Target max transition = 0.246176
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver nid1_hd.
    Pruning weak driver nid2_hd.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

    Pruning weak driver ivd1_hd.
    Pruning weak driver ivd2_hd.
    Final pruned inverter set (8 inverters):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
setting ndr shield_130nm_rule to clock clk
CTS: Marking Net i_CLK as cts DontTouch : It is a PAD Net
CTS: Marking Net i_CLK as cts DontTouch : It is a PAD Net


Initializing parameters for clock clk:
Root pin: i_CLK
Using max_transition: 0.300 ns
Using leaf_max_transition for clock clk: 0.300 ns
Using the following target skews for global optimization:
  Corner ':max': 0.089 ns
Using the following target skews for incremental optimization:
  Corner ':max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns


Starting optimization for clock clk.
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (2.595 0.000 2.595)
    Estimated Insertion Delay (r/f/b) = (2.648  -inf 2.648)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.135 0.000 0.135)
    Estimated Insertion Delay (r/f/b) = (0.188  -inf 0.188)
  Wire capacitance =  8.3 pf
  Total capacitance = 18.2 pf
  Max transition = 0.297 ns
  Cells = 104 (area=422.999969)
  Inverters = 101 (area=411.666626)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd24_hd: 30
    ivd20_hd: 28
    ivd16_hd: 28
    ivd12_hd: 12
    ivd8_hd: 2
    ivd6_hd: 1
  Other Cells
  ===========
    ft2d4_hd: 1

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.072, 2.688), End (0.072, 2.688) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner ':max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 iteration 1: (2.632240, 2.704696) [1]
 Total 1 cells sized on clock clk (LP) (corner 1)
 Start (0.072, 2.705), End (0.072, 2.705) 

Detailed optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

 Start (0.053, 2.686), End (0.053, 2.686) 

Start area recovery: (0.052974, 2.686156)
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns
Switch to low metal layer for clock 'clk':

 Total 98 out of 103 nets switched to low metal layer for clock 'clk' with largest cap change 16.15 percent
Switch metal layer for area recovery: (0.052974, 2.685622)
 Start (0.053, 2.686), End (0.053, 2.686) 

Buffer removal for area recovery: (0.052974, 2.685622)
Area recovery optimization for clock 'clk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.052974, 2.685622)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.052974, 2.685622)
Buffer pair removal for area recovery: (0.052974, 2.685622)
End area recovery: (0.052974, 2.685622)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (2.633 0.000 2.633)
    Estimated Insertion Delay (r/f/b) = (2.686  -inf 2.686)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.038 0.000 0.038)
    Estimated Insertion Delay (r/f/b) = (0.091  -inf 0.091)
  Wire capacitance =  7.6 pf
  Total capacitance = 16.2 pf
  Max transition = 0.286 ns
  Cells = 104 (area=288.666992)
  Inverters = 101 (area=277.333649)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd20_hd: 2
    ivd16_hd: 35
    ivd12_hd: 29
    ivd8_hd: 17
    ivd4_hd: 3
    ivd6_hd: 15
  Other Cells
  ===========
    ft2d4_hd: 1


++ Longest path for clock clk in corner ':max':
 object                               fan cap  trn inc  arr r location
 i_CLK (port)                                   31   0    0 r (  13  946) 
 i_CLK (port)                                    0   0    0 r (  13  946) 
 i_CLK (net)                            3 2091                
 pad1/PAD (phbct24_p)                          143  45   45 r (  58  974) 
 pad1/Y (phbct24_p)                            286 1288 1333 r
                                                              ( 137  999) 
 w_clk_p (net)                          2  55                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/A (ivd20_hd)
                                               285   1 1335 r ( 194  999) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/Y (ivd20_hd)
                                               129 106 1441 f ( 193  999) 
 khu_sensor_top/w_clk_p_G2B1I1 (net)    1 121                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I1/A (ivd16_hd)
                                               130   9 1450 f ( 340  852) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I1/Y (ivd16_hd)
                                               178 109 1559 r ( 340  851) 
 khu_sensor_top/w_clk_p_G2B2I1 (net)    1 127                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B8I1/A (ivd16_hd)
                                               180  10 1569 r ( 424  621) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B8I1/Y (ivd16_hd)
                                               185 125 1694 f ( 425  621) 
 khu_sensor_top/w_clk_p_G2B3I1 (net)    2 244                 
 khu_sensor_top/divider_by_2/CTS_funccts_wst_ivd8_hd_G2B7I2/A (ivd6_hd)
                                               197  30 1724 f ( 707  228) 
 khu_sensor_top/divider_by_2/CTS_funccts_wst_ivd8_hd_G2B7I2/Y (ivd6_hd)
                                               210 142 1866 r ( 707  228) 
 khu_sensor_top/divider_by_2/w_clk_p_G2B4I2 (net)
                                        1  57                 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (ft2d4_hd)
                                               210   2 1868 r ( 876  228) 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (ft2d4_hd)
                                                84 334 2202 r ( 865  228) 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net)
                                        1   9                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B4I1/A (ivd4_hd)
                                                84   0 2202 r ( 867  232) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B4I1/Y (ivd4_hd)
                                               116  86 2288 f ( 866  233) 
 khu_sensor_top/w_CLOCK_HALF_G4B1I1 (net)
                                        1  44                 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B3I1/A (ivd12_hd)
                                               116   1 2289 f ( 887  283) 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B3I1/Y (ivd12_hd)
                                               188 116 2405 r ( 888  283) 
 khu_sensor_top/w_CLOCK_HALF_G4B2I1 (net)
                                        3 109                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B2I3/A (ivd12_hd)
                                               189   1 2406 r ( 854  286) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B2I3/Y (ivd12_hd)
                                               160 131 2537 f ( 854  286) 
 khu_sensor_top/w_CLOCK_HALF_G4B3I3 (net)
                                        4 169                 
 khu_sensor_top/sensor_core/CTS_funccts_wst_ivd16_hd_G4B1I8/A (ivd12_hd)
                                               160   1 2538 f ( 849  286) 
 khu_sensor_top/sensor_core/CTS_funccts_wst_ivd16_hd_G4B1I8/Y (ivd12_hd)
                                               230 145 2683 r ( 849  286) 
 khu_sensor_top/sensor_core/w_CLOCK_HALF_G4B4I8 (net)
                                       32 135                 
 khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)
                                               231   2 2685 r ( 796  235) 


++ Shortest path for clock clk in corner ':max':
 object                               fan cap  trn inc  arr r location
 i_CLK (port)                                   31   0    0 r (  13  946) 
 i_CLK (port)                                    0   0    0 r (  13  946) 
 i_CLK (net)                            3 2091                
 async_rstn_glitch_synchronizer/async_rstn_synchronizer/o_RSTN_reg/CK (fd2qd4_hd)
                                               144  53   53 r ( 477  996) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 i_CLK (port)                                   31   0    0 r (  13  946) 
 i_CLK (port)                                    0   0    0 r (  13  946) 
 i_CLK (net)                            3 2091                
 pad1/PAD (phbct24_p)                          142  45   45 r (  58  974) 
 pad1/Y (phbct24_p)                              0   0   45 r ( 137  999) 
 w_clk_p (net)                          2  55                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/A (ivd20_hd)
                                                 3   1   46 r ( 194  999) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I11/Y (ivd20_hd)
                                                 0   0   46 f ( 193  999) 
 khu_sensor_top/w_clk_p_G2B1I1 (net)    1 121                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I1/A (ivd16_hd)
                                                21   7   52 f ( 340  852) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B9I1/Y (ivd16_hd)
                                                 0   0   52 r ( 340  851) 
 khu_sensor_top/w_clk_p_G2B2I1 (net)    1 127                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B8I1/A (ivd16_hd)
                                                24   7   60 r ( 424  621) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G2B8I1/Y (ivd16_hd)
                                                 0   0   60 f ( 425  621) 
 khu_sensor_top/w_clk_p_G2B3I1 (net)    2 244                 
 khu_sensor_top/divider_by_2/CTS_funccts_wst_ivd8_hd_G2B7I2/A (ivd6_hd)
                                                76  24   84 f ( 707  228) 
 khu_sensor_top/divider_by_2/CTS_funccts_wst_ivd8_hd_G2B7I2/Y (ivd6_hd)
                                                 0   0   84 r ( 707  228) 
 khu_sensor_top/divider_by_2/w_clk_p_G2B4I2 (net)
                                        1  57                 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (ft2d4_hd)
                                                 5   2   85 r ( 876  228) 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (ft2d4_hd)
                                                 0   0   85 r ( 865  228) 
 khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net)
                                        1   9                 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B4I1/A (ivd4_hd)
                                                 0   0   85 r ( 867  232) 
 khu_sensor_top/CTS_funccts_wst_ivd24_hd_G4B4I1/Y (ivd4_hd)
                                                 0   0   85 f ( 866  233) 
 khu_sensor_top/w_CLOCK_HALF_G4B1I1 (net)
                                        1  44                 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B3I1/A (ivd12_hd)
                                                 3   1   86 f ( 887  283) 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B3I1/Y (ivd12_hd)
                                                 0   0   86 r ( 888  283) 
 khu_sensor_top/w_CLOCK_HALF_G4B2I1 (net)
                                        3 109                 
 khu_sensor_top/CTS_funccts_wst_ivd16_hd_G4B2I2/A (ivd12_hd)
                                                 6   2   88 r ( 979  290) 
 khu_sensor_top/CTS_funccts_wst_ivd16_hd_G4B2I2/Y (ivd12_hd)
                                                 0   0   88 f ( 980  290) 
 khu_sensor_top/w_CLOCK_HALF_G4B3I2 (net)
                                        3 135                 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B1I5/A (ivd16_hd)
                                                 5   2   90 f ( 974  221) 
 khu_sensor_top/CTS_funccts_wst_ivd20_hd_G4B1I5/Y (ivd16_hd)
                                                 0   0   90 r ( 973  221) 
 khu_sensor_top/w_CLOCK_HALF_G4B4I5 (net)
                                       47 177                 
 khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd4qd1_hd)
                                                 5   2   91 r ( 930  192) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 i_CLK (port)                                   31   0    0 r (  13  946) 
 i_CLK (port)                                    0   0    0 r (  13  946) 
 i_CLK (net)                            3 2091                
 async_rstn_glitch_synchronizer/async_rstn_synchronizer/o_RSTN_reg/CK (fd2qd4_hd)
                                               167  53   53 r ( 477  996) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:32:49 2020
****************************************
Std cell utilization: 62.03%  (262588/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 61.91%  (261288/(423355-1300))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        262588   sites, (non-fixed:261288 fixed:1300)
                      27734    cells, (non-fixed:27601  fixed:133)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       122 
Avg. std cell width:  4.16 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:32:49 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---
Legalizing 153 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:32:50 2020
****************************************

avg cell displacement:    1.893 um ( 0.53 row height)
max cell displacement:    4.738 um ( 1.32 row height)
std deviation:            1.325 um ( 0.37 row height)
number of cell moved:       327 cells (out of 27601 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 29 out of 102 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Switch back to original active scenarios.
Current scenario is: funccts_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28090/29697 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 0.92 seconds
EKL_MT: elapsed time 1 seconds
Warning: Net 'khu_sensor_top/ads1292_controller/n207' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_controller/N102' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N32' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N142' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_f2i/n92' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/n345' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n16' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n87' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n113' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n111' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n103' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n99' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n591' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/n565' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/n451' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n280' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/mpr121_controller/i2c_master/n449' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n456' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n473' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n674' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n684' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/n647' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n433' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n644' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n677' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n876' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n673' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n686' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n458' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n434' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n421' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n312' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n676' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n142' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.0005 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00038 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
clock_opt completed Successfully
CTS: CTS Operating Condition(s): MAX(Worst) 

 Enabling arnoldi support in ICDB flow 
CTS: CTS Operating Condition(s): MAX(Worst) 
Clocks considered for balancing are specified using the -clock_trees option in balance_inter_clock_delay command.
Clock name : clk 	Balance group name : None
enable delay detour in ctdn

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00059 0.00059 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00047 0.00047 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Res : 0.00036 0.00036 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
LR: Layer MET3: Average tracks per gcell 9.0, utilization 0.32
LR: Layer MET4: Average tracks per gcell 8.2, utilization 0.29
LR: 3545 initial glinks on 104 nets
LR: 102 nets fully connected by initial glinks
LR: Clock routing service standing by
Using cts integrated global router
Information: Design is global routed.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: khu_sensor_top/CTS_funccts_wst_nid1_hd_G2IP/A is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.361088.
    Pruning nid1_hd because drive of 0.155711 is less than 0.361088.
    Pruning nid2_hd because drive of 0.302021 is less than 0.361088.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

Pruning library cells (r/f, pwr)
    Min drive = 0.361088.
    Pruning ivd1_hd because drive of 0.155155 is less than 0.361088.
    Pruning ivd2_hd because drive of 0.322318 is less than 0.361088.
    Final pruned buffer set (8 buffers):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'nid2_hd'.
Using primary inverters equivalent to 'ivd1_hd'.
CTS Corners: :max funccts_wst:max 
Technology-based gate delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Using the following scale factors for float pins:
  Corner ':max': 1.000
Worst clock corner:  :max
Worst RC delay corner:  :max
Using normal effort optimization
Using pre-route mode
Using mv_mode
Information: Primary corner ':max' is from the current scenario. (CTS-379)
Target max transition = 0.246176
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver nid1_hd.
    Pruning weak driver nid2_hd.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

    Pruning weak driver ivd1_hd.
    Pruning weak driver ivd2_hd.
    Final pruned inverter set (8 inverters):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
setting ndr shield_130nm_rule to clock clk
CTS: Marking Net i_CLK as cts DontTouch : It is a PAD Net
CTS: Marking Net i_CLK as cts DontTouch : It is a PAD Net


Initializing parameters for clock clk:
Root pin: i_CLK
Using max_transition: 0.300 ns
Using leaf_max_transition for clock clk: 0.300 ns
Using the following target skews for global optimization:
  Corner ':max': 0.089 ns
Using the following target skews for incremental optimization:
  Corner ':max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  off
  gate relocation               :  off
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk : 0.300 ns

**********************************************************
* Initial Inter-clock delay balance report (clock 'clk') *
**********************************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (2.635 0.000 2.635)
    Estimated Insertion Delay (r/f/b) = (2.688  -inf 2.688)
  Wire capacitance =  7.8 pf
  Total capacitance = 16.4 pf
  Max transition = 0.286 ns
  Cells = 104 (area=288.666992)
  Inverters = 101 (area=277.333649)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd20_hd: 2
    ivd16_hd: 35
    ivd12_hd: 29
    ivd8_hd: 17
    ivd4_hd: 3
    ivd6_hd: 15
  Other Cells
  ===========
    ft2d4_hd: 1
Information: MCMM ICDB will pick icdb constraints from cts_mode scenarios  (CTS-819)

********************************
* Initial Balance Group Report *
********************************

Clocks:  clk
  Corner ':max'
    Insertion Delay for clocks: 2.688357  
    Inter-clock skew  (0.000 )

******************************
* Final Balance Group Report *
******************************

Clocks:  clk
  Corner ':max'
    Insertion Delay for clocks: 2.688357  
    Inter-clock skew  (0.000 )

********************************************************
* Final Inter-clock delay balance report (clock 'clk') *
********************************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (2.635 0.000 2.635)
    Estimated Insertion Delay (r/f/b) = (2.688  -inf 2.688)
  Wire capacitance =  7.8 pf
  Total capacitance = 16.4 pf
  Max transition = 0.286 ns
  Cells = 104 (area=288.666992)
  Inverters = 101 (area=277.333649)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd20_hd: 2
    ivd16_hd: 35
    ivd12_hd: 29
    ivd8_hd: 17
    ivd4_hd: 3
    ivd6_hd: 15
  Other Cells
  ===========
    ft2d4_hd: 1

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:11 2020
****************************************
Std cell utilization: 62.03%  (262588/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 61.91%  (261288/(423355-1300))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        262588   sites, (non-fixed:261288 fixed:1300)
                      27734    cells, (non-fixed:27601  fixed:133)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       122 
Avg. std cell width:  4.16 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:11 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:11 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 104 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
CTS: CTS Operating Condition(s): MAX(Worst) 

 Enabling arnoldi support in ICDB flow 
CTS: CTS Operating Condition(s): MAX(Worst) 
Clocks considered for balancing are specified using the -clock_trees option in balance_inter_clock_delay command.
Clock name : clk_half 	Balance group name : None
enable delay detour in ctdn

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00059 0.00059 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00036 0.00036 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00047 0.00047 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Res : 0.00036 0.00036 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)
LR: Layer MET3: Average tracks per gcell 9.0, utilization 0.32
LR: Layer MET4: Average tracks per gcell 8.2, utilization 0.29
LR: 3234 initial glinks on 102 nets
LR: 102 nets fully connected by initial glinks
LR: Clock routing service standing by
Using cts integrated global router
Information: Design is global routed.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk_half
CTS: all inverters have too large rise/fall delay skew
CTS: inverter ivd4_hd: rise/fall delay skew = 0.507046 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk_half
CTS: Prepare sources for clock domain clk_half

Pruning library cells (r/f, pwr)
    Min drive = 0.359999.
    Pruning nid1_hd because drive of 0.155711 is less than 0.359999.
    Pruning nid2_hd because drive of 0.302021 is less than 0.359999.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

Pruning library cells (r/f, pwr)
    Min drive = 0.359999.
    Pruning ivd1_hd because drive of 0.155155 is less than 0.359999.
    Pruning ivd2_hd because drive of 0.322318 is less than 0.359999.
    Final pruned buffer set (8 buffers):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     ivd12_hd, 
CTO-  :     ivd16_hd, 
CTO-  :     ivd1_hd, 
CTO-  :     ivd20_hd, 
CTO-  :     ivd24_hd, 
CTO-  :     ivd2_hd, 
CTO-  :     ivd3_hd, 
CTO-  :     ivd4_hd, 
CTO-  :     ivd6_hd, 
CTO-  :     ivd8_hd, 
CTO-  :     nid12_hd, 
CTO-  :     nid16_hd, 
CTO-  :     nid1_hd, 
CTO-  :     nid20_hd, 
CTO-  :     nid24_hd, 
CTO-  :     nid2_hd, 
CTO-  :     nid3_hd, 
CTO-  :     nid4_hd, 
CTO-  :     nid6_hd, 
CTO-  :     nid8_hd, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'nid2_hd'.
Using primary inverters equivalent to 'ivd1_hd'.
CTS Corners: :max funccts_wst:max 
Technology-based gate delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner ':max': 1.000
Using the following scale factors for float pins:
  Corner ':max': 1.000
Worst clock corner:  :max
Worst RC delay corner:  :max
Using normal effort optimization
Using pre-route mode
Using mv_mode
Information: Primary corner ':max' is from the current scenario. (CTS-379)
Target max transition = 0.246176
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver nid1_hd.
    Pruning weak driver nid2_hd.
    Final pruned buffer set (8 buffers):
	nid3_hd
	nid4_hd
	nid6_hd
	nid8_hd
	nid12_hd
	nid16_hd
	nid20_hd
	nid24_hd

    Pruning weak driver ivd1_hd.
    Pruning weak driver ivd2_hd.
    Final pruned inverter set (8 inverters):
	ivd3_hd
	ivd4_hd
	ivd6_hd
	ivd8_hd
	ivd12_hd
	ivd16_hd
	ivd20_hd
	ivd24_hd
setting ndr shield_130nm_rule to clock clk_half


Initializing parameters for clock clk_half:
Root pin: khu_sensor_top/divider_by_2/o_CLK_DIV_2
Using max_transition: 0.300 ns
Using leaf_max_transition for clock clk_half: 0.300 ns
Using the following target skews for global optimization:
  Corner ':max': 0.089 ns
Using the following target skews for incremental optimization:
  Corner ':max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  off
  gate relocation               :  off
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk_half : 0.300 ns
Using max_transition 0.300 ns
Using leaf_max_transition for clock clk_half : 0.300 ns

***************************************************************
* Initial Inter-clock delay balance report (clock 'clk_half') *
***************************************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (0.023 0.000 0.023)
    Estimated Insertion Delay (r/f/b) = (0.486  -inf 0.486)
  Wire capacitance =  1.0 pf
  Total capacitance = 2.2 pf
  Max transition = 0.260 ns
  Cells = 15 (area=55.333359)
  Inverters = 14 (area=44.000031)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd20_hd: 1
    ivd16_hd: 7
    ivd12_hd: 4
    ivd8_hd: 1
    ivd4_hd: 1
  Other Cells
  ===========
    ft2d4_hd: 1
Information: MCMM ICDB will pick icdb constraints from cts_mode scenarios  (CTS-819)

********************************
* Initial Balance Group Report *
********************************

Clocks:  clk_half
  Corner ':max'
    Insertion Delay for clocks: 0.486094  
    Inter-clock skew  (0.000 )

******************************
* Final Balance Group Report *
******************************

Clocks:  clk_half
  Corner ':max'
    Insertion Delay for clocks: 0.486094  
    Inter-clock skew  (0.000 )

*************************************************************
* Final Inter-clock delay balance report (clock 'clk_half') *
*************************************************************
  Corner ':max'
    Estimated Skew (r/f/b) = (0.023 0.000 0.023)
    Estimated Insertion Delay (r/f/b) = (0.486  -inf 0.486)
  Wire capacitance =  1.0 pf
  Total capacitance = 2.2 pf
  Max transition = 0.260 ns
  Cells = 15 (area=55.333359)
  Inverters = 14 (area=44.000031)
  Others = 1 (area=11.333330)
  Inverter Types
  ==============
    ivd20_hd: 1
    ivd16_hd: 7
    ivd12_hd: 4
    ivd8_hd: 1
    ivd4_hd: 1
  Other Cells
  ===========
    ft2d4_hd: 1

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:21 2020
****************************************
Std cell utilization: 62.03%  (262588/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 61.91%  (261288/(423355-1300))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        262588   sites, (non-fixed:261288 fixed:1300)
                      27734    cells, (non-fixed:27601  fixed:133)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       122 
Avg. std cell width:  4.16 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:21 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep 12 02:33:21 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 102 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Error: defining dont_touch_subtree for hierarchical pin <khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/ENCLK> is not supported
Marking clock tree from khu_sensor_top/divider_by_2/o_CLK_DIV_2...
Marking clock tree from i_CLK...
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    563 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
EKL_MT: total threadable CPU 0.91 seconds
EKL_MT: elapsed time 1 seconds
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named funccts_wst_cts_fin. (UIG-5)
Warning: The default value of the -leakage_power and -dynamic_power options of the set_scenario_options command changed from true to false in the F-2011.09 release.  (PWR-824)
Information: -cts_corner is specified, while -cts_mode is not true yet.  (CTS-1093)
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 132 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 132 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Running extraction and updating the timing
extract_rc
1
update_timing
	Scenario            : funccts_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Final reporting after all CTS
foreach cts_mode_scenario $CLOCK_OPT_CTS_SCN {
	# Set CTS scenario
	current_scenario    $cts_mode_scenario
	set_scenario_options -cts_mode true -cts_corner max

	# Report
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/skew.final          {report_clock_tree}
	redirect -file $REPORTS_DIR/${step}/${cts_mode_scenario}/skew.summary.final  {report_clock_tree -summary}
}
Current scenario is: funccts_wst
Warning: The default value of the -leakage_power and -dynamic_power options of the set_scenario_options command changed from true to false in the F-2011.09 release.  (PWR-824)
# Remove all clock tree exceptions after CTS
remove_clock_tree_exceptions -all
1
# dump shieldin net list
report_net_routing_rules [get_flat_nets *] -output $REPORTS_DIR/shielding_nets.dump

****************************************
Report : net routing rules
Design : khu_sensor_pad
Version: N-2017.09
Date   : Sat Sep 12 02:33:41 2020
****************************************

1
# Report
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: funccts_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (04_clock_opt_cts)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Sat Sep 12 02:33:42 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = funccts_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    7.8413 
**clock_gating_default**                    4.7614 
REGIN                                      10.7857 
default                                    -1.6577 
REGOUT                                      2.3528 
clk                                         2.5585 
--------------------------------------------------
Setup WNS:                                 -1.6577 
Setup TNS:                               -1333.0946
Number of setup violations:                   2986  
Hold WNS:                                  -0.2722  
Hold TNS:                                  -3.7038  
Number of hold violations:                     129  
Number of max trans violations:               1156  
Number of max cap violations:                  371  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                        87529
Cell count:                                  27778
Buf/inv cell count:                           4121
Std cell utilization:                       62.03%
CPU/ELAPSE(hr):                          0.03/0.05
Mem(Mb):                                      1033
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:      2344 
   above ~ -0.7  ---  445 
    -0.6 ~ -0.7  ---  354 
    -0.5 ~ -0.6  ---  173 
    -0.4 ~ -0.5  ---  642 
    -0.3 ~ -0.4  ---  615 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---  115 
--------------------------------------------------
Min violations:       129 
  -0.06 ~ above  ---   15 
  -0.05 ~ -0.06  ---    6 
  -0.04 ~ -0.05  ---    7 
  -0.03 ~ -0.04  ---   12 
  -0.02 ~ -0.03  ---   21 
  -0.01 ~ -0.02  ---   32 
      0 ~ -0.01  ---   36 
--------------------------------------------------
Current scenario is: funccts_wst
Snapshot (04_clock_opt_cts) is created and stored under "/home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario func1_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:33:43 2020
****************************************


  Scenario 'funccts_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        6.3436
  Critical Path Slack:         4.7614
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.0182
  Critical Path Slack:        10.7857
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        6.1050
  Critical Path Slack:         2.3528
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        8.8295
  Critical Path Slack:         2.5585
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.2335
  Total Hold Violation:       -1.7135
  No. of Hold Violations:     62.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.3520
  Critical Path Slack:         7.8413
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.2722
  Total Hold Violation:       -1.9903
  No. of Hold Violations:     67.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        1.6577
  Critical Path Slack:        -1.6577
  Critical Path Clk Period:       n/a
  Total Negative Slack:    -1333.0946
  No. of Violating Paths:   2986.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              27778
  Buf/Inv Cell Count:            4121
  Buf Cell Count:                  82
  Inv Cell Count:                4039
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22443
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      51517.3628
  Noncombinational Area:   36011.9983
  Buf/Inv Area:             3595.3422
  Total Buffer Area:         124.3331
  Total Inverter Area:      3471.0091
  Macro/Black Box Area:        0.0000
  Net Area:                  887.6971
  Net XLength        :  13372920.0000
  Net YLength        :  20897274.0000
  -----------------------------------
  Cell Area:               87529.3611
  Design Area:             88417.0582
  Net Length        :   34270192.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29923
  Nets With Violations:         17723
  Max Trans Violations:          1156
  Max Cap Violations:             371
  Max Net Length Violations:    17369
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             67.3758
  -----------------------------------------
  Overall Compile Time:             68.0057
  Overall Compile Wall Clock Time:  68.1912

  --------------------------------------------------------------------

  Scenario: funccts_wst   WNS: 1.6577  TNS: 1333.0946  Number of Violating Paths: 2986
  Design  WNS: 1.6577  TNS: 1333.0946  Number of Violating Paths: 2986


  Scenario: funccts_wst  (Hold)  WNS: 0.2722  TNS: 3.7038  Number of Violating Paths: 129
  Design (Hold)  WNS: 0.2722  TNS: 3.7038  Number of Violating Paths: 129

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Sat Sep 12 02:33:43 2020
****************************************

	Scenario            : funccts_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Sat Sep 12 02:33:43 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_04_clock_opt_cts
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        27734
    Number of Pins:                163227
    Number of IO Pad Cells:        44
    Number of IO Pins:             13
    Number of Nets:                29699
    Average Pins Per Net (Signal): 3.43537

Chip Utilization:
    Total Std Cell Area:           415939.39
    Total Pad Cell Area:           363316.80
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         62.03% 
    Cell/Core Ratio:               62.03%
    Cell/Chip Ratio:               54.48%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3016
	oa21d1_hd	STD	2079
	fd4qd1_hd	STD	2066
	nd2d1_hd	STD	1964
	fd1qd1_hd	STD	1737
	clkxo2d2_hd	STD	1702
	fad1_hd		STD	1322
	nr2d1_hd	STD	1288
	ao22d1_hd	STD	1244
	scg2d2_hd	STD	1229
	fd3qd1_hd	STD	1216
	ao222d1_hd	STD	1056
	ao21d1_hd	STD	636
	had1_hd		STD	618
	ivd2_hd		STD	466
	scg10d1_hd	STD	419
	ivd4_hd		STD	408
	ad2d1_hd	STD	341
	scg4d1_hd	STD	335
	oa22d1_hd	STD	302
	nd3d1_hd	STD	299
	oa211d1_hd	STD	290
	nr4d1_hd	STD	281
	xn2d1_hd	STD	241
	or2d1_hd	STD	223
	nr3d1_hd	STD	217
	scg14d1_hd	STD	188
	nd4d1_hd	STD	146
	nd2bd1_hd	STD	145
	scg17d1_hd	STD	130
	cglpd1_hd	STD	122
	nr2bd1_hd	STD	120
	fds2eqd1_hd	STD	119
	ao211d1_hd	STD	117
	scg22d1_hd	STD	110
	scg6d1_hd	STD	110
	scg16d1_hd	STD	85
	nr2d4_hd	STD	76
	nid1_hd		STD	64
	oa22ad1_hd	STD	63
	nr2ad1_hd	STD	59
	ad2bd2_hd	STD	55
	scg5d1_hd	STD	51
	scg2d1_hd	STD	48
	ad4d1_hd	STD	45
	ad3d2_hd	STD	41
	or2bd4_hd	STD	40
	ivd8_hd		STD	38
	ivd16_hd	STD	37
	xn2d2_hd	STD	32
	mx2d1_hd	STD	30
	scg20d1_hd	STD	30
	scg12d1_hd	STD	30
	ivd12_hd	STD	30
	or2d2_hd	STD	28
	or4d1_hd	STD	28
	ivd24_hd	STD	24
	scg13d1_hd	STD	23
	clknd2d2_hd	STD	23
	oa21d2_hd	STD	22
	xo3d1_hd	STD	22
	fds2d1_hd	STD	20
	scg18d1_hd	STD	19
	ivd6_hd		STD	18
	or2d4_hd	STD	18
	ad2d2_hd	STD	17
	scg9d1_hd	STD	16
	scg15d1_hd	STD	16
	fd4qd2_hd	STD	15
	fd1qd2_hd	STD	14
	scg21d1_hd	STD	12
	fd2qd4_hd	STD	11
	xo2d1_hd	STD	11
	clknd2d4_hd	STD	11
	nd3bd1_hd	STD	10
	ao21d2_hd	STD	10
	or3d1_hd	STD	10
	ao22d2_hd	STD	10
	ad2d4_hd	STD	9
	fd2qd1_hd	STD	9
	scg9d2_hd	STD	8
	nr4d4_hd	STD	8
	clkxo2d1_hd	STD	8
	nid2_hd		STD	7
	ad3d4_hd	STD	7
	nr4d2_hd	STD	6
	ad3d1_hd	STD	6
	scg1d1_hd	STD	6
	mx2id1_hd	STD	6
	scg20d4_hd	STD	6
	scg8d1_hd	STD	5
	nr2d6_hd	STD	5
	nid6_hd		STD	5
	mx4d1_hd	STD	4
	scg7d1_hd	STD	4
	ao22ad1_hd	STD	4
	nd2d2_hd	STD	4
	nid4_hd		STD	4
	nd3d2_hd	STD	4
	oa21d4_hd	STD	3
	ad2bd4_hd	STD	3
	or2bd2_hd	STD	2
	clknd2d3_hd	STD	2
	or2d8_hd	STD	2
	oa211d2_hd	STD	2
	scg6d2_hd	STD	2
	ao211d2_hd	STD	2
	or3d2_hd	STD	2
	ivd20_hd	STD	2
	fds2eqd2_hd	STD	2
	fd2qd2_hd	STD	2
	clkad2d1_hd	STD	2
	clknd2d1_hd	STD	1
	scg11d1_hd	STD	1
	scg12d2_hd	STD	1
	nr3ad1_hd	STD	1
	fd2d1_hd	STD	1
	clkad2d3_hd	STD	1
	ao21d4_hd	STD	1
	nr4d6_hd	STD	1
	scg12d4_hd	STD	1
	ao22d4_hd	STD	1
	nd3bd4_hd	STD	1
	scg16d2_hd	STD	1
	ft2d4_hd	STD	1
	nid24_hd	STD	1
	nid16_hd	STD	1
	nr3d4_hd	STD	1
	scg10d4_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	iofillerh30_p	IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             202250.42(292)
    metal5 Wire Length(count):                244.90(209)
  ==============================================
    Total Wire Length(count):              202495.32(501)
    Number of via1 Contacts:           5420
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5031
    Number of via5 Contacts:           4560
  ==============================================
    Total Number of Contacts:    25743

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           27778 (100.00%)         31 (100.00%)      27747 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        87529.36 (100.00%)       0.00   (0.00%)   87529.36 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 100 -nets -input_pins -slack_greater_than 0.0 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 100 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
#******************************************************************************
# Note Checklist after CTS
# 1. Check Timing Violation.
# 2. Verify Congestion value. Congestion value must be lower than 4.
# 3. View Clock Tree.
# 4. Check report file of cts.
#******************************************************************************
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
