Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Apr 03 18:44:06 2015
| Host         : Admin-PC running 64-bit major release  (build 7600)
| Command      : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
| Design       : system_wrapper
| Device       : xc7z010
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 7023 |     0 |     17600 | 39.90 |
|   LUT as Logic             | 6675 |     0 |     17600 | 37.92 |
|   LUT as Memory            |  348 |     0 |      6000 |  5.80 |
|     LUT as Distributed RAM |   50 |     0 |           |       |
|     LUT as Shift Register  |  298 |     0 |           |       |
| Slice Registers            | 8276 |     0 |     35200 | 23.51 |
|   Register as Flip Flop    | 8276 |     0 |     35200 | 23.51 |
|   Register as Latch        |    0 |     0 |     35200 |  0.00 |
| F7 Muxes                   |  102 |     0 |      8800 |  1.15 |
| F8 Muxes                   |    0 |     0 |      4400 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    6 |     0 |        60 | 10.00 |
|   RAMB36/FIFO*    |    6 |     0 |        60 | 10.00 |
|     RAMB36E1 only |    6 |       |           |       |
|   RAMB18          |    0 |     0 |       120 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        80 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |   48 |     0 |       100 |  48.00 |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |  130 |     0 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |   0.00 |
| PHASER_REF                  |    0 |     0 |         2 |   0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |   0.00 |
| IN_FIFO                     |    0 |     0 |         8 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |   0.00 |
| IBUFGDS                     |    0 |     0 |        96 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |   0.00 |
| ILOGIC                      |    0 |     0 |       100 |   0.00 |
| OLOGIC                      |    8 |     0 |       100 |   8.00 |
|   OSERDES                   |    8 |       |           |        |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+--------------+------+-------+-----------+--------+
|   Site Type  | Used | Fixed | Available |  Util% |
+--------------+------+-------+-----------+--------+
| BUFGCTRL     |    4 |     0 |        32 |  12.50 |
| BUFIO        |    1 |     0 |         8 |  12.50 |
|   BUFIO only |    1 |     0 |           |        |
| MMCME2_ADV   |    2 |     0 |         2 | 100.00 |
| PLLE2_ADV    |    0 |     0 |         2 |   0.00 |
| BUFMRCE      |    0 |     0 |         4 |   0.00 |
| BUFHCE       |    0 |     0 |        48 |   0.00 |
| BUFR         |    1 |     0 |         8 |  12.50 |
+--------------+------+-------+-----------+--------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+------+----------------------+
|  Ref Name  | Used |  Functional Category |
+------------+------+----------------------+
| FDRE       | 7246 |         Flop & Latch |
| LUT6       | 2586 |                  LUT |
| LUT3       | 1863 |                  LUT |
| LUT5       | 1489 |                  LUT |
| LUT4       |  986 |                  LUT |
| LUT2       |  858 |                  LUT |
| FDCE       |  774 |         Flop & Latch |
| LUT1       |  350 |                  LUT |
| SRL16E     |  251 |   Distributed Memory |
| CARRY4     |  209 |           CarryLogic |
| FDSE       |  186 |         Flop & Latch |
| BIBUF      |  130 |                   IO |
| MUXF7      |  102 |                MuxFx |
| RAMD32     |   74 |   Distributed Memory |
| FDPE       |   70 |         Flop & Latch |
| SRLC32E    |   47 |   Distributed Memory |
| OBUF       |   29 |                   IO |
| RAMS32     |   24 |   Distributed Memory |
| IBUF       |   11 |                   IO |
| OSERDESE2  |    8 |                   IO |
| OBUFDS     |    8 |                   IO |
| RAMB36E1   |    6 |         Block Memory |
| INV        |    4 |                  LUT |
| BUFG       |    4 |                Clock |
| OBUFT      |    2 |                   IO |
| MMCME2_ADV |    2 |                Clock |
| PS7        |    1 | Specialized Resource |
| BUFR       |    1 |                Clock |
| BUFIO      |    1 |                Clock |
+------------+------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


