
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f88  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08008118  08008118  00009118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083d8  080083d8  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080083d8  080083d8  000093d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083e0  080083e0  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083e0  080083e0  000093e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083e4  080083e4  000093e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080083e8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a06c  2**0
                  CONTENTS
 10 .bss          00000524  2000006c  2000006c  0000a06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000590  20000590  0000a06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011d06  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e0f  00000000  00000000  0001bda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a0  00000000  00000000  0001ebb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f45  00000000  00000000  0001ff58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003b5a  00000000  00000000  00020e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001791d  00000000  00000000  000249f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db768  00000000  00000000  0003c314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00117a7c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b48  00000000  00000000  00117ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  0011d608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008100 	.word	0x08008100

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008100 	.word	0x08008100

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b988 	b.w	8000e94 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	468e      	mov	lr, r1
 8000ba4:	4604      	mov	r4, r0
 8000ba6:	4688      	mov	r8, r1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d14a      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4617      	mov	r7, r2
 8000bb0:	d962      	bls.n	8000c78 <__udivmoddi4+0xdc>
 8000bb2:	fab2 f682 	clz	r6, r2
 8000bb6:	b14e      	cbz	r6, 8000bcc <__udivmoddi4+0x30>
 8000bb8:	f1c6 0320 	rsb	r3, r6, #32
 8000bbc:	fa01 f806 	lsl.w	r8, r1, r6
 8000bc0:	fa20 f303 	lsr.w	r3, r0, r3
 8000bc4:	40b7      	lsls	r7, r6
 8000bc6:	ea43 0808 	orr.w	r8, r3, r8
 8000bca:	40b4      	lsls	r4, r6
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	fa1f fc87 	uxth.w	ip, r7
 8000bd4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bd8:	0c23      	lsrs	r3, r4, #16
 8000bda:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be2:	fb01 f20c 	mul.w	r2, r1, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d909      	bls.n	8000bfe <__udivmoddi4+0x62>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bf0:	f080 80ea 	bcs.w	8000dc8 <__udivmoddi4+0x22c>
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f240 80e7 	bls.w	8000dc8 <__udivmoddi4+0x22c>
 8000bfa:	3902      	subs	r1, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	1a9a      	subs	r2, r3, r2
 8000c00:	b2a3      	uxth	r3, r4
 8000c02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c12:	459c      	cmp	ip, r3
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x8e>
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c1c:	f080 80d6 	bcs.w	8000dcc <__udivmoddi4+0x230>
 8000c20:	459c      	cmp	ip, r3
 8000c22:	f240 80d3 	bls.w	8000dcc <__udivmoddi4+0x230>
 8000c26:	443b      	add	r3, r7
 8000c28:	3802      	subs	r0, #2
 8000c2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c2e:	eba3 030c 	sub.w	r3, r3, ip
 8000c32:	2100      	movs	r1, #0
 8000c34:	b11d      	cbz	r5, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40f3      	lsrs	r3, r6
 8000c38:	2200      	movs	r2, #0
 8000c3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d905      	bls.n	8000c52 <__udivmoddi4+0xb6>
 8000c46:	b10d      	cbz	r5, 8000c4c <__udivmoddi4+0xb0>
 8000c48:	e9c5 0100 	strd	r0, r1, [r5]
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e7f5      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000c52:	fab3 f183 	clz	r1, r3
 8000c56:	2900      	cmp	r1, #0
 8000c58:	d146      	bne.n	8000ce8 <__udivmoddi4+0x14c>
 8000c5a:	4573      	cmp	r3, lr
 8000c5c:	d302      	bcc.n	8000c64 <__udivmoddi4+0xc8>
 8000c5e:	4282      	cmp	r2, r0
 8000c60:	f200 8105 	bhi.w	8000e6e <__udivmoddi4+0x2d2>
 8000c64:	1a84      	subs	r4, r0, r2
 8000c66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	4690      	mov	r8, r2
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	d0e5      	beq.n	8000c3e <__udivmoddi4+0xa2>
 8000c72:	e9c5 4800 	strd	r4, r8, [r5]
 8000c76:	e7e2      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f000 8090 	beq.w	8000d9e <__udivmoddi4+0x202>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f040 80a4 	bne.w	8000dd0 <__udivmoddi4+0x234>
 8000c88:	1a8a      	subs	r2, r1, r2
 8000c8a:	0c03      	lsrs	r3, r0, #16
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	b280      	uxth	r0, r0
 8000c92:	b2bc      	uxth	r4, r7
 8000c94:	2101      	movs	r1, #1
 8000c96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ca2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d907      	bls.n	8000cba <__udivmoddi4+0x11e>
 8000caa:	18fb      	adds	r3, r7, r3
 8000cac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cb0:	d202      	bcs.n	8000cb8 <__udivmoddi4+0x11c>
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	f200 80e0 	bhi.w	8000e78 <__udivmoddi4+0x2dc>
 8000cb8:	46c4      	mov	ip, r8
 8000cba:	1a9b      	subs	r3, r3, r2
 8000cbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc8:	fb02 f404 	mul.w	r4, r2, r4
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x144>
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x142>
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	f200 80ca 	bhi.w	8000e72 <__udivmoddi4+0x2d6>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ce6:	e7a5      	b.n	8000c34 <__udivmoddi4+0x98>
 8000ce8:	f1c1 0620 	rsb	r6, r1, #32
 8000cec:	408b      	lsls	r3, r1
 8000cee:	fa22 f706 	lsr.w	r7, r2, r6
 8000cf2:	431f      	orrs	r7, r3
 8000cf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000cf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d04:	4323      	orrs	r3, r4
 8000d06:	fa00 f801 	lsl.w	r8, r0, r1
 8000d0a:	fa1f fc87 	uxth.w	ip, r7
 8000d0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d12:	0c1c      	lsrs	r4, r3, #16
 8000d14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	fa02 f201 	lsl.w	r2, r2, r1
 8000d26:	d909      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000d28:	193c      	adds	r4, r7, r4
 8000d2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d2e:	f080 809c 	bcs.w	8000e6a <__udivmoddi4+0x2ce>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	f240 8099 	bls.w	8000e6a <__udivmoddi4+0x2ce>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	443c      	add	r4, r7
 8000d3c:	eba4 040e 	sub.w	r4, r4, lr
 8000d40:	fa1f fe83 	uxth.w	lr, r3
 8000d44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d48:	fb09 4413 	mls	r4, r9, r3, r4
 8000d4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d54:	45a4      	cmp	ip, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1ce>
 8000d58:	193c      	adds	r4, r7, r4
 8000d5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d5e:	f080 8082 	bcs.w	8000e66 <__udivmoddi4+0x2ca>
 8000d62:	45a4      	cmp	ip, r4
 8000d64:	d97f      	bls.n	8000e66 <__udivmoddi4+0x2ca>
 8000d66:	3b02      	subs	r3, #2
 8000d68:	443c      	add	r4, r7
 8000d6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d6e:	eba4 040c 	sub.w	r4, r4, ip
 8000d72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d76:	4564      	cmp	r4, ip
 8000d78:	4673      	mov	r3, lr
 8000d7a:	46e1      	mov	r9, ip
 8000d7c:	d362      	bcc.n	8000e44 <__udivmoddi4+0x2a8>
 8000d7e:	d05f      	beq.n	8000e40 <__udivmoddi4+0x2a4>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x1fe>
 8000d82:	ebb8 0203 	subs.w	r2, r8, r3
 8000d86:	eb64 0409 	sbc.w	r4, r4, r9
 8000d8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d92:	431e      	orrs	r6, r3
 8000d94:	40cc      	lsrs	r4, r1
 8000d96:	e9c5 6400 	strd	r6, r4, [r5]
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	e74f      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000da2:	0c01      	lsrs	r1, r0, #16
 8000da4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000da8:	b280      	uxth	r0, r0
 8000daa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dae:	463b      	mov	r3, r7
 8000db0:	4638      	mov	r0, r7
 8000db2:	463c      	mov	r4, r7
 8000db4:	46b8      	mov	r8, r7
 8000db6:	46be      	mov	lr, r7
 8000db8:	2620      	movs	r6, #32
 8000dba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dbe:	eba2 0208 	sub.w	r2, r2, r8
 8000dc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dc6:	e766      	b.n	8000c96 <__udivmoddi4+0xfa>
 8000dc8:	4601      	mov	r1, r0
 8000dca:	e718      	b.n	8000bfe <__udivmoddi4+0x62>
 8000dcc:	4610      	mov	r0, r2
 8000dce:	e72c      	b.n	8000c2a <__udivmoddi4+0x8e>
 8000dd0:	f1c6 0220 	rsb	r2, r6, #32
 8000dd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000dd8:	40b7      	lsls	r7, r6
 8000dda:	40b1      	lsls	r1, r6
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000de4:	430a      	orrs	r2, r1
 8000de6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dea:	b2bc      	uxth	r4, r7
 8000dec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000df0:	0c11      	lsrs	r1, r2, #16
 8000df2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df6:	fb08 f904 	mul.w	r9, r8, r4
 8000dfa:	40b0      	lsls	r0, r6
 8000dfc:	4589      	cmp	r9, r1
 8000dfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e02:	b280      	uxth	r0, r0
 8000e04:	d93e      	bls.n	8000e84 <__udivmoddi4+0x2e8>
 8000e06:	1879      	adds	r1, r7, r1
 8000e08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e0c:	d201      	bcs.n	8000e12 <__udivmoddi4+0x276>
 8000e0e:	4589      	cmp	r9, r1
 8000e10:	d81f      	bhi.n	8000e52 <__udivmoddi4+0x2b6>
 8000e12:	eba1 0109 	sub.w	r1, r1, r9
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fb09 f804 	mul.w	r8, r9, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	b292      	uxth	r2, r2
 8000e24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e28:	4542      	cmp	r2, r8
 8000e2a:	d229      	bcs.n	8000e80 <__udivmoddi4+0x2e4>
 8000e2c:	18ba      	adds	r2, r7, r2
 8000e2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e32:	d2c4      	bcs.n	8000dbe <__udivmoddi4+0x222>
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d2c2      	bcs.n	8000dbe <__udivmoddi4+0x222>
 8000e38:	f1a9 0102 	sub.w	r1, r9, #2
 8000e3c:	443a      	add	r2, r7
 8000e3e:	e7be      	b.n	8000dbe <__udivmoddi4+0x222>
 8000e40:	45f0      	cmp	r8, lr
 8000e42:	d29d      	bcs.n	8000d80 <__udivmoddi4+0x1e4>
 8000e44:	ebbe 0302 	subs.w	r3, lr, r2
 8000e48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	46e1      	mov	r9, ip
 8000e50:	e796      	b.n	8000d80 <__udivmoddi4+0x1e4>
 8000e52:	eba7 0909 	sub.w	r9, r7, r9
 8000e56:	4449      	add	r1, r9
 8000e58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e60:	fb09 f804 	mul.w	r8, r9, r4
 8000e64:	e7db      	b.n	8000e1e <__udivmoddi4+0x282>
 8000e66:	4673      	mov	r3, lr
 8000e68:	e77f      	b.n	8000d6a <__udivmoddi4+0x1ce>
 8000e6a:	4650      	mov	r0, sl
 8000e6c:	e766      	b.n	8000d3c <__udivmoddi4+0x1a0>
 8000e6e:	4608      	mov	r0, r1
 8000e70:	e6fd      	b.n	8000c6e <__udivmoddi4+0xd2>
 8000e72:	443b      	add	r3, r7
 8000e74:	3a02      	subs	r2, #2
 8000e76:	e733      	b.n	8000ce0 <__udivmoddi4+0x144>
 8000e78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e7c:	443b      	add	r3, r7
 8000e7e:	e71c      	b.n	8000cba <__udivmoddi4+0x11e>
 8000e80:	4649      	mov	r1, r9
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x222>
 8000e84:	eba1 0109 	sub.w	r1, r1, r9
 8000e88:	46c4      	mov	ip, r8
 8000e8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8e:	fb09 f804 	mul.w	r8, r9, r4
 8000e92:	e7c4      	b.n	8000e1e <__udivmoddi4+0x282>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <leer_pulsado>:
#define BTN_LONGPRESS_MS 2000u


// devuelve 1 si esta pulsado, 0 si esta suelto (independiente de si es activo LOW/HIGH)
static uint8_t leer_pulsado(const Boton *b)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    uint8_t nivel = (HAL_GPIO_ReadPin(b->port, b->pin) != GPIO_PIN_RESET) ? 1u : 0u;   //leemos PIN y convertimos a 1 o 0
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	889b      	ldrh	r3, [r3, #4]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4610      	mov	r0, r2
 8000eac:	f003 f90c 	bl	80040c8 <HAL_GPIO_ReadPin>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <leer_pulsado+0x22>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e000      	b.n	8000ebc <leer_pulsado+0x24>
 8000eba:	2300      	movs	r3, #0
 8000ebc:	73fb      	strb	r3, [r7, #15]
    return (nivel == b->pressed_level) ? 1u : 0u;									   //convertimos -> pulsado siempre = 1, suelto siempre = 0
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	799b      	ldrb	r3, [r3, #6]
 8000ec2:	7bfa      	ldrb	r2, [r7, #15]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d101      	bne.n	8000ecc <leer_pulsado+0x34>
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e000      	b.n	8000ece <leer_pulsado+0x36>
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <Boton_Init>:

//inicializa los botones, asigna atributos
void Boton_Init(Boton *b, GPIO_TypeDef *port, uint16_t pin, uint8_t pressed_level)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b084      	sub	sp, #16
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	60f8      	str	r0, [r7, #12]
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	4611      	mov	r1, r2
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	80fb      	strh	r3, [r7, #6]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	717b      	strb	r3, [r7, #5]
    memset(b, 0, sizeof(*b)); //limpia estructura
 8000eec:	221c      	movs	r2, #28
 8000eee:	2100      	movs	r1, #0
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f005 fbfb 	bl	80066ec <memset>

    b->port = port;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	601a      	str	r2, [r3, #0]
    b->pin  = pin;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	88fa      	ldrh	r2, [r7, #6]
 8000f00:	809a      	strh	r2, [r3, #4]
    b->pressed_level = pressed_level;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	797a      	ldrb	r2, [r7, #5]
 8000f06:	719a      	strb	r2, [r3, #6]

    // estado inicial
    b->boton_presionado = leer_pulsado(b);              //leemos estado actual del boton
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f7ff ffc5 	bl	8000e98 <leer_pulsado>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	461a      	mov	r2, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	71da      	strb	r2, [r3, #7]
    b->boton_deb        = b->boton_presionado;			//asignaciones iniciales para evitar incongruencias entre variables al inicializar
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	79da      	ldrb	r2, [r3, #7]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	721a      	strb	r2, [r3, #8]

    b->presionado = b->boton_deb;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	7a1a      	ldrb	r2, [r3, #8]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	741a      	strb	r2, [r3, #16]
    b->flag_pulso_largo = 0u;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	761a      	strb	r2, [r3, #24]
}
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <Boton_Update>:
{
    return b->presionado;
}

BtnEvent Boton_Update(Boton *b, uint32_t now_ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
    BtnEvent ev = BTN_EVENT_NONE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	73fb      	strb	r3, [r7, #15]
    uint8_t raw = leer_pulsado(b);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ffa8 	bl	8000e98 <leer_pulsado>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	73bb      	strb	r3, [r7, #14]

    //comprobamos si se ha pulsado el boton y actualizamos
    if (raw != b->boton_presionado) {
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	79db      	ldrb	r3, [r3, #7]
 8000f50:	7bba      	ldrb	r2, [r7, #14]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d005      	beq.n	8000f62 <Boton_Update+0x2e>
        b->boton_presionado = raw;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7bba      	ldrb	r2, [r7, #14]
 8000f5a:	71da      	strb	r2, [r3, #7]
        b->t_last_change_ms = now_ms;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	60da      	str	r2, [r3, #12]
    }

    // debouncer: aceptamos cambio si la seal es establa durante 30 ms (BTN_DEBOUNCE_MS)
    if ((now_ms - b->t_last_change_ms) >= BTN_DEBOUNCE_MS && b->boton_deb != raw) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b1d      	cmp	r3, #29
 8000f6c:	d922      	bls.n	8000fb4 <Boton_Update+0x80>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7a1b      	ldrb	r3, [r3, #8]
 8000f72:	7bba      	ldrb	r2, [r7, #14]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d01d      	beq.n	8000fb4 <Boton_Update+0x80>
        b->boton_deb = raw;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7bba      	ldrb	r2, [r7, #14]
 8000f7c:	721a      	strb	r2, [r3, #8]

        if (b->boton_deb) {
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	7a1b      	ldrb	r3, [r3, #8]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d009      	beq.n	8000f9a <Boton_Update+0x66>
            //comprobamos si sigue pulsado
            b->presionado = 1u;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2201      	movs	r2, #1
 8000f8a:	741a      	strb	r2, [r3, #16]
            b->t_press_start_ms = now_ms;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	615a      	str	r2, [r3, #20]
            b->flag_pulso_largo = 0u;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	761a      	strb	r2, [r3, #24]
 8000f98:	e00c      	b.n	8000fb4 <Boton_Update+0x80>
        } else {
            //si estaba pulsado y soltamos -> pulso corto
            if (b->presionado && !b->flag_pulso_largo) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7c1b      	ldrb	r3, [r3, #16]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d005      	beq.n	8000fae <Boton_Update+0x7a>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	7e1b      	ldrb	r3, [r3, #24]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <Boton_Update+0x7a>
                ev = BTN_EVENT_SHORT;
 8000faa:	2301      	movs	r3, #1
 8000fac:	73fb      	strb	r3, [r7, #15]
            }
            b->presionado = 0u;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	741a      	strb	r2, [r3, #16]
        }
    }

    //comprobamos si es un pulso largo, y si no habia pulso largo ya establecido -> pulso largo
    if (b->presionado && !b->flag_pulso_largo &&
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	7c1b      	ldrb	r3, [r3, #16]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00f      	beq.n	8000fdc <Boton_Update+0xa8>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	7e1b      	ldrb	r3, [r3, #24]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10b      	bne.n	8000fdc <Boton_Update+0xa8>
        (now_ms - b->t_press_start_ms) >= BTN_LONGPRESS_MS) {
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	1ad3      	subs	r3, r2, r3
    if (b->presionado && !b->flag_pulso_largo &&
 8000fcc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000fd0:	d304      	bcc.n	8000fdc <Boton_Update+0xa8>

        b->flag_pulso_largo = 1u;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	761a      	strb	r2, [r3, #24]
        ev = BTN_EVENT_LONG;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	73fb      	strb	r3, [r7, #15]
    }

    return ev;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <ILI9341_Init>:
static void DC_H(void);
static void LED_H(void);

// Initialization
void ILI9341_Init(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
	ILI9341_Reset();
 8000fea:	f000 f97d 	bl	80012e8 <ILI9341_Reset>
	ILI9341_SoftReset();
 8000fee:	f000 f98d 	bl	800130c <ILI9341_SoftReset>

	/* Power Control A */
	LCD_WR_REG(0xCB);
 8000ff2:	20cb      	movs	r0, #203	@ 0xcb
 8000ff4:	f000 f9a4 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000ff8:	2039      	movs	r0, #57	@ 0x39
 8000ffa:	f000 f9bb 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000ffe:	202c      	movs	r0, #44	@ 0x2c
 8001000:	f000 f9b8 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001004:	2000      	movs	r0, #0
 8001006:	f000 f9b5 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800100a:	2034      	movs	r0, #52	@ 0x34
 800100c:	f000 f9b2 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001010:	2002      	movs	r0, #2
 8001012:	f000 f9af 	bl	8001374 <LCD_WR_DATA>
	/* Power Control B */
	LCD_WR_REG(0xCF);
 8001016:	20cf      	movs	r0, #207	@ 0xcf
 8001018:	f000 f992 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800101c:	2000      	movs	r0, #0
 800101e:	f000 f9a9 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001022:	20c1      	movs	r0, #193	@ 0xc1
 8001024:	f000 f9a6 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x30);
 8001028:	2030      	movs	r0, #48	@ 0x30
 800102a:	f000 f9a3 	bl	8001374 <LCD_WR_DATA>
	/* Driver timing control A */
	LCD_WR_REG(0xE8);
 800102e:	20e8      	movs	r0, #232	@ 0xe8
 8001030:	f000 f986 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001034:	2085      	movs	r0, #133	@ 0x85
 8001036:	f000 f99d 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800103a:	2000      	movs	r0, #0
 800103c:	f000 f99a 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x78);
 8001040:	2078      	movs	r0, #120	@ 0x78
 8001042:	f000 f997 	bl	8001374 <LCD_WR_DATA>
	/* Driver timing control B */
	LCD_WR_REG(0xEA);
 8001046:	20ea      	movs	r0, #234	@ 0xea
 8001048:	f000 f97a 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800104c:	2000      	movs	r0, #0
 800104e:	f000 f991 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001052:	2000      	movs	r0, #0
 8001054:	f000 f98e 	bl	8001374 <LCD_WR_DATA>
	/* Power on Sequence control */
	LCD_WR_REG(0xED);
 8001058:	20ed      	movs	r0, #237	@ 0xed
 800105a:	f000 f971 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800105e:	2064      	movs	r0, #100	@ 0x64
 8001060:	f000 f988 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f985 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x12);
 800106a:	2012      	movs	r0, #18
 800106c:	f000 f982 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x81);
 8001070:	2081      	movs	r0, #129	@ 0x81
 8001072:	f000 f97f 	bl	8001374 <LCD_WR_DATA>
	/* Pump ratio control */
	LCD_WR_REG(0xF7);
 8001076:	20f7      	movs	r0, #247	@ 0xf7
 8001078:	f000 f962 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800107c:	2020      	movs	r0, #32
 800107e:	f000 f979 	bl	8001374 <LCD_WR_DATA>
	/* Power Control 1 */
	LCD_WR_REG(0xC0);
 8001082:	20c0      	movs	r0, #192	@ 0xc0
 8001084:	f000 f95c 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001088:	2010      	movs	r0, #16
 800108a:	f000 f973 	bl	8001374 <LCD_WR_DATA>
	/* Power Control 2 */
	LCD_WR_REG(0xC1);
 800108e:	20c1      	movs	r0, #193	@ 0xc1
 8001090:	f000 f956 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001094:	2010      	movs	r0, #16
 8001096:	f000 f96d 	bl	8001374 <LCD_WR_DATA>
	/* VCOM Control 1 */
	LCD_WR_REG(0xC5);
 800109a:	20c5      	movs	r0, #197	@ 0xc5
 800109c:	f000 f950 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x3E);
 80010a0:	203e      	movs	r0, #62	@ 0x3e
 80010a2:	f000 f967 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80010a6:	2028      	movs	r0, #40	@ 0x28
 80010a8:	f000 f964 	bl	8001374 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0xC7);
 80010ac:	20c7      	movs	r0, #199	@ 0xc7
 80010ae:	f000 f947 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x86);
 80010b2:	2086      	movs	r0, #134	@ 0x86
 80010b4:	f000 f95e 	bl	8001374 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0x36);
 80010b8:	2036      	movs	r0, #54	@ 0x36
 80010ba:	f000 f941 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x48);
 80010be:	2048      	movs	r0, #72	@ 0x48
 80010c0:	f000 f958 	bl	8001374 <LCD_WR_DATA>
	/* Pixel Format Set */
	LCD_WR_REG(0x3A);
 80010c4:	203a      	movs	r0, #58	@ 0x3a
 80010c6:	f000 f93b 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x55);    //16bit
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f000 f952 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80010d0:	20b1      	movs	r0, #177	@ 0xb1
 80010d2:	f000 f935 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 f94c 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x18);
 80010dc:	2018      	movs	r0, #24
 80010de:	f000 f949 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
	LCD_WR_DATA(0x00);
	LCD_WR_DATA(0x20); // Little Endian
#endif
	/* Display Function Control */
	LCD_WR_REG(0xB6);
 80010e2:	20b6      	movs	r0, #182	@ 0xb6
 80010e4:	f000 f92c 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x08);
 80010e8:	2008      	movs	r0, #8
 80010ea:	f000 f943 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x82);
 80010ee:	2082      	movs	r0, #130	@ 0x82
 80010f0:	f000 f940 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x27);
 80010f4:	2027      	movs	r0, #39	@ 0x27
 80010f6:	f000 f93d 	bl	8001374 <LCD_WR_DATA>
	/* 3GAMMA FUNCTION DISABLE */
	LCD_WR_REG(0xF2);
 80010fa:	20f2      	movs	r0, #242	@ 0xf2
 80010fc:	f000 f920 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001100:	2000      	movs	r0, #0
 8001102:	f000 f937 	bl	8001374 <LCD_WR_DATA>
	/* GAMMA CURVE SELECTED */
	LCD_WR_REG(0x26); //Gamma set
 8001106:	2026      	movs	r0, #38	@ 0x26
 8001108:	f000 f91a 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 	//Gamma Curve (G2.2)
 800110c:	2001      	movs	r0, #1
 800110e:	f000 f931 	bl	8001374 <LCD_WR_DATA>
	//Positive Gamma  Correction
	LCD_WR_REG(0xE0);
 8001112:	20e0      	movs	r0, #224	@ 0xe0
 8001114:	f000 f914 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001118:	200f      	movs	r0, #15
 800111a:	f000 f92b 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 800111e:	2031      	movs	r0, #49	@ 0x31
 8001120:	f000 f928 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001124:	202b      	movs	r0, #43	@ 0x2b
 8001126:	f000 f925 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 800112a:	200c      	movs	r0, #12
 800112c:	f000 f922 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001130:	200e      	movs	r0, #14
 8001132:	f000 f91f 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001136:	2008      	movs	r0, #8
 8001138:	f000 f91c 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x4E);
 800113c:	204e      	movs	r0, #78	@ 0x4e
 800113e:	f000 f919 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xF1);
 8001142:	20f1      	movs	r0, #241	@ 0xf1
 8001144:	f000 f916 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x37);
 8001148:	2037      	movs	r0, #55	@ 0x37
 800114a:	f000 f913 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800114e:	2007      	movs	r0, #7
 8001150:	f000 f910 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001154:	2010      	movs	r0, #16
 8001156:	f000 f90d 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800115a:	2003      	movs	r0, #3
 800115c:	f000 f90a 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001160:	200e      	movs	r0, #14
 8001162:	f000 f907 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x09);
 8001166:	2009      	movs	r0, #9
 8001168:	f000 f904 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800116c:	2000      	movs	r0, #0
 800116e:	f000 f901 	bl	8001374 <LCD_WR_DATA>
	//Negative Gamma  Correction
	LCD_WR_REG(0xE1);
 8001172:	20e1      	movs	r0, #225	@ 0xe1
 8001174:	f000 f8e4 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001178:	2000      	movs	r0, #0
 800117a:	f000 f8fb 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 800117e:	200e      	movs	r0, #14
 8001180:	f000 f8f8 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x14);
 8001184:	2014      	movs	r0, #20
 8001186:	f000 f8f5 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800118a:	2003      	movs	r0, #3
 800118c:	f000 f8f2 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001190:	2011      	movs	r0, #17
 8001192:	f000 f8ef 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001196:	2007      	movs	r0, #7
 8001198:	f000 f8ec 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 800119c:	2031      	movs	r0, #49	@ 0x31
 800119e:	f000 f8e9 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80011a2:	20c1      	movs	r0, #193	@ 0xc1
 80011a4:	f000 f8e6 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x48);
 80011a8:	2048      	movs	r0, #72	@ 0x48
 80011aa:	f000 f8e3 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80011ae:	2008      	movs	r0, #8
 80011b0:	f000 f8e0 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80011b4:	200f      	movs	r0, #15
 80011b6:	f000 f8dd 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 80011ba:	200c      	movs	r0, #12
 80011bc:	f000 f8da 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 80011c0:	2031      	movs	r0, #49	@ 0x31
 80011c2:	f000 f8d7 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x36);
 80011c6:	2036      	movs	r0, #54	@ 0x36
 80011c8:	f000 f8d4 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80011cc:	200f      	movs	r0, #15
 80011ce:	f000 f8d1 	bl	8001374 <LCD_WR_DATA>
	//EXIT SLEEP
	LCD_WR_REG(0x11);
 80011d2:	2011      	movs	r0, #17
 80011d4:	f000 f8b4 	bl	8001340 <LCD_WR_REG>

	HAL_Delay(120);
 80011d8:	2078      	movs	r0, #120	@ 0x78
 80011da:	f002 f827 	bl	800322c <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WR_REG(0x29);
 80011de:	2029      	movs	r0, #41	@ 0x29
 80011e0:	f000 f8ae 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(0x2C);
 80011e4:	202c      	movs	r0, #44	@ 0x2c
 80011e6:	f000 f8c5 	bl	8001374 <LCD_WR_DATA>

	LCD_direction(ROTATE_270);
 80011ea:	2003      	movs	r0, #3
 80011ec:	f000 f8dc 	bl	80013a8 <LCD_direction>

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <ILI9341_SetWindow>:

void ILI9341_SetWindow(uint16_t start_x, uint16_t start_y, uint16_t end_x, uint16_t end_y)
{
 80011f4:	b590      	push	{r4, r7, lr}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4604      	mov	r4, r0
 80011fc:	4608      	mov	r0, r1
 80011fe:	4611      	mov	r1, r2
 8001200:	461a      	mov	r2, r3
 8001202:	4623      	mov	r3, r4
 8001204:	80fb      	strh	r3, [r7, #6]
 8001206:	4603      	mov	r3, r0
 8001208:	80bb      	strh	r3, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	807b      	strh	r3, [r7, #2]
 800120e:	4613      	mov	r3, r2
 8001210:	803b      	strh	r3, [r7, #0]
	// Set Window
	LCD_WR_REG(0x2a);
 8001212:	202a      	movs	r0, #42	@ 0x2a
 8001214:	f000 f894 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(start_x >> 8);
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	0a1b      	lsrs	r3, r3, #8
 800121c:	b29b      	uxth	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	4618      	mov	r0, r3
 8001222:	f000 f8a7 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_x);
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f8a2 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(end_x >> 8);
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	0a1b      	lsrs	r3, r3, #8
 8001234:	b29b      	uxth	r3, r3
 8001236:	b2db      	uxtb	r3, r3
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f89b 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_x);
 800123e:	887b      	ldrh	r3, [r7, #2]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	f000 f896 	bl	8001374 <LCD_WR_DATA>

	LCD_WR_REG(0x2b);
 8001248:	202b      	movs	r0, #43	@ 0x2b
 800124a:	f000 f879 	bl	8001340 <LCD_WR_REG>
	LCD_WR_DATA(start_y >> 8);
 800124e:	88bb      	ldrh	r3, [r7, #4]
 8001250:	0a1b      	lsrs	r3, r3, #8
 8001252:	b29b      	uxth	r3, r3
 8001254:	b2db      	uxtb	r3, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f88c 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_y);
 800125c:	88bb      	ldrh	r3, [r7, #4]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f000 f887 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(end_y >> 8);
 8001266:	883b      	ldrh	r3, [r7, #0]
 8001268:	0a1b      	lsrs	r3, r3, #8
 800126a:	b29b      	uxth	r3, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f880 	bl	8001374 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_y);
 8001274:	883b      	ldrh	r3, [r7, #0]
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4618      	mov	r0, r3
 800127a:	f000 f87b 	bl	8001374 <LCD_WR_DATA>

}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bd90      	pop	{r4, r7, pc}
	...

08001288 <ILI9341_WritePixel>:

void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
 8001292:	460b      	mov	r3, r1
 8001294:	80bb      	strh	r3, [r7, #4]
 8001296:	4613      	mov	r3, r2
 8001298:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	data[0] = color >> 8;
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	b29b      	uxth	r3, r3
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	733b      	strb	r3, [r7, #12]
	data[1] = color;
 80012a4:	887b      	ldrh	r3, [r7, #2]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	737b      	strb	r3, [r7, #13]
	ILI9341_SetWindow(x, y, x, y);
 80012aa:	88bb      	ldrh	r3, [r7, #4]
 80012ac:	88fa      	ldrh	r2, [r7, #6]
 80012ae:	88b9      	ldrh	r1, [r7, #4]
 80012b0:	88f8      	ldrh	r0, [r7, #6]
 80012b2:	f7ff ff9f 	bl	80011f4 <ILI9341_SetWindow>
	// Enable to access GRAM
	LCD_WR_REG(0x2c);
 80012b6:	202c      	movs	r0, #44	@ 0x2c
 80012b8:	f000 f842 	bl	8001340 <LCD_WR_REG>
	DC_H();
 80012bc:	f000 f8d8 	bl	8001470 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, data, 2, 1000) != HAL_OK) {
 80012c0:	f107 010c 	add.w	r1, r7, #12
 80012c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c8:	2202      	movs	r2, #2
 80012ca:	4806      	ldr	r0, [pc, #24]	@ (80012e4 <ILI9341_WritePixel+0x5c>)
 80012cc:	f004 f8d9 	bl	8005482 <HAL_SPI_Transmit>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <ILI9341_WritePixel+0x52>
		Error_Handler();
 80012d6:	f001 f837 	bl	8002348 <Error_Handler>
	}
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200001f4 	.word	0x200001f4

080012e8 <ILI9341_Reset>:
	__HAL_SPI_ENABLE(&hspi2);
#endif
}

void ILI9341_Reset(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	RESET_L();
 80012ec:	f000 f890 	bl	8001410 <RESET_L>
	HAL_Delay(100);
 80012f0:	2064      	movs	r0, #100	@ 0x64
 80012f2:	f001 ff9b 	bl	800322c <HAL_Delay>
	RESET_H();
 80012f6:	f000 f897 	bl	8001428 <RESET_H>
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	@ 0x64
 80012fc:	f001 ff96 	bl	800322c <HAL_Delay>
	CS_L();
 8001300:	f000 f89e 	bl	8001440 <CS_L>
	LED_H();
 8001304:	f000 f8c0 	bl	8001488 <LED_H>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}

0800130c <ILI9341_SoftReset>:

void ILI9341_SoftReset(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
	uint8_t cmd;
	cmd = 0x01; //Software reset
 8001312:	2301      	movs	r3, #1
 8001314:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8001316:	f000 f89f 	bl	8001458 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &cmd, 1, 1000) != HAL_OK) {
 800131a:	1df9      	adds	r1, r7, #7
 800131c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001320:	2201      	movs	r2, #1
 8001322:	4806      	ldr	r0, [pc, #24]	@ (800133c <ILI9341_SoftReset+0x30>)
 8001324:	f004 f8ad 	bl	8005482 <HAL_SPI_Transmit>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <ILI9341_SoftReset+0x26>
		Error_Handler();
 800132e:	f001 f80b 	bl	8002348 <Error_Handler>
	}
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200001f4 	.word	0x200001f4

08001340 <LCD_WR_REG>:


void LCD_WR_REG(uint8_t data)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	DC_L();
 800134a:	f000 f885 	bl	8001458 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 800134e:	1df9      	adds	r1, r7, #7
 8001350:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001354:	2201      	movs	r2, #1
 8001356:	4806      	ldr	r0, [pc, #24]	@ (8001370 <LCD_WR_REG+0x30>)
 8001358:	f004 f893 	bl	8005482 <HAL_SPI_Transmit>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <LCD_WR_REG+0x26>
		Error_Handler();
 8001362:	f000 fff1 	bl	8002348 <Error_Handler>
	}
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200001f4 	.word	0x200001f4

08001374 <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	DC_H();
 800137e:	f000 f877 	bl	8001470 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8001382:	1df9      	adds	r1, r7, #7
 8001384:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001388:	2201      	movs	r2, #1
 800138a:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <LCD_WR_DATA+0x30>)
 800138c:	f004 f879 	bl	8005482 <HAL_SPI_Transmit>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <LCD_WR_DATA+0x26>
		Error_Handler();
 8001396:	f000 ffd7 	bl	8002348 <Error_Handler>
	}
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200001f4 	.word	0x200001f4

080013a8 <LCD_direction>:
    }
}


static void LCD_direction(LCD_Horizontal_t direction)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d827      	bhi.n	8001408 <LCD_direction+0x60>
 80013b8:	a201      	add	r2, pc, #4	@ (adr r2, 80013c0 <LCD_direction+0x18>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013df 	.word	0x080013df
 80013c8:	080013ed 	.word	0x080013ed
 80013cc:	080013fb 	.word	0x080013fb
	case ROTATE_0:
		LCD_WR_REG(0x36);
 80013d0:	2036      	movs	r0, #54	@ 0x36
 80013d2:	f7ff ffb5 	bl	8001340 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 80013d6:	2048      	movs	r0, #72	@ 0x48
 80013d8:	f7ff ffcc 	bl	8001374 <LCD_WR_DATA>
		break;
 80013dc:	e014      	b.n	8001408 <LCD_direction+0x60>
	case ROTATE_90:
		LCD_WR_REG(0x36);
 80013de:	2036      	movs	r0, #54	@ 0x36
 80013e0:	f7ff ffae 	bl	8001340 <LCD_WR_REG>
		LCD_WR_DATA(0x28);
 80013e4:	2028      	movs	r0, #40	@ 0x28
 80013e6:	f7ff ffc5 	bl	8001374 <LCD_WR_DATA>
		break;
 80013ea:	e00d      	b.n	8001408 <LCD_direction+0x60>
	case ROTATE_180:
		LCD_WR_REG(0x36);
 80013ec:	2036      	movs	r0, #54	@ 0x36
 80013ee:	f7ff ffa7 	bl	8001340 <LCD_WR_REG>
		LCD_WR_DATA(0x88);
 80013f2:	2088      	movs	r0, #136	@ 0x88
 80013f4:	f7ff ffbe 	bl	8001374 <LCD_WR_DATA>
		break;
 80013f8:	e006      	b.n	8001408 <LCD_direction+0x60>
	case ROTATE_270:
		LCD_WR_REG(0x36);
 80013fa:	2036      	movs	r0, #54	@ 0x36
 80013fc:	f7ff ffa0 	bl	8001340 <LCD_WR_REG>
		LCD_WR_DATA(0xE8);
 8001400:	20e8      	movs	r0, #232	@ 0xe8
 8001402:	f7ff ffb7 	bl	8001374 <LCD_WR_DATA>
		break;
 8001406:	bf00      	nop
	}
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <RESET_L>:

static void RESET_L(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800141a:	4802      	ldr	r0, [pc, #8]	@ (8001424 <RESET_L+0x14>)
 800141c:	f002 fe6c 	bl	80040f8 <HAL_GPIO_WritePin>
}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40020c00 	.word	0x40020c00

08001428 <RESET_H>:

static void RESET_H(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001432:	4802      	ldr	r0, [pc, #8]	@ (800143c <RESET_H+0x14>)
 8001434:	f002 fe60 	bl	80040f8 <HAL_GPIO_WritePin>
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40020c00 	.word	0x40020c00

08001440 <CS_L>:

static void CS_L(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800144a:	4802      	ldr	r0, [pc, #8]	@ (8001454 <CS_L+0x14>)
 800144c:	f002 fe54 	bl	80040f8 <HAL_GPIO_WritePin>
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40020c00 	.word	0x40020c00

08001458 <DC_L>:

static void DC_L(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001462:	4802      	ldr	r0, [pc, #8]	@ (800146c <DC_L+0x14>)
 8001464:	f002 fe48 	bl	80040f8 <HAL_GPIO_WritePin>
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40020c00 	.word	0x40020c00

08001470 <DC_H>:

static void DC_H(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_SET);
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800147a:	4802      	ldr	r0, [pc, #8]	@ (8001484 <DC_H+0x14>)
 800147c:	f002 fe3c 	bl	80040f8 <HAL_GPIO_WritePin>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40020c00 	.word	0x40020c00

08001488 <LED_H>:

static void LED_H(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <make_line>:
static uint32_t t_ultima_act = 0; //tiempo de ultima actuaizacion del display


// se encarga de hacer lineas de 16 bits +1 para \0
static void make_line(char out[LCD_COLS + 1], const char *in)
{
 8001496:	b480      	push	{r7}
 8001498:	b085      	sub	sp, #20
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < LCD_COLS; i++) out[i] = ' ';
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	e007      	b.n	80014b6 <make_line+0x20>
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	2220      	movs	r2, #32
 80014ae:	701a      	strb	r2, [r3, #0]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	3301      	adds	r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b0f      	cmp	r3, #15
 80014ba:	ddf4      	ble.n	80014a6 <make_line+0x10>
    out[LCD_COLS] = '\0';
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3310      	adds	r3, #16
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]

    if (!in) return;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d017      	beq.n	80014fa <make_line+0x64>

    for (int i = 0; i < LCD_COLS && in[i] != '\0'; i++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	e00a      	b.n	80014e6 <make_line+0x50>
        out[i] = in[i];
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	441a      	add	r2, r3
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	440b      	add	r3, r1
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < LCD_COLS && in[i] != '\0'; i++)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3301      	adds	r3, #1
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	2b0f      	cmp	r3, #15
 80014ea:	dc07      	bgt.n	80014fc <make_line+0x66>
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	4413      	add	r3, r2
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1eb      	bne.n	80014d0 <make_line+0x3a>
 80014f8:	e000      	b.n	80014fc <make_line+0x66>
    if (!in) return;
 80014fa:	bf00      	nop
}
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <print_row>:


// funcion que imprime en el display la linea definitiva usando la libreria liquidcrystal
static void print_row(uint8_t row)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
    HD44780_SetCursor(0, row);
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4619      	mov	r1, r3
 8001516:	2000      	movs	r0, #0
 8001518:	f000 f98a 	bl	8001830 <HD44780_SetCursor>
    HD44780_PrintStr(display_buf[row]);
 800151c:	79fa      	ldrb	r2, [r7, #7]
 800151e:	4613      	mov	r3, r2
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	4413      	add	r3, r2
 8001524:	4a06      	ldr	r2, [pc, #24]	@ (8001540 <print_row+0x38>)
 8001526:	4413      	add	r3, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f000 f9f3 	bl	8001914 <HD44780_PrintStr>
    cambio_pendt[row] = 0;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <print_row+0x3c>)
 8001532:	2100      	movs	r1, #0
 8001534:	54d1      	strb	r1, [r2, r3]
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000088 	.word	0x20000088
 8001544:	200000ac 	.word	0x200000ac

08001548 <LCD_Init>:


// inicializa el display usando libreria y lineas vacas
void LCD_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
    HD44780_Init(2);
 800154e:	2002      	movs	r0, #2
 8001550:	f000 f8d4 	bl	80016fc <HD44780_Init>
    HD44780_Clear();
 8001554:	f000 f956 	bl	8001804 <HD44780_Clear>

    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 8001558:	2300      	movs	r3, #0
 800155a:	71fb      	strb	r3, [r7, #7]
 800155c:	e010      	b.n	8001580 <LCD_Init+0x38>
        make_line(display_buf[r], "");
 800155e:	79fa      	ldrb	r2, [r7, #7]
 8001560:	4613      	mov	r3, r2
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	4413      	add	r3, r2
 8001566:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <LCD_Init+0x4c>)
 8001568:	4413      	add	r3, r2
 800156a:	490b      	ldr	r1, [pc, #44]	@ (8001598 <LCD_Init+0x50>)
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff ff92 	bl	8001496 <make_line>
        cambio_pendt[r] = 1;                      // forzamos actualizacion del display
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4a09      	ldr	r2, [pc, #36]	@ (800159c <LCD_Init+0x54>)
 8001576:	2101      	movs	r1, #1
 8001578:	54d1      	strb	r1, [r2, r3]
    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	3301      	adds	r3, #1
 800157e:	71fb      	strb	r3, [r7, #7]
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d9eb      	bls.n	800155e <LCD_Init+0x16>
    }

    t_ultima_act = 0;
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <LCD_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000088 	.word	0x20000088
 8001598:	08008118 	.word	0x08008118
 800159c:	200000ac 	.word	0x200000ac
 80015a0:	200000b0 	.word	0x200000b0

080015a4 <LCD_Task>:


// funcion que llama a print_row para imprimir
void LCD_Task(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80015aa:	f001 fe33 	bl	8003214 <HAL_GetTick>
 80015ae:	6038      	str	r0, [r7, #0]
    if ((now - t_ultima_act) < 2) return; //comprobamos que no han pasado menos de 2 ms antes de la ultima actuaizacion
 80015b0:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <LCD_Task+0x50>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d916      	bls.n	80015ea <LCD_Task+0x46>

    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 80015bc:	2300      	movs	r3, #0
 80015be:	71fb      	strb	r3, [r7, #7]
 80015c0:	e00f      	b.n	80015e2 <LCD_Task+0x3e>
        if (cambio_pendt[r]) {   // si hay cambio pendiente, imprimimos
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4a0c      	ldr	r2, [pc, #48]	@ (80015f8 <LCD_Task+0x54>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d007      	beq.n	80015dc <LCD_Task+0x38>
            print_row(r);
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff9a 	bl	8001508 <print_row>
            t_ultima_act = now;
 80015d4:	4a07      	ldr	r2, [pc, #28]	@ (80015f4 <LCD_Task+0x50>)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	6013      	str	r3, [r2, #0]
            return;
 80015da:	e007      	b.n	80015ec <LCD_Task+0x48>
    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	3301      	adds	r3, #1
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d9ec      	bls.n	80015c2 <LCD_Task+0x1e>
 80015e8:	e000      	b.n	80015ec <LCD_Task+0x48>
    if ((now - t_ultima_act) < 2) return; //comprobamos que no han pasado menos de 2 ms antes de la ultima actuaizacion
 80015ea:	bf00      	nop
        }
    }
}
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200000b0 	.word	0x200000b0
 80015f8:	200000ac 	.word	0x200000ac

080015fc <LCD_PrintfLine>:


//funcion para imprimir texto (printf normal pero indicando linea)
void LCD_PrintfLine(uint8_t row, const char *text)
{
 80015fc:	b5b0      	push	{r4, r5, r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
    if (row >= LCD_ROWS) return; //comprobamos que row es valido
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d829      	bhi.n	8001662 <LCD_PrintfLine+0x66>
    						     //si el texto introducido (cols) es mayor que 16 bits se truncar -> igual en todas las funciones printf
    char tmp[LCD_COLS + 1];
    make_line(tmp, text);
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	6839      	ldr	r1, [r7, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff3e 	bl	8001496 <make_line>

    if (strncmp(tmp, display_buf[row], LCD_COLS) == 0) return; //si ya est impreso (igual) descartamos
 800161a:	79fa      	ldrb	r2, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	4413      	add	r3, r2
 8001622:	4a13      	ldr	r2, [pc, #76]	@ (8001670 <LCD_PrintfLine+0x74>)
 8001624:	1899      	adds	r1, r3, r2
 8001626:	f107 030c 	add.w	r3, r7, #12
 800162a:	2210      	movs	r2, #16
 800162c:	4618      	mov	r0, r3
 800162e:	f005 f865 	bl	80066fc <strncmp>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d016      	beq.n	8001666 <LCD_PrintfLine+0x6a>

    memcpy(display_buf[row], tmp, LCD_COLS + 1); // si no, almacenamos en buffer
 8001638:	79fa      	ldrb	r2, [r7, #7]
 800163a:	4613      	mov	r3, r2
 800163c:	011b      	lsls	r3, r3, #4
 800163e:	4413      	add	r3, r2
 8001640:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <LCD_PrintfLine+0x74>)
 8001642:	4413      	add	r3, r2
 8001644:	461d      	mov	r5, r3
 8001646:	f107 040c 	add.w	r4, r7, #12
 800164a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800164c:	6028      	str	r0, [r5, #0]
 800164e:	6069      	str	r1, [r5, #4]
 8001650:	60aa      	str	r2, [r5, #8]
 8001652:	60eb      	str	r3, [r5, #12]
 8001654:	7823      	ldrb	r3, [r4, #0]
 8001656:	742b      	strb	r3, [r5, #16]
    cambio_pendt[row] = 1;
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	4a06      	ldr	r2, [pc, #24]	@ (8001674 <LCD_PrintfLine+0x78>)
 800165c:	2101      	movs	r1, #1
 800165e:	54d1      	strb	r1, [r2, r3]
 8001660:	e002      	b.n	8001668 <LCD_PrintfLine+0x6c>
    if (row >= LCD_ROWS) return; //comprobamos que row es valido
 8001662:	bf00      	nop
 8001664:	e000      	b.n	8001668 <LCD_PrintfLine+0x6c>
    if (strncmp(tmp, display_buf[row], LCD_COLS) == 0) return; //si ya est impreso (igual) descartamos
 8001666:	bf00      	nop
}
 8001668:	3720      	adds	r7, #32
 800166a:	46bd      	mov	sp, r7
 800166c:	bdb0      	pop	{r4, r5, r7, pc}
 800166e:	bf00      	nop
 8001670:	20000088 	.word	0x20000088
 8001674:	200000ac 	.word	0x200000ac

08001678 <LCD_PrintfVar>:


// funcion para imprimir texto y variable
void LCD_PrintfVar(uint8_t row, const char *formato, uint32_t value)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b094      	sub	sp, #80	@ 0x50
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
 8001684:	73fb      	strb	r3, [r7, #15]
    if (row >= LCD_ROWS) return;
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d80e      	bhi.n	80016aa <LCD_PrintfVar+0x32>

    char text[64];
    snprintf(text, sizeof(text), formato, (unsigned)value);
 800168c:	f107 0010 	add.w	r0, r7, #16
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	2140      	movs	r1, #64	@ 0x40
 8001696:	f004 fff3 	bl	8006680 <sniprintf>

    LCD_PrintfLine(row, text);
 800169a:	f107 0210 	add.w	r2, r7, #16
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	4611      	mov	r1, r2
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ffaa 	bl	80015fc <LCD_PrintfLine>
 80016a8:	e000      	b.n	80016ac <LCD_PrintfVar+0x34>
    if (row >= LCD_ROWS) return;
 80016aa:	bf00      	nop
}
 80016ac:	3750      	adds	r7, #80	@ 0x50
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <LCD_PrintfStr>:


// funcion para imprimir texto y string
void LCD_PrintfStr(uint8_t row, const char *formato, const char *value)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b094      	sub	sp, #80	@ 0x50
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	73fb      	strb	r3, [r7, #15]
    if (row >= LCD_ROWS) return;
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d813      	bhi.n	80016f0 <LCD_PrintfStr+0x3c>

    char text[64];
    snprintf(text, sizeof(text), formato, value ? value : "");
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <LCD_PrintfStr+0x1e>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	e000      	b.n	80016d4 <LCD_PrintfStr+0x20>
 80016d2:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <LCD_PrintfStr+0x44>)
 80016d4:	f107 0010 	add.w	r0, r7, #16
 80016d8:	68ba      	ldr	r2, [r7, #8]
 80016da:	2140      	movs	r1, #64	@ 0x40
 80016dc:	f004 ffd0 	bl	8006680 <sniprintf>

    LCD_PrintfLine(row, text);
 80016e0:	f107 0210 	add.w	r2, r7, #16
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff ff87 	bl	80015fc <LCD_PrintfLine>
 80016ee:	e000      	b.n	80016f2 <LCD_PrintfStr+0x3e>
    if (row >= LCD_ROWS) return;
 80016f0:	bf00      	nop
}
 80016f2:	3750      	adds	r7, #80	@ 0x50
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	08008118 	.word	0x08008118

080016fc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001706:	4a38      	ldr	r2, [pc, #224]	@ (80017e8 <HD44780_Init+0xec>)
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800170c:	4b37      	ldr	r3, [pc, #220]	@ (80017ec <HD44780_Init+0xf0>)
 800170e:	2208      	movs	r2, #8
 8001710:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001712:	4b37      	ldr	r3, [pc, #220]	@ (80017f0 <HD44780_Init+0xf4>)
 8001714:	2200      	movs	r2, #0
 8001716:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001718:	4b33      	ldr	r3, [pc, #204]	@ (80017e8 <HD44780_Init+0xec>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d907      	bls.n	8001730 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001720:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <HD44780_Init+0xf4>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	b2da      	uxtb	r2, r3
 800172a:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <HD44780_Init+0xf4>)
 800172c:	701a      	strb	r2, [r3, #0]
 800172e:	e006      	b.n	800173e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001730:	4b2f      	ldr	r3, [pc, #188]	@ (80017f0 <HD44780_Init+0xf4>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b2d      	ldr	r3, [pc, #180]	@ (80017f0 <HD44780_Init+0xf4>)
 800173c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800173e:	f000 f987 	bl	8001a50 <DelayInit>
  HAL_Delay(50);
 8001742:	2032      	movs	r0, #50	@ 0x32
 8001744:	f001 fd72 	bl	800322c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001748:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <HD44780_Init+0xf0>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f945 	bl	80019dc <ExpanderWrite>
  HAL_Delay(1000);
 8001752:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001756:	f001 fd69 	bl	800322c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800175a:	2030      	movs	r0, #48	@ 0x30
 800175c:	f000 f92c 	bl	80019b8 <Write4Bits>
  DelayUS(4500);
 8001760:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001764:	f000 f99e 	bl	8001aa4 <DelayUS>

  Write4Bits(0x03 << 4);
 8001768:	2030      	movs	r0, #48	@ 0x30
 800176a:	f000 f925 	bl	80019b8 <Write4Bits>
  DelayUS(4500);
 800176e:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001772:	f000 f997 	bl	8001aa4 <DelayUS>

  Write4Bits(0x03 << 4);
 8001776:	2030      	movs	r0, #48	@ 0x30
 8001778:	f000 f91e 	bl	80019b8 <Write4Bits>
  DelayUS(4500);
 800177c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001780:	f000 f990 	bl	8001aa4 <DelayUS>

  Write4Bits(0x02 << 4);
 8001784:	2020      	movs	r0, #32
 8001786:	f000 f917 	bl	80019b8 <Write4Bits>
  DelayUS(100);
 800178a:	2064      	movs	r0, #100	@ 0x64
 800178c:	f000 f98a 	bl	8001aa4 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001790:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <HD44780_Init+0xf4>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	f043 0320 	orr.w	r3, r3, #32
 8001798:	b2db      	uxtb	r3, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f000 f8cf 	bl	800193e <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <HD44780_Init+0xf8>)
 80017a2:	2204      	movs	r2, #4
 80017a4:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80017a6:	f000 f875 	bl	8001894 <HD44780_Display>
  HD44780_Clear();
 80017aa:	f000 f82b 	bl	8001804 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80017ae:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <HD44780_Init+0xfc>)
 80017b0:	2202      	movs	r2, #2
 80017b2:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80017b4:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HD44780_Init+0xfc>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	f043 0304 	orr.w	r3, r3, #4
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 f8bd 	bl	800193e <SendCommand>
  DelayUS(4500);
 80017c4:	f241 1094 	movw	r0, #4500	@ 0x1194
 80017c8:	f000 f96c 	bl	8001aa4 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80017cc:	490b      	ldr	r1, [pc, #44]	@ (80017fc <HD44780_Init+0x100>)
 80017ce:	2000      	movs	r0, #0
 80017d0:	f000 f876 	bl	80018c0 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80017d4:	490a      	ldr	r1, [pc, #40]	@ (8001800 <HD44780_Init+0x104>)
 80017d6:	2001      	movs	r0, #1
 80017d8:	f000 f872 	bl	80018c0 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80017dc:	f000 f81d 	bl	800181a <HD44780_Home>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200000b7 	.word	0x200000b7
 80017ec:	200000b8 	.word	0x200000b8
 80017f0:	200000b4 	.word	0x200000b4
 80017f4:	200000b5 	.word	0x200000b5
 80017f8:	200000b6 	.word	0x200000b6
 80017fc:	20000000 	.word	0x20000000
 8001800:	20000008 	.word	0x20000008

08001804 <HD44780_Clear>:

void HD44780_Clear()
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001808:	2001      	movs	r0, #1
 800180a:	f000 f898 	bl	800193e <SendCommand>
  DelayUS(2000);
 800180e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001812:	f000 f947 	bl	8001aa4 <DelayUS>
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}

0800181a <HD44780_Home>:

void HD44780_Home()
{
 800181a:	b580      	push	{r7, lr}
 800181c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800181e:	2002      	movs	r0, #2
 8001820:	f000 f88d 	bl	800193e <SendCommand>
  DelayUS(2000);
 8001824:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001828:	f000 f93c 	bl	8001aa4 <DelayUS>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}

08001830 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001830:	b590      	push	{r4, r7, lr}
 8001832:	b087      	sub	sp, #28
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	460a      	mov	r2, r1
 800183a:	71fb      	strb	r3, [r7, #7]
 800183c:	4613      	mov	r3, r2
 800183e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HD44780_SetCursor+0x5c>)
 8001842:	f107 0408 	add.w	r4, r7, #8
 8001846:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001848:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800184c:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <HD44780_SetCursor+0x60>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	79ba      	ldrb	r2, [r7, #6]
 8001852:	429a      	cmp	r2, r3
 8001854:	d303      	bcc.n	800185e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001856:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <HD44780_SetCursor+0x60>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	3b01      	subs	r3, #1
 800185c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	3318      	adds	r3, #24
 8001864:	443b      	add	r3, r7
 8001866:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800186a:	b2da      	uxtb	r2, r3
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	4413      	add	r3, r2
 8001870:	b2db      	uxtb	r3, r3
 8001872:	b25b      	sxtb	r3, r3
 8001874:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001878:	b25b      	sxtb	r3, r3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	4618      	mov	r0, r3
 800187e:	f000 f85e 	bl	800193e <SendCommand>
}
 8001882:	bf00      	nop
 8001884:	371c      	adds	r7, #28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd90      	pop	{r4, r7, pc}
 800188a:	bf00      	nop
 800188c:	0800811c 	.word	0x0800811c
 8001890:	200000b7 	.word	0x200000b7

08001894 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001898:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <HD44780_Display+0x28>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HD44780_Display+0x28>)
 80018a4:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80018a6:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <HD44780_Display+0x28>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	f043 0308 	orr.w	r3, r3, #8
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 f844 	bl	800193e <SendCommand>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	200000b5 	.word	0x200000b5

080018c0 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	6039      	str	r1, [r7, #0]
 80018ca:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80018d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 f82a 	bl	800193e <SendCommand>
  for (int i=0; i<8; i++)
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	e009      	b.n	8001904 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	4413      	add	r3, r2
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 f82e 	bl	800195a <SendChar>
  for (int i=0; i<8; i++)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	3301      	adds	r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b07      	cmp	r3, #7
 8001908:	ddf2      	ble.n	80018f0 <HD44780_CreateSpecialChar+0x30>
  }
}
 800190a:	bf00      	nop
 800190c:	bf00      	nop
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800191c:	e006      	b.n	800192c <HD44780_PrintStr+0x18>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f817 	bl	800195a <SendChar>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f4      	bne.n	800191e <HD44780_PrintStr+0xa>
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f000 f812 	bl	8001976 <Send>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <SendChar>:

static void SendChar(uint8_t ch)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	4603      	mov	r3, r0
 8001962:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	2101      	movs	r1, #1
 8001968:	4618      	mov	r0, r3
 800196a:	f000 f804 	bl	8001976 <Send>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b084      	sub	sp, #16
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	460a      	mov	r2, r1
 8001980:	71fb      	strb	r3, [r7, #7]
 8001982:	4613      	mov	r3, r2
 8001984:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	f023 030f 	bic.w	r3, r3, #15
 800198c:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	011b      	lsls	r3, r3, #4
 8001992:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001994:	7bfa      	ldrb	r2, [r7, #15]
 8001996:	79bb      	ldrb	r3, [r7, #6]
 8001998:	4313      	orrs	r3, r2
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4618      	mov	r0, r3
 800199e:	f000 f80b 	bl	80019b8 <Write4Bits>
  Write4Bits((lownib)|mode);
 80019a2:	7bba      	ldrb	r2, [r7, #14]
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	f000 f804 	bl	80019b8 <Write4Bits>
}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f000 f809 	bl	80019dc <ExpanderWrite>
  PulseEnable(value);
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 f821 	bl	8001a14 <PulseEnable>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <ExpanderWrite+0x30>)
 80019e8:	781a      	ldrb	r2, [r3, #0]
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80019f2:	f107 020f 	add.w	r2, r7, #15
 80019f6:	230a      	movs	r3, #10
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	2301      	movs	r3, #1
 80019fc:	214e      	movs	r1, #78	@ 0x4e
 80019fe:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <ExpanderWrite+0x34>)
 8001a00:	f002 fcd8 	bl	80043b4 <HAL_I2C_Master_Transmit>
}
 8001a04:	bf00      	nop
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200000b8 	.word	0x200000b8
 8001a10:	200001a0 	.word	0x200001a0

08001a14 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff ffd8 	bl	80019dc <ExpanderWrite>
  DelayUS(20);
 8001a2c:	2014      	movs	r0, #20
 8001a2e:	f000 f839 	bl	8001aa4 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	f023 0304 	bic.w	r3, r3, #4
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ffce 	bl	80019dc <ExpanderWrite>
  DelayUS(20);
 8001a40:	2014      	movs	r0, #20
 8001a42:	f000 f82f 	bl	8001aa4 <DelayUS>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <DelayInit>:

static void DelayInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001a54:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <DelayInit+0x4c>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	4a10      	ldr	r2, [pc, #64]	@ (8001a9c <DelayInit+0x4c>)
 8001a5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a5e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001a60:	4b0e      	ldr	r3, [pc, #56]	@ (8001a9c <DelayInit+0x4c>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	4a0d      	ldr	r2, [pc, #52]	@ (8001a9c <DelayInit+0x4c>)
 8001a66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a6a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <DelayInit+0x50>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa0 <DelayInit+0x50>)
 8001a72:	f023 0301 	bic.w	r3, r3, #1
 8001a76:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001a78:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <DelayInit+0x50>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <DelayInit+0x50>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <DelayInit+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001a8a:	bf00      	nop
  __ASM volatile ("NOP");
 8001a8c:	bf00      	nop
  __ASM volatile ("NOP");
 8001a8e:	bf00      	nop
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000edf0 	.word	0xe000edf0
 8001aa0:	e0001000 	.word	0xe0001000

08001aa4 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <DelayUS+0x44>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a0e      	ldr	r2, [pc, #56]	@ (8001aec <DelayUS+0x48>)
 8001ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab6:	0c9a      	lsrs	r2, r3, #18
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	fb02 f303 	mul.w	r3, r2, r3
 8001abe:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <DelayUS+0x4c>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8001af0 <DelayUS+0x4c>)
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d8f6      	bhi.n	8001ac6 <DelayUS+0x22>
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
 8001adc:	371c      	adds	r7, #28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000010 	.word	0x20000010
 8001aec:	431bde83 	.word	0x431bde83
 8001af0:	e0001000 	.word	0xe0001000

08001af4 <ADC_IRQHandler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Potenciometro ADC
void ADC_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  HAL_ADC_IRQHandler(&hadc1);
 8001af8:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <ADC_IRQHandler+0x14>)
 8001afa:	f001 fcdd 	bl	80034b8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001afe:	4803      	ldr	r0, [pc, #12]	@ (8001b0c <ADC_IRQHandler+0x18>)
 8001b00:	f001 fcda 	bl	80034b8 <HAL_ADC_IRQHandler>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200000bc 	.word	0x200000bc
 8001b0c:	20000104 	.word	0x20000104

08001b10 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a10      	ldr	r2, [pc, #64]	@ (8001b60 <HAL_ADC_ConvCpltCallback+0x50>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d10a      	bne.n	8001b38 <HAL_ADC_ConvCpltCallback+0x28>
  {
    lectura_pote_1 = (uint16_t)HAL_ADC_GetValue(hadc);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f001 fdd8 	bl	80036d8 <HAL_ADC_GetValue>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <HAL_ADC_ConvCpltCallback+0x54>)
 8001b2e:	801a      	strh	r2, [r3, #0]
    adc_ready_1 = 1;
 8001b30:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <HAL_ADC_ConvCpltCallback+0x58>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]
  {
    lectura_pote_2 = (uint16_t)HAL_ADC_GetValue(hadc);
    adc_ready_2 = 1;
    //HAL_ADC_Start_IT(&hadc2);
  }
}
 8001b36:	e00e      	b.n	8001b56 <HAL_ADC_ConvCpltCallback+0x46>
  else if (hadc->Instance == ADC2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b6c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d109      	bne.n	8001b56 <HAL_ADC_ConvCpltCallback+0x46>
    lectura_pote_2 = (uint16_t)HAL_ADC_GetValue(hadc);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f001 fdc8 	bl	80036d8 <HAL_ADC_GetValue>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_ADC_ConvCpltCallback+0x60>)
 8001b4e:	801a      	strh	r2, [r3, #0]
    adc_ready_2 = 1;
 8001b50:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <HAL_ADC_ConvCpltCallback+0x64>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	701a      	strb	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40012000 	.word	0x40012000
 8001b64:	2000029a 	.word	0x2000029a
 8001b68:	2000029e 	.word	0x2000029e
 8001b6c:	40012100 	.word	0x40012100
 8001b70:	2000029c 	.word	0x2000029c
 8001b74:	2000029f 	.word	0x2000029f

08001b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	@ 0x28
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b7e:	f001 fae3 	bl	8003148 <HAL_Init>

  /* USER CODE BEGIN Init */
  int angulo_Radar_Horizontal = 1000;
 8001b82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24
  //int angulo_Torreta_Horizontal = 1000;
  float sumatorio_Grados = 0;
 8001b88:	f04f 0300 	mov.w	r3, #0
 8001b8c:	623b      	str	r3, [r7, #32]
  float media_Grados = 0;
 8001b8e:	f04f 0300 	mov.w	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]

  float sumatorio_Distancia = 0;
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	61bb      	str	r3, [r7, #24]
  float media_Distancia = 0;
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]

  uint8_t numero_Objetivos = 0; //no mas de 20 objetivos
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	74fb      	strb	r3, [r7, #19]

  uint8_t flag_Sentido_Horario = 1;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	74bb      	strb	r3, [r7, #18]
  uint8_t flag_Objetivo_Detectado = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	747b      	strb	r3, [r7, #17]
  //uint8_t flag_modo_manual = 1; //funcionamiento de la torreta deetrminado por modo manual o automatico. HAY QUE ASIGNARLE SWICH
  uint8_t flag_siguiente_objetivo = 1; //se mantiene a uno para que busque objetivo
 8001bac:	2301      	movs	r3, #1
 8001bae:	743b      	strb	r3, [r7, #16]
  //uint8_t flag_disparo = 0;


  Posicion* Objetivo;
  int angulo_Laser_Horizontal = 1000;
 8001bb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb4:	60fb      	str	r3, [r7, #12]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bb6:	f000 f8e3 	bl	8001d80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bba:	f000 fb39 	bl	8002230 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bbe:	f000 f9ed 	bl	8001f9c <MX_I2C1_Init>
  MX_SPI2_Init();
 8001bc2:	f000 fa47 	bl	8002054 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001bc6:	f000 f945 	bl	8001e54 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001bca:	f000 f995 	bl	8001ef8 <MX_ADC2_Init>
  MX_I2C2_Init();
 8001bce:	f000 fa13 	bl	8001ff8 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001bd2:	f000 fa75 	bl	80020c0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  pool_init();
 8001bd6:	f000 ffbd 	bl	8002b54 <pool_init>
  mapa_init();
 8001bda:	f000 fbd9 	bl	8002390 <mapa_init>

  //Potenciometro ADC
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bde:	2012      	movs	r0, #18
 8001be0:	f002 f8bb 	bl	8003d5a <HAL_NVIC_EnableIRQ>

  if (HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8001be4:	4854      	ldr	r0, [pc, #336]	@ (8001d38 <main+0x1c0>)
 8001be6:	f001 fb89 	bl	80032fc <HAL_ADC_Start_IT>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <main+0x7c>
  {
	  Error_Handler();
 8001bf0:	f000 fbaa 	bl	8002348 <Error_Handler>
  }
  if (HAL_ADC_Start_IT(&hadc2) != HAL_OK)
 8001bf4:	4851      	ldr	r0, [pc, #324]	@ (8001d3c <main+0x1c4>)
 8001bf6:	f001 fb81 	bl	80032fc <HAL_ADC_Start_IT>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <main+0x8c>
  {
  	  Error_Handler();
 8001c00:	f000 fba2 	bl	8002348 <Error_Handler>
  }

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c04:	2100      	movs	r1, #0
 8001c06:	484e      	ldr	r0, [pc, #312]	@ (8001d40 <main+0x1c8>)
 8001c08:	f003 ff04 	bl	8005a14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	484c      	ldr	r0, [pc, #304]	@ (8001d40 <main+0x1c8>)
 8001c10:	f003 ff00 	bl	8005a14 <HAL_TIM_PWM_Start>
  htim1.Instance->CCR1 = 1500; // centro
 8001c14:	4b4a      	ldr	r3, [pc, #296]	@ (8001d40 <main+0x1c8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001c1c:	635a      	str	r2, [r3, #52]	@ 0x34
  htim1.Instance->CCR2 = 1500; // centro
 8001c1e:	4b48      	ldr	r3, [pc, #288]	@ (8001d40 <main+0x1c8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001c26:	639a      	str	r2, [r3, #56]	@ 0x38
  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
  setMeasurementTimingBudget(200000); //  (priorizando precisin para medir mayores distancias, a costa de la velocidad) Si se requiere ms velocidad disminuir el TimingBudget
  */

  //Botones
  Boton_Init(&b_cambio_menu, GPIOC, Btn_1_Pin, 0);             //pull-up interno
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c2e:	4945      	ldr	r1, [pc, #276]	@ (8001d44 <main+0x1cc>)
 8001c30:	4845      	ldr	r0, [pc, #276]	@ (8001d48 <main+0x1d0>)
 8001c32:	f7ff f950 	bl	8000ed6 <Boton_Init>
  Boton_Init(&b_seleccion_menu,  GPIOC, Btn_2_Pin, 0);         //pull-up interno
 8001c36:	2300      	movs	r3, #0
 8001c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c3c:	4941      	ldr	r1, [pc, #260]	@ (8001d44 <main+0x1cc>)
 8001c3e:	4843      	ldr	r0, [pc, #268]	@ (8001d4c <main+0x1d4>)
 8001c40:	f7ff f949 	bl	8000ed6 <Boton_Init>
  Boton_Init(&b_seleccion_objetivo,  GPIOA, Btn_3_Pin, 0);     //pull-up interno
 8001c44:	2300      	movs	r3, #0
 8001c46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c4a:	4941      	ldr	r1, [pc, #260]	@ (8001d50 <main+0x1d8>)
 8001c4c:	4841      	ldr	r0, [pc, #260]	@ (8001d54 <main+0x1dc>)
 8001c4e:	f7ff f942 	bl	8000ed6 <Boton_Init>
  Boton_Init(&b_disparo,  GPIOA, Btn_4_Pin, 0);                //pull-up interno
 8001c52:	2300      	movs	r3, #0
 8001c54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c58:	493d      	ldr	r1, [pc, #244]	@ (8001d50 <main+0x1d8>)
 8001c5a:	483f      	ldr	r0, [pc, #252]	@ (8001d58 <main+0x1e0>)
 8001c5c:	f7ff f93b 	bl	8000ed6 <Boton_Init>
  Boton_Init(&b_RESET,  GPIOC, Btn_4_Pin, 0);                  //pull-up interno
 8001c60:	2300      	movs	r3, #0
 8001c62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c66:	4937      	ldr	r1, [pc, #220]	@ (8001d44 <main+0x1cc>)
 8001c68:	483c      	ldr	r0, [pc, #240]	@ (8001d5c <main+0x1e4>)
 8001c6a:	f7ff f934 	bl	8000ed6 <Boton_Init>

  //Inicializacion archivos LCD
  HD44780_Init(2);
 8001c6e:	2002      	movs	r0, #2
 8001c70:	f7ff fd44 	bl	80016fc <HD44780_Init>
  LCD_Init();
 8001c74:	f7ff fc68 	bl	8001548 <LCD_Init>

    }
        //Fin codigo movimiento horizontal motor torreta laser
    */

    mapa_dibuja(); //dibuja los objetivos
 8001c78:	f000 fdbe 	bl	80027f8 <mapa_dibuja>

//-------------------------CODE POTES (INTERRUPCIONES) ----------------------------------

    //prueba potes
    if (adc_ready_1)
 8001c7c:	4b38      	ldr	r3, [pc, #224]	@ (8001d60 <main+0x1e8>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d013      	beq.n	8001cae <main+0x136>
    {
    	adc_ready_1 = 0;
 8001c86:	4b36      	ldr	r3, [pc, #216]	@ (8001d60 <main+0x1e8>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
    	grados_rot = (uint16_t)((lectura_pote_1 * 180U) / 4095U);
 8001c8c:	4b35      	ldr	r3, [pc, #212]	@ (8001d64 <main+0x1ec>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	23b4      	movs	r3, #180	@ 0xb4
 8001c96:	fb03 f202 	mul.w	r2, r3, r2
 8001c9a:	4b33      	ldr	r3, [pc, #204]	@ (8001d68 <main+0x1f0>)
 8001c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8001ca0:	1ad2      	subs	r2, r2, r3
 8001ca2:	0852      	lsrs	r2, r2, #1
 8001ca4:	4413      	add	r3, r2
 8001ca6:	0adb      	lsrs	r3, r3, #11
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	4b30      	ldr	r3, [pc, #192]	@ (8001d6c <main+0x1f4>)
 8001cac:	801a      	strh	r2, [r3, #0]
    }
    if (adc_ready_2)
 8001cae:	4b30      	ldr	r3, [pc, #192]	@ (8001d70 <main+0x1f8>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d014      	beq.n	8001ce2 <main+0x16a>
    {
        adc_ready_2 = 0;
 8001cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d70 <main+0x1f8>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
        prueba_pote_2 = (uint16_t)((lectura_pote_2 * 300U) / 4095U);
 8001cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001d74 <main+0x1fc>)
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001cca:	fb03 f202 	mul.w	r2, r3, r2
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <main+0x1f0>)
 8001cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd4:	1ad2      	subs	r2, r2, r3
 8001cd6:	0852      	lsrs	r2, r2, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	0adb      	lsrs	r3, r3, #11
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	4b26      	ldr	r3, [pc, #152]	@ (8001d78 <main+0x200>)
 8001ce0:	801a      	strh	r2, [r3, #0]
    }
    static uint32_t t_adc = 0;

    //hacemos que se relancen las interrupciones cada 10ms para no comer la CPU
    if (HAL_GetTick() - t_adc >= 10) {
 8001ce2:	f001 fa97 	bl	8003214 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <main+0x204>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b09      	cmp	r3, #9
 8001cf0:	d90a      	bls.n	8001d08 <main+0x190>
      t_adc = HAL_GetTick();
 8001cf2:	f001 fa8f 	bl	8003214 <HAL_GetTick>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4a20      	ldr	r2, [pc, #128]	@ (8001d7c <main+0x204>)
 8001cfa:	6013      	str	r3, [r2, #0]
      HAL_ADC_Start_IT(&hadc1);
 8001cfc:	480e      	ldr	r0, [pc, #56]	@ (8001d38 <main+0x1c0>)
 8001cfe:	f001 fafd 	bl	80032fc <HAL_ADC_Start_IT>
      HAL_ADC_Start_IT(&hadc2);
 8001d02:	480e      	ldr	r0, [pc, #56]	@ (8001d3c <main+0x1c4>)
 8001d04:	f001 fafa 	bl	80032fc <HAL_ADC_Start_IT>
    }

//---------------------------------------------------------------------------------------

    //usamos los botones para interactuar con el menu
    uint32_t now = HAL_GetTick();
 8001d08:	f001 fa84 	bl	8003214 <HAL_GetTick>
 8001d0c:	60b8      	str	r0, [r7, #8]
   	BtnEvent evM = Boton_Update(&b_cambio_menu, now);
 8001d0e:	68b9      	ldr	r1, [r7, #8]
 8001d10:	480d      	ldr	r0, [pc, #52]	@ (8001d48 <main+0x1d0>)
 8001d12:	f7ff f90f 	bl	8000f34 <Boton_Update>
 8001d16:	4603      	mov	r3, r0
 8001d18:	71fb      	strb	r3, [r7, #7]
   	BtnEvent evS = Boton_Update(&b_seleccion_menu,  now);
 8001d1a:	68b9      	ldr	r1, [r7, #8]
 8001d1c:	480b      	ldr	r0, [pc, #44]	@ (8001d4c <main+0x1d4>)
 8001d1e:	f7ff f909 	bl	8000f34 <Boton_Update>
 8001d22:	4603      	mov	r3, r0
 8001d24:	71bb      	strb	r3, [r7, #6]

   	//actualizamos menu
   	Menus_Task(evM, evS, now);
 8001d26:	79b9      	ldrb	r1, [r7, #6]
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 fe7d 	bl	8002a2c <Menus_Task>

   	//actualizamos LCD para mostrar cambios
   	LCD_Task();
 8001d32:	f7ff fc37 	bl	80015a4 <LCD_Task>
  {
 8001d36:	e79f      	b.n	8001c78 <main+0x100>
 8001d38:	200000bc 	.word	0x200000bc
 8001d3c:	20000104 	.word	0x20000104
 8001d40:	2000024c 	.word	0x2000024c
 8001d44:	40020800 	.word	0x40020800
 8001d48:	200002a0 	.word	0x200002a0
 8001d4c:	200002bc 	.word	0x200002bc
 8001d50:	40020000 	.word	0x40020000
 8001d54:	200002d8 	.word	0x200002d8
 8001d58:	200002f4 	.word	0x200002f4
 8001d5c:	20000310 	.word	0x20000310
 8001d60:	2000029e 	.word	0x2000029e
 8001d64:	2000029a 	.word	0x2000029a
 8001d68:	00100101 	.word	0x00100101
 8001d6c:	20000296 	.word	0x20000296
 8001d70:	2000029f 	.word	0x2000029f
 8001d74:	2000029c 	.word	0x2000029c
 8001d78:	20000298 	.word	0x20000298
 8001d7c:	2000032c 	.word	0x2000032c

08001d80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b094      	sub	sp, #80	@ 0x50
 8001d84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d86:	f107 0320 	add.w	r3, r7, #32
 8001d8a:	2230      	movs	r2, #48	@ 0x30
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f004 fcac 	bl	80066ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d94:	f107 030c 	add.w	r3, r7, #12
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <SystemClock_Config+0xcc>)
 8001daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dac:	4a27      	ldr	r2, [pc, #156]	@ (8001e4c <SystemClock_Config+0xcc>)
 8001dae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db4:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <SystemClock_Config+0xcc>)
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]
 8001dc4:	4b22      	ldr	r3, [pc, #136]	@ (8001e50 <SystemClock_Config+0xd0>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a21      	ldr	r2, [pc, #132]	@ (8001e50 <SystemClock_Config+0xd0>)
 8001dca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e50 <SystemClock_Config+0xd0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001de0:	2301      	movs	r3, #1
 8001de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001de4:	2310      	movs	r3, #16
 8001de6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001de8:	2302      	movs	r3, #2
 8001dea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001df0:	2308      	movs	r3, #8
 8001df2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001df4:	2332      	movs	r3, #50	@ 0x32
 8001df6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001dfc:	2307      	movs	r3, #7
 8001dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e00:	f107 0320 	add.w	r3, r7, #32
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 fe2f 	bl	8004a68 <HAL_RCC_OscConfig>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e10:	f000 fa9a 	bl	8002348 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e14:	230f      	movs	r3, #15
 8001e16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e20:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e2c:	f107 030c 	add.w	r3, r7, #12
 8001e30:	2101      	movs	r1, #1
 8001e32:	4618      	mov	r0, r3
 8001e34:	f003 f890 	bl	8004f58 <HAL_RCC_ClockConfig>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e3e:	f000 fa83 	bl	8002348 <Error_Handler>
  }
}
 8001e42:	bf00      	nop
 8001e44:	3750      	adds	r7, #80	@ 0x50
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40007000 	.word	0x40007000

08001e54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e66:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e68:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <MX_ADC1_Init+0x9c>)
 8001e6a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e6e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e74:	4b1d      	ldr	r3, [pc, #116]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e7c:	2204      	movs	r2, #4
 8001e7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e8e:	4b17      	ldr	r3, [pc, #92]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e94:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e96:	4a17      	ldr	r2, [pc, #92]	@ (8001ef4 <MX_ADC1_Init+0xa0>)
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e9a:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ea0:	4b12      	ldr	r3, [pc, #72]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ea6:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001eae:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001eb4:	480d      	ldr	r0, [pc, #52]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001eb6:	f001 f9dd 	bl	8003274 <HAL_ADC_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001ec0:	f000 fa42 	bl	8002348 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001ecc:	2304      	movs	r3, #4
 8001ece:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <MX_ADC1_Init+0x98>)
 8001ed6:	f001 fc21 	bl	800371c <HAL_ADC_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ee0:	f000 fa32 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	200000bc 	.word	0x200000bc
 8001ef0:	40012000 	.word	0x40012000
 8001ef4:	0f000001 	.word	0x0f000001

08001ef8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001efe:	463b      	mov	r3, r7
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001f0a:	4b21      	ldr	r3, [pc, #132]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f0c:	4a21      	ldr	r2, [pc, #132]	@ (8001f94 <MX_ADC2_Init+0x9c>)
 8001f0e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f10:	4b1f      	ldr	r3, [pc, #124]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f12:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f16:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f18:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f20:	2204      	movs	r2, #4
 8001f22:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f24:	4b1a      	ldr	r3, [pc, #104]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f2a:	4b19      	ldr	r3, [pc, #100]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f32:	4b17      	ldr	r3, [pc, #92]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f38:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f3a:	4a17      	ldr	r2, [pc, #92]	@ (8001f98 <MX_ADC2_Init+0xa0>)
 8001f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f3e:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f52:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f58:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f5a:	f001 f98b 	bl	8003274 <HAL_ADC_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001f64:	f000 f9f0 	bl	8002348 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001f70:	2304      	movs	r3, #4
 8001f72:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f74:	463b      	mov	r3, r7
 8001f76:	4619      	mov	r1, r3
 8001f78:	4805      	ldr	r0, [pc, #20]	@ (8001f90 <MX_ADC2_Init+0x98>)
 8001f7a:	f001 fbcf 	bl	800371c <HAL_ADC_ConfigChannel>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001f84:	f000 f9e0 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000104 	.word	0x20000104
 8001f94:	40012100 	.word	0x40012100
 8001f98:	0f000001 	.word	0x0f000001

08001f9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fa0:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fa2:	4a13      	ldr	r2, [pc, #76]	@ (8001ff0 <MX_I2C1_Init+0x54>)
 8001fa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001fa6:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fa8:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <MX_I2C1_Init+0x58>)
 8001faa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fac:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001fbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fcc:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fd8:	4804      	ldr	r0, [pc, #16]	@ (8001fec <MX_I2C1_Init+0x50>)
 8001fda:	f002 f8a7 	bl	800412c <HAL_I2C_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fe4:	f000 f9b0 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	2000014c 	.word	0x2000014c
 8001ff0:	40005400 	.word	0x40005400
 8001ff4:	000186a0 	.word	0x000186a0

08001ff8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001ffc:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <MX_I2C2_Init+0x50>)
 8001ffe:	4a13      	ldr	r2, [pc, #76]	@ (800204c <MX_I2C2_Init+0x54>)
 8002000:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002004:	4a12      	ldr	r2, [pc, #72]	@ (8002050 <MX_I2C2_Init+0x58>)
 8002006:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002008:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <MX_I2C2_Init+0x50>)
 800200a:	2200      	movs	r2, #0
 800200c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800200e:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002010:	2200      	movs	r2, #0
 8002012:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002014:	4b0c      	ldr	r3, [pc, #48]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002016:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800201a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800201c:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <MX_I2C2_Init+0x50>)
 800201e:	2200      	movs	r2, #0
 8002020:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002028:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <MX_I2C2_Init+0x50>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002030:	2200      	movs	r2, #0
 8002032:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002034:	4804      	ldr	r0, [pc, #16]	@ (8002048 <MX_I2C2_Init+0x50>)
 8002036:	f002 f879 	bl	800412c <HAL_I2C_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002040:	f000 f982 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	200001a0 	.word	0x200001a0
 800204c:	40005800 	.word	0x40005800
 8002050:	000186a0 	.word	0x000186a0

08002054 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002058:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <MX_SPI2_Init+0x64>)
 800205a:	4a18      	ldr	r2, [pc, #96]	@ (80020bc <MX_SPI2_Init+0x68>)
 800205c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800205e:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002060:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002064:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002066:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800206c:	4b12      	ldr	r3, [pc, #72]	@ (80020b8 <MX_SPI2_Init+0x64>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002072:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <MX_SPI2_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002084:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002086:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002088:	2200      	movs	r2, #0
 800208a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800208c:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <MX_SPI2_Init+0x64>)
 800208e:	2200      	movs	r2, #0
 8002090:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <MX_SPI2_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002098:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <MX_SPI2_Init+0x64>)
 800209a:	2200      	movs	r2, #0
 800209c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_SPI2_Init+0x64>)
 80020a0:	220a      	movs	r2, #10
 80020a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020a4:	4804      	ldr	r0, [pc, #16]	@ (80020b8 <MX_SPI2_Init+0x64>)
 80020a6:	f003 f963 	bl	8005370 <HAL_SPI_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80020b0:	f000 f94a 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	200001f4 	.word	0x200001f4
 80020bc:	40003800 	.word	0x40003800

080020c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b096      	sub	sp, #88	@ 0x58
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020c6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
 80020ec:	611a      	str	r2, [r3, #16]
 80020ee:	615a      	str	r2, [r3, #20]
 80020f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	2220      	movs	r2, #32
 80020f6:	2100      	movs	r1, #0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 faf7 	bl	80066ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002100:	4a4a      	ldr	r2, [pc, #296]	@ (800222c <MX_TIM1_Init+0x16c>)
 8002102:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002104:	4b48      	ldr	r3, [pc, #288]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002106:	2218      	movs	r2, #24
 8002108:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210a:	4b47      	ldr	r3, [pc, #284]	@ (8002228 <MX_TIM1_Init+0x168>)
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002110:	4b45      	ldr	r3, [pc, #276]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002112:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002116:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002118:	4b43      	ldr	r3, [pc, #268]	@ (8002228 <MX_TIM1_Init+0x168>)
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800211e:	4b42      	ldr	r3, [pc, #264]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002120:	2200      	movs	r2, #0
 8002122:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002124:	4b40      	ldr	r3, [pc, #256]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002126:	2200      	movs	r2, #0
 8002128:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800212a:	483f      	ldr	r0, [pc, #252]	@ (8002228 <MX_TIM1_Init+0x168>)
 800212c:	f003 fbca 	bl	80058c4 <HAL_TIM_Base_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002136:	f000 f907 	bl	8002348 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800213a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800213e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002140:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002144:	4619      	mov	r1, r3
 8002146:	4838      	ldr	r0, [pc, #224]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002148:	f003 fdee 	bl	8005d28 <HAL_TIM_ConfigClockSource>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002152:	f000 f8f9 	bl	8002348 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002156:	4834      	ldr	r0, [pc, #208]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002158:	f003 fc03 	bl	8005962 <HAL_TIM_PWM_Init>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002162:	f000 f8f1 	bl	8002348 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216a:	2300      	movs	r3, #0
 800216c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800216e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002172:	4619      	mov	r1, r3
 8002174:	482c      	ldr	r0, [pc, #176]	@ (8002228 <MX_TIM1_Init+0x168>)
 8002176:	f004 f9b5 	bl	80064e4 <HAL_TIMEx_MasterConfigSynchronization>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002180:	f000 f8e2 	bl	8002348 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002184:	2360      	movs	r3, #96	@ 0x60
 8002186:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800218c:	2300      	movs	r3, #0
 800218e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002190:	2300      	movs	r3, #0
 8002192:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002194:	2300      	movs	r3, #0
 8002196:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002198:	2300      	movs	r3, #0
 800219a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800219c:	2300      	movs	r3, #0
 800219e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021a4:	2200      	movs	r2, #0
 80021a6:	4619      	mov	r1, r3
 80021a8:	481f      	ldr	r0, [pc, #124]	@ (8002228 <MX_TIM1_Init+0x168>)
 80021aa:	f003 fcfb 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80021b4:	f000 f8c8 	bl	8002348 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021bc:	2204      	movs	r2, #4
 80021be:	4619      	mov	r1, r3
 80021c0:	4819      	ldr	r0, [pc, #100]	@ (8002228 <MX_TIM1_Init+0x168>)
 80021c2:	f003 fcef 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80021cc:	f000 f8bc 	bl	8002348 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d4:	2208      	movs	r2, #8
 80021d6:	4619      	mov	r1, r3
 80021d8:	4813      	ldr	r0, [pc, #76]	@ (8002228 <MX_TIM1_Init+0x168>)
 80021da:	f003 fce3 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80021e4:	f000 f8b0 	bl	8002348 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021e8:	2300      	movs	r3, #0
 80021ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002200:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	4619      	mov	r1, r3
 800220a:	4807      	ldr	r0, [pc, #28]	@ (8002228 <MX_TIM1_Init+0x168>)
 800220c:	f004 f9e6 	bl	80065dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8002216:	f000 f897 	bl	8002348 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800221a:	4803      	ldr	r0, [pc, #12]	@ (8002228 <MX_TIM1_Init+0x168>)
 800221c:	f000 feb8 	bl	8002f90 <HAL_TIM_MspPostInit>

}
 8002220:	bf00      	nop
 8002222:	3758      	adds	r7, #88	@ 0x58
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	2000024c 	.word	0x2000024c
 800222c:	40010000 	.word	0x40010000

08002230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	4b3b      	ldr	r3, [pc, #236]	@ (8002338 <MX_GPIO_Init+0x108>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a3a      	ldr	r2, [pc, #232]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b38      	ldr	r3, [pc, #224]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b34      	ldr	r3, [pc, #208]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a33      	ldr	r2, [pc, #204]	@ (8002338 <MX_GPIO_Init+0x108>)
 800226c:	f043 0310 	orr.w	r3, r3, #16
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b31      	ldr	r3, [pc, #196]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	4b2d      	ldr	r3, [pc, #180]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	4a2c      	ldr	r2, [pc, #176]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002288:	f043 0302 	orr.w	r3, r3, #2
 800228c:	6313      	str	r3, [r2, #48]	@ 0x30
 800228e:	4b2a      	ldr	r3, [pc, #168]	@ (8002338 <MX_GPIO_Init+0x108>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	607b      	str	r3, [r7, #4]
 800229e:	4b26      	ldr	r3, [pc, #152]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a25      	ldr	r2, [pc, #148]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022a4:	f043 0308 	orr.w	r3, r3, #8
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b23      	ldr	r3, [pc, #140]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	603b      	str	r3, [r7, #0]
 80022ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a1e      	ldr	r2, [pc, #120]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002338 <MX_GPIO_Init+0x108>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	603b      	str	r3, [r7, #0]
 80022d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RST_PANTALLA_Pin|DC_PANTALLA_Pin|CS_PANTALLA_Pin|Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 80022d2:	2200      	movs	r2, #0
 80022d4:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 80022d8:	4818      	ldr	r0, [pc, #96]	@ (800233c <MX_GPIO_Init+0x10c>)
 80022da:	f001 ff0d 	bl	80040f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_PANTALLA_Pin DC_PANTALLA_Pin CS_PANTALLA_Pin Lidar_xshutdown_Pin */
  GPIO_InitStruct.Pin = RST_PANTALLA_Pin|DC_PANTALLA_Pin|CS_PANTALLA_Pin|Lidar_xshutdown_Pin;
 80022de:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 80022e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	4619      	mov	r1, r3
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <MX_GPIO_Init+0x10c>)
 80022f8:	f001 fd4a 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_RESET_Pin Btn_1_Pin Btn_2_Pin */
  GPIO_InitStruct.Pin = Btn_RESET_Pin|Btn_1_Pin|Btn_2_Pin;
 80022fc:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002302:	2300      	movs	r3, #0
 8002304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002306:	2301      	movs	r3, #1
 8002308:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	480b      	ldr	r0, [pc, #44]	@ (8002340 <MX_GPIO_Init+0x110>)
 8002312:	f001 fd3d 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_3_Pin Btn_4_Pin */
  GPIO_InitStruct.Pin = Btn_3_Pin|Btn_4_Pin;
 8002316:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800231a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002320:	2301      	movs	r3, #1
 8002322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	4619      	mov	r1, r3
 800232a:	4806      	ldr	r0, [pc, #24]	@ (8002344 <MX_GPIO_Init+0x114>)
 800232c:	f001 fd30 	bl	8003d90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002330:	bf00      	nop
 8002332:	3728      	adds	r7, #40	@ 0x28
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40023800 	.word	0x40023800
 800233c:	40020c00 	.word	0x40020c00
 8002340:	40020800 	.word	0x40020800
 8002344:	40020000 	.word	0x40020000

08002348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800234c:	b672      	cpsid	i
}
 800234e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <Error_Handler+0x8>

08002354 <mapa_limites>:
#include <stdlib.h>
#include <math.h>


static bool mapa_limites(int x, int y)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
    return (x >= 0 && y >= 0 && x < (int)TAM_PANT_W && y < (int)TAM_PANT_H);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	db0b      	blt.n	800237c <mapa_limites+0x28>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	db08      	blt.n	800237c <mapa_limites+0x28>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002370:	da04      	bge.n	800237c <mapa_limites+0x28>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2bef      	cmp	r3, #239	@ 0xef
 8002376:	dc01      	bgt.n	800237c <mapa_limites+0x28>
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <mapa_limites+0x2a>
 800237c:	2300      	movs	r3, #0
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	b2db      	uxtb	r3, r3
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <mapa_init>:


void mapa_init(void){
 8002390:	b580      	push	{r7, lr}
 8002392:	b08c      	sub	sp, #48	@ 0x30
 8002394:	af02      	add	r7, sp, #8
	ILI9341_Init();
 8002396:	f7fe fe26 	bl	8000fe6 <ILI9341_Init>
	mapa_rectangulo(40, 0, TAM_PANT_W-80, TAM_PANT_H, FONDO); //cuadrado
 800239a:	f644 2364 	movw	r3, #19044	@ 0x4a64
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	23f0      	movs	r3, #240	@ 0xf0
 80023a2:	22f0      	movs	r2, #240	@ 0xf0
 80023a4:	2100      	movs	r1, #0
 80023a6:	2028      	movs	r0, #40	@ 0x28
 80023a8:	f000 f832 	bl	8002410 <mapa_rectangulo>

	    mapa_dibuja_cuz(TAM_PANT_W / 2, TAM_PANT_H / 2, true);//habra simbolo para radar
 80023ac:	2201      	movs	r2, #1
 80023ae:	2178      	movs	r1, #120	@ 0x78
 80023b0:	20a0      	movs	r0, #160	@ 0xa0
 80023b2:	f000 f8fb 	bl	80025ac <mapa_dibuja_cuz>
		//codigo de prueba

	    Posicion p1;
		Posicion p2;
		Posicion p3;
	    p1.angulo=90.0f;
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <mapa_init+0x6c>)
 80023b8:	623b      	str	r3, [r7, #32]
	    p2.angulo=0.0f;
 80023ba:	f04f 0300 	mov.w	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
	    p3.angulo=270.0f;
 80023c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <mapa_init+0x70>)
 80023c2:	60bb      	str	r3, [r7, #8]
	    p1.distancia=20.0f;
 80023c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <mapa_init+0x74>)
 80023c6:	61fb      	str	r3, [r7, #28]
	    p2.distancia=1500.0f;
 80023c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <mapa_init+0x78>)
 80023ca:	613b      	str	r3, [r7, #16]
	    p3.distancia=1400.0f;
 80023cc:	4b0f      	ldr	r3, [pc, #60]	@ (800240c <mapa_init+0x7c>)
 80023ce:	607b      	str	r3, [r7, #4]

	    mapa_dibuja_cuz_g(&p1);
 80023d0:	f107 031c 	add.w	r3, r7, #28
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 f8cf 	bl	8002578 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p2);
 80023da:	f107 0310 	add.w	r3, r7, #16
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f8ca 	bl	8002578 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p3);
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 f8c6 	bl	8002578 <mapa_dibuja_cuz_g>
	    mapa_borra_cuz(&p3);
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f952 	bl	8002698 <mapa_borra_cuz>

}
 80023f4:	bf00      	nop
 80023f6:	3728      	adds	r7, #40	@ 0x28
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	42b40000 	.word	0x42b40000
 8002400:	43870000 	.word	0x43870000
 8002404:	41a00000 	.word	0x41a00000
 8002408:	44bb8000 	.word	0x44bb8000
 800240c:	44af0000 	.word	0x44af0000

08002410 <mapa_rectangulo>:

void mapa_rectangulo(int x, int y, int w, int h, uint16_t color){
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
 800241c:	603b      	str	r3, [r7, #0]

	//respeto de margenes
	if (w == 0 || h == 0) return;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d03f      	beq.n	80024a4 <mapa_rectangulo+0x94>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d03c      	beq.n	80024a4 <mapa_rectangulo+0x94>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002430:	da3a      	bge.n	80024a8 <mapa_rectangulo+0x98>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2bef      	cmp	r3, #239	@ 0xef
 8002436:	dc37      	bgt.n	80024a8 <mapa_rectangulo+0x98>
	if (x + w > TAM_PANT_W) w = TAM_PANT_W - x;
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002442:	dd03      	ble.n	800244c <mapa_rectangulo+0x3c>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800244a:	607b      	str	r3, [r7, #4]
	if (y + h > TAM_PANT_H) h = TAM_PANT_H - y;
 800244c:	68ba      	ldr	r2, [r7, #8]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	4413      	add	r3, r2
 8002452:	2bf0      	cmp	r3, #240	@ 0xf0
 8002454:	dd03      	ble.n	800245e <mapa_rectangulo+0x4e>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800245c:	603b      	str	r3, [r7, #0]


	for (uint16_t yy = 0; yy < h; yy++) {
 800245e:	2300      	movs	r3, #0
 8002460:	82fb      	strh	r3, [r7, #22]
 8002462:	e01a      	b.n	800249a <mapa_rectangulo+0x8a>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002464:	2300      	movs	r3, #0
 8002466:	82bb      	strh	r3, [r7, #20]
 8002468:	e010      	b.n	800248c <mapa_rectangulo+0x7c>
	            ILI9341_WritePixel(x + xx, y + yy, color);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	b29a      	uxth	r2, r3
 800246e:	8abb      	ldrh	r3, [r7, #20]
 8002470:	4413      	add	r3, r2
 8002472:	b298      	uxth	r0, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	b29a      	uxth	r2, r3
 8002478:	8afb      	ldrh	r3, [r7, #22]
 800247a:	4413      	add	r3, r2
 800247c:	b29b      	uxth	r3, r3
 800247e:	8c3a      	ldrh	r2, [r7, #32]
 8002480:	4619      	mov	r1, r3
 8002482:	f7fe ff01 	bl	8001288 <ILI9341_WritePixel>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002486:	8abb      	ldrh	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	82bb      	strh	r3, [r7, #20]
 800248c:	8abb      	ldrh	r3, [r7, #20]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	429a      	cmp	r2, r3
 8002492:	dcea      	bgt.n	800246a <mapa_rectangulo+0x5a>
	for (uint16_t yy = 0; yy < h; yy++) {
 8002494:	8afb      	ldrh	r3, [r7, #22]
 8002496:	3301      	adds	r3, #1
 8002498:	82fb      	strh	r3, [r7, #22]
 800249a:	8afb      	ldrh	r3, [r7, #22]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	dce0      	bgt.n	8002464 <mapa_rectangulo+0x54>
 80024a2:	e002      	b.n	80024aa <mapa_rectangulo+0x9a>
	if (w == 0 || h == 0) return;
 80024a4:	bf00      	nop
 80024a6:	e000      	b.n	80024aa <mapa_rectangulo+0x9a>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 80024a8:	bf00      	nop
	        }
	    }
}
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <mapa_dibuja_linea>:

void mapa_dibuja_linea(int x0, int y0, int x1, int y1, uint16_t color){
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	@ 0x28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
 80024bc:	603b      	str	r3, [r7, #0]

	//SE UTILIZA ALGORITMO DE BRESENHAM
	int dx=	abs(x1 - x0);;
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bfb8      	it	lt
 80024c8:	425b      	neglt	r3, r3
 80024ca:	61bb      	str	r3, [r7, #24]
	int dy=	abs(y1 - y0);;
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bfb8      	it	lt
 80024d6:	425b      	neglt	r3, r3
 80024d8:	617b      	str	r3, [r7, #20]
	int sx=1;
 80024da:	2301      	movs	r3, #1
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
	int sy=1;
 80024de:	2301      	movs	r3, #1
 80024e0:	623b      	str	r3, [r7, #32]

	if (x0 > x1) sx = -1;
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	dd02      	ble.n	80024f0 <mapa_dibuja_linea+0x40>
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
	if (y0 > y1) sy = -1;
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	dd02      	ble.n	80024fe <mapa_dibuja_linea+0x4e>
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	623b      	str	r3, [r7, #32]

	int err = dx - dy;
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	61fb      	str	r3, [r7, #28]

    while (1) {
        if (mapa_limites(x0, y0)) {
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7ff ff23 	bl	8002354 <mapa_limites>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d007      	beq.n	8002524 <mapa_dibuja_linea+0x74>
            ILI9341_WritePixel((int)x0, (int)y0, color);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	b29b      	uxth	r3, r3
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	b291      	uxth	r1, r2
 800251c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe feb2 	bl	8001288 <ILI9341_WritePixel>
        }
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	429a      	cmp	r2, r3
 800252a:	d103      	bne.n	8002534 <mapa_dibuja_linea+0x84>
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	d01c      	beq.n	800256e <mapa_dibuja_linea+0xbe>

        int e2 = 2 * err;
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) {
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	425b      	negs	r3, r3
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	429a      	cmp	r2, r3
 8002542:	dd07      	ble.n	8002554 <mapa_dibuja_linea+0xa4>
        	err -= dy;
 8002544:	69fa      	ldr	r2, [r7, #28]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	61fb      	str	r3, [r7, #28]
        	x0 += sx;
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	4413      	add	r3, r2
 8002552:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx) {
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	429a      	cmp	r2, r3
 800255a:	dad4      	bge.n	8002506 <mapa_dibuja_linea+0x56>
        	err += dx;
 800255c:	69fa      	ldr	r2, [r7, #28]
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	4413      	add	r3, r2
 8002562:	61fb      	str	r3, [r7, #28]
        	y0 += sy;
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	6a3b      	ldr	r3, [r7, #32]
 8002568:	4413      	add	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
    while (1) {
 800256c:	e7cb      	b.n	8002506 <mapa_dibuja_linea+0x56>
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 800256e:	bf00      	nop
        }
    }
}
 8002570:	bf00      	nop
 8002572:	3728      	adds	r7, #40	@ 0x28
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <mapa_dibuja_cuz_g>:



void mapa_dibuja_cuz_g(Posicion *pos){
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8002580:	f107 0308 	add.w	r3, r7, #8
 8002584:	4619      	mov	r1, r3
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f8a2 	bl	80026d0 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	617b      	str	r3, [r7, #20]
	int y=coordenadas[1];
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	613b      	str	r3, [r7, #16]
	mapa_dibuja_cuz(x, y, pos->marcado);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7a1b      	ldrb	r3, [r3, #8]
 8002598:	461a      	mov	r2, r3
 800259a:	6939      	ldr	r1, [r7, #16]
 800259c:	6978      	ldr	r0, [r7, #20]
 800259e:	f000 f805 	bl	80025ac <mapa_dibuja_cuz>
}
 80025a2:	bf00      	nop
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <mapa_dibuja_cuz>:


void mapa_dibuja_cuz(int x, int y, uint8_t marcado){
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b089      	sub	sp, #36	@ 0x24
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	4613      	mov	r3, r2
 80025b8:	71fb      	strb	r3, [r7, #7]
	uint16_t color;
	switch (marcado) {
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	2b03      	cmp	r3, #3
 80025be:	d818      	bhi.n	80025f2 <mapa_dibuja_cuz+0x46>
 80025c0:	a201      	add	r2, pc, #4	@ (adr r2, 80025c8 <mapa_dibuja_cuz+0x1c>)
 80025c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c6:	bf00      	nop
 80025c8:	080025d9 	.word	0x080025d9
 80025cc:	080025df 	.word	0x080025df
 80025d0:	080025e7 	.word	0x080025e7
 80025d4:	080025ed 	.word	0x080025ed
		case 0: //objetivo normal
			color=NEGRO;
 80025d8:	2300      	movs	r3, #0
 80025da:	82fb      	strh	r3, [r7, #22]
			break;
 80025dc:	e009      	b.n	80025f2 <mapa_dibuja_cuz+0x46>
		case 1: //objetivo marcado por la torreta
			color=ROJO;
 80025de:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80025e2:	82fb      	strh	r3, [r7, #22]
			break;
 80025e4:	e005      	b.n	80025f2 <mapa_dibuja_cuz+0x46>
		case 2: //objetivo abatido
			color=GRIS;
 80025e6:	f248 4310 	movw	r3, #33808	@ 0x8410
 80025ea:	82fb      	strh	r3, [r7, #22]
		case 3: //borrado
			color=FONDO;
 80025ec:	f644 2364 	movw	r3, #19044	@ 0x4a64
 80025f0:	82fb      	strh	r3, [r7, #22]
	}

	mapa_dibuja_linea(x-4, y-4, x+4, y+4, color);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	1f18      	subs	r0, r3, #4
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	1f19      	subs	r1, r3, #4
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1d1a      	adds	r2, r3, #4
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	1d1c      	adds	r4, r3, #4
 8002602:	8afb      	ldrh	r3, [r7, #22]
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	4623      	mov	r3, r4
 8002608:	f7ff ff52 	bl	80024b0 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y-4, x+5, y+4, color);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	1ed8      	subs	r0, r3, #3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	1f19      	subs	r1, r3, #4
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1d5a      	adds	r2, r3, #5
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	1d1c      	adds	r4, r3, #4
 800261c:	8afb      	ldrh	r3, [r7, #22]
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	4623      	mov	r3, r4
 8002622:	f7ff ff45 	bl	80024b0 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y-4, x+3, y+4, color);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1f58      	subs	r0, r3, #5
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	1f19      	subs	r1, r3, #4
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1cda      	adds	r2, r3, #3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	1d1c      	adds	r4, r3, #4
 8002636:	8afb      	ldrh	r3, [r7, #22]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	4623      	mov	r3, r4
 800263c:	f7ff ff38 	bl	80024b0 <mapa_dibuja_linea>

	mapa_dibuja_linea(x-4, y+4, x+4, y-4, color);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1f18      	subs	r0, r3, #4
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	1d19      	adds	r1, r3, #4
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1d1a      	adds	r2, r3, #4
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	1f1c      	subs	r4, r3, #4
 8002650:	8afb      	ldrh	r3, [r7, #22]
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	4623      	mov	r3, r4
 8002656:	f7ff ff2b 	bl	80024b0 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y+4, x+5, y-4, color);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	1ed8      	subs	r0, r3, #3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	1d19      	adds	r1, r3, #4
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	1d5a      	adds	r2, r3, #5
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	1f1c      	subs	r4, r3, #4
 800266a:	8afb      	ldrh	r3, [r7, #22]
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	4623      	mov	r3, r4
 8002670:	f7ff ff1e 	bl	80024b0 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y+4, x+3, y-4, color);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1f58      	subs	r0, r3, #5
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	1d19      	adds	r1, r3, #4
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1cda      	adds	r2, r3, #3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	1f1c      	subs	r4, r3, #4
 8002684:	8afb      	ldrh	r3, [r7, #22]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	4623      	mov	r3, r4
 800268a:	f7ff ff11 	bl	80024b0 <mapa_dibuja_linea>

}
 800268e:	bf00      	nop
 8002690:	371c      	adds	r7, #28
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}
 8002696:	bf00      	nop

08002698 <mapa_borra_cuz>:

void mapa_borra_cuz(Posicion *pos){
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	//pinta una cruz del color del fondo encima
	uint8_t i = 3; //indicador de que tiene que ser el color fondo
 80026a0:	2303      	movs	r3, #3
 80026a2:	77fb      	strb	r3, [r7, #31]

	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 80026a4:	f107 030c 	add.w	r3, r7, #12
 80026a8:	4619      	mov	r1, r3
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f810 	bl	80026d0 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	61bb      	str	r3, [r7, #24]
	int y=coordenadas[1];
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	617b      	str	r3, [r7, #20]

	mapa_dibuja_cuz(x, y, i);
 80026b8:	7ffb      	ldrb	r3, [r7, #31]
 80026ba:	461a      	mov	r2, r3
 80026bc:	6979      	ldr	r1, [r7, #20]
 80026be:	69b8      	ldr	r0, [r7, #24]
 80026c0:	f7ff ff74 	bl	80025ac <mapa_dibuja_cuz>
}
 80026c4:	bf00      	nop
 80026c6:	3720      	adds	r7, #32
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	0000      	movs	r0, r0
	...

080026d0 <mapa_pasar_coordenadas>:


//recibe posicion y devuelve puntero a un array de coordenas
void mapa_pasar_coordenadas(Posicion *pos, int coordenadas[2]){
 80026d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026d4:	b086      	sub	sp, #24
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	6039      	str	r1, [r7, #0]
	//el centro de la pantalla
	int x0 = 40 + (int)(TAM_PANT_W - 80) / 2;
 80026dc:	23a0      	movs	r3, #160	@ 0xa0
 80026de:	617b      	str	r3, [r7, #20]
	int y0 = (int)TAM_PANT_H / 2;
 80026e0:	2378      	movs	r3, #120	@ 0x78
 80026e2:	613b      	str	r3, [r7, #16]

	//MAXIMA DISTANCIA DE DETECCION 1500, MAXIMOS PIXELES 240 (el radar esta en el centro 120), se hace conversion de distancia
	float d=pos->distancia;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	60fb      	str	r3, [r7, #12]
	d=(d*(TAM_PANT_H-10)/2)/DISTANCIA_DE_DETECCION;
 80026ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80026ee:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80027f0 <mapa_pasar_coordenadas+0x120>
 80026f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026f6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80026fa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80027f4 <mapa_pasar_coordenadas+0x124>
 8002702:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002706:	edc7 7a03 	vstr	s15, [r7, #12]

	coordenadas[0]=x0+(d)*cos((pos->angulo)* (M_PI / 180.0)); //x
 800270a:	6978      	ldr	r0, [r7, #20]
 800270c:	f7fd ff02 	bl	8000514 <__aeabi_i2d>
 8002710:	4604      	mov	r4, r0
 8002712:	460d      	mov	r5, r1
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f7fd ff0f 	bl	8000538 <__aeabi_f2d>
 800271a:	4680      	mov	r8, r0
 800271c:	4689      	mov	r9, r1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	4618      	mov	r0, r3
 8002724:	f7fd ff08 	bl	8000538 <__aeabi_f2d>
 8002728:	a32f      	add	r3, pc, #188	@ (adr r3, 80027e8 <mapa_pasar_coordenadas+0x118>)
 800272a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272e:	f7fd ff5b 	bl	80005e8 <__aeabi_dmul>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	ec43 2b17 	vmov	d7, r2, r3
 800273a:	eeb0 0a47 	vmov.f32	s0, s14
 800273e:	eef0 0a67 	vmov.f32	s1, s15
 8002742:	f004 fc65 	bl	8007010 <cos>
 8002746:	ec53 2b10 	vmov	r2, r3, d0
 800274a:	4640      	mov	r0, r8
 800274c:	4649      	mov	r1, r9
 800274e:	f7fd ff4b 	bl	80005e8 <__aeabi_dmul>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4620      	mov	r0, r4
 8002758:	4629      	mov	r1, r5
 800275a:	f7fd fd8f 	bl	800027c <__adddf3>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f7fe f9d9 	bl	8000b1c <__aeabi_d2iz>
 800276a:	4602      	mov	r2, r0
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	601a      	str	r2, [r3, #0]
	coordenadas[1]=y0-(d)*sin((pos->angulo)* (M_PI / 180.0)); //y
 8002770:	6938      	ldr	r0, [r7, #16]
 8002772:	f7fd fecf 	bl	8000514 <__aeabi_i2d>
 8002776:	4604      	mov	r4, r0
 8002778:	460d      	mov	r5, r1
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f7fd fedc 	bl	8000538 <__aeabi_f2d>
 8002780:	4680      	mov	r8, r0
 8002782:	4689      	mov	r9, r1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4618      	mov	r0, r3
 800278a:	f7fd fed5 	bl	8000538 <__aeabi_f2d>
 800278e:	a316      	add	r3, pc, #88	@ (adr r3, 80027e8 <mapa_pasar_coordenadas+0x118>)
 8002790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002794:	f7fd ff28 	bl	80005e8 <__aeabi_dmul>
 8002798:	4602      	mov	r2, r0
 800279a:	460b      	mov	r3, r1
 800279c:	ec43 2b17 	vmov	d7, r2, r3
 80027a0:	eeb0 0a47 	vmov.f32	s0, s14
 80027a4:	eef0 0a67 	vmov.f32	s1, s15
 80027a8:	f004 fc86 	bl	80070b8 <sin>
 80027ac:	ec53 2b10 	vmov	r2, r3, d0
 80027b0:	4640      	mov	r0, r8
 80027b2:	4649      	mov	r1, r9
 80027b4:	f7fd ff18 	bl	80005e8 <__aeabi_dmul>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	4620      	mov	r0, r4
 80027be:	4629      	mov	r1, r5
 80027c0:	f7fd fd5a 	bl	8000278 <__aeabi_dsub>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	1d1c      	adds	r4, r3, #4
 80027d0:	f7fe f9a4 	bl	8000b1c <__aeabi_d2iz>
 80027d4:	4603      	mov	r3, r0
 80027d6:	6023      	str	r3, [r4, #0]

}
 80027d8:	bf00      	nop
 80027da:	3718      	adds	r7, #24
 80027dc:	46bd      	mov	sp, r7
 80027de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027e2:	bf00      	nop
 80027e4:	f3af 8000 	nop.w
 80027e8:	a2529d39 	.word	0xa2529d39
 80027ec:	3f91df46 	.word	0x3f91df46
 80027f0:	43660000 	.word	0x43660000
 80027f4:	44bb8000 	.word	0x44bb8000

080027f8 <mapa_dibuja>:

void mapa_dibuja(void){
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 80027fe:	2300      	movs	r3, #0
 8002800:	71fb      	strb	r3, [r7, #7]
 8002802:	e011      	b.n	8002828 <mapa_dibuja+0x30>
			if (objetivo_hueco_usado(i)) {
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	4618      	mov	r0, r3
 8002808:	f000 f9ec 	bl	8002be4 <objetivo_hueco_usado>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d007      	beq.n	8002822 <mapa_dibuja+0x2a>
				Posicion *p = objetivo(i);
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	4618      	mov	r0, r3
 8002816:	f000 f9ff 	bl	8002c18 <objetivo>
 800281a:	6038      	str	r0, [r7, #0]
			    mapa_dibuja_cuz_g(p);
 800281c:	6838      	ldr	r0, [r7, #0]
 800281e:	f7ff feab 	bl	8002578 <mapa_dibuja_cuz_g>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	3301      	adds	r3, #1
 8002826:	71fb      	strb	r3, [r7, #7]
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	2b13      	cmp	r3, #19
 800282c:	d9ea      	bls.n	8002804 <mapa_dibuja+0xc>
			}
		}
}
 800282e:	bf00      	nop
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <fire_str>:
// previews (lo que ves mientras decides)
static uint8_t m2_preview = 0; // 0=MANUAL, 1=AUTO
static uint8_t m3_preview = 0; // 0=90, 1=180, 2=MANUAL

static const char *fire_str(FireMode m)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
    return (m == FIRE_AUTO) ? "AUTO" : "MANUAL";
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <fire_str+0x14>
 8002848:	4b04      	ldr	r3, [pc, #16]	@ (800285c <fire_str+0x24>)
 800284a:	e000      	b.n	800284e <fire_str+0x16>
 800284c:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <fire_str+0x28>)
}
 800284e:	4618      	mov	r0, r3
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	0800812c 	.word	0x0800812c
 8002860:	08008134 	.word	0x08008134

08002864 <rot_str>:

static const char *rot_str(RotMode r)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
    switch (r) {
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <rot_str+0x16>
 8002874:	2b01      	cmp	r3, #1
 8002876:	d002      	beq.n	800287e <rot_str+0x1a>
 8002878:	e003      	b.n	8002882 <rot_str+0x1e>
        case ROT_90:    return "90";
 800287a:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <rot_str+0x2c>)
 800287c:	e002      	b.n	8002884 <rot_str+0x20>
        case ROT_180:    return "180";
 800287e:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <rot_str+0x30>)
 8002880:	e000      	b.n	8002884 <rot_str+0x20>
        default:         return "MANUAL";
 8002882:	4b05      	ldr	r3, [pc, #20]	@ (8002898 <rot_str+0x34>)
    }
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	0800813c 	.word	0x0800813c
 8002894:	08008140 	.word	0x08008140
 8002898:	08008134 	.word	0x08008134

0800289c <m2_preview_str>:

static const char *m2_preview_str(uint8_t pv)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
    return (pv == 1) ? "AUTO" : "MANUAL";
 80028a6:	79fb      	ldrb	r3, [r7, #7]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <m2_preview_str+0x14>
 80028ac:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <m2_preview_str+0x24>)
 80028ae:	e000      	b.n	80028b2 <m2_preview_str+0x16>
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <m2_preview_str+0x28>)
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	0800812c 	.word	0x0800812c
 80028c4:	08008134 	.word	0x08008134

080028c8 <m3_preview_str>:

static const char *m3_preview_str(uint8_t pv)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
    if (pv == 0) return "90";
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <m3_preview_str+0x14>
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <m3_preview_str+0x2c>)
 80028da:	e005      	b.n	80028e8 <m3_preview_str+0x20>
    if (pv == 1) return "180";
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d101      	bne.n	80028e6 <m3_preview_str+0x1e>
 80028e2:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <m3_preview_str+0x30>)
 80028e4:	e000      	b.n	80028e8 <m3_preview_str+0x20>
    return "MANUAL";
 80028e6:	4b05      	ldr	r3, [pc, #20]	@ (80028fc <m3_preview_str+0x34>)
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	0800813c 	.word	0x0800813c
 80028f8:	08008140 	.word	0x08008140
 80028fc:	08008134 	.word	0x08008134

08002900 <sync_previews_with_selected>:

static void sync_previews_with_selected(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
    // Al entrar a cada men, el preview empieza en lo ya seleccionado (UX ms lgica)
    m2_preview = (modo_disparo == FIRE_AUTO) ? 1u : 0u;
 8002904:	4b08      	ldr	r3, [pc, #32]	@ (8002928 <sync_previews_with_selected+0x28>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <sync_previews_with_selected+0x10>
 800290c:	2201      	movs	r2, #1
 800290e:	e000      	b.n	8002912 <sync_previews_with_selected+0x12>
 8002910:	2200      	movs	r2, #0
 8002912:	4b06      	ldr	r3, [pc, #24]	@ (800292c <sync_previews_with_selected+0x2c>)
 8002914:	701a      	strb	r2, [r3, #0]
    m3_preview = (uint8_t)modo_rotacion; // enum 0..2
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <sync_previews_with_selected+0x30>)
 8002918:	781a      	ldrb	r2, [r3, #0]
 800291a:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <sync_previews_with_selected+0x34>)
 800291c:	701a      	strb	r2, [r3, #0]
}
 800291e:	bf00      	nop
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	20000294 	.word	0x20000294
 800292c:	20000331 	.word	0x20000331
 8002930:	20000295 	.word	0x20000295
 8002934:	20000332 	.word	0x20000332

08002938 <Menus_Draw>:

static void Menus_Draw(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
    switch (menu_actual)
 800293c:	4b2c      	ldr	r3, [pc, #176]	@ (80029f0 <Menus_Draw+0xb8>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b03      	cmp	r3, #3
 8002942:	d852      	bhi.n	80029ea <Menus_Draw+0xb2>
 8002944:	a201      	add	r2, pc, #4	@ (adr r2, 800294c <Menus_Draw+0x14>)
 8002946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294a:	bf00      	nop
 800294c:	0800295d 	.word	0x0800295d
 8002950:	08002977 	.word	0x08002977
 8002954:	080029a5 	.word	0x080029a5
 8002958:	080029d3 	.word	0x080029d3
    {
        case MENU_1:
            LCD_PrintfVar(0, "NUM OBJETIV: %3u", (uint32_t)objetivo_objetivos_total);
 800295c:	4b25      	ldr	r3, [pc, #148]	@ (80029f4 <Menus_Draw+0xbc>)
 800295e:	461a      	mov	r2, r3
 8002960:	4925      	ldr	r1, [pc, #148]	@ (80029f8 <Menus_Draw+0xc0>)
 8002962:	2000      	movs	r0, #0
 8002964:	f7fe fe88 	bl	8001678 <LCD_PrintfVar>
            LCD_PrintfVar(1, "NUM ABATIDOS: %3u", (uint32_t)objetivo_abatidos_total);
 8002968:	4b24      	ldr	r3, [pc, #144]	@ (80029fc <Menus_Draw+0xc4>)
 800296a:	461a      	mov	r2, r3
 800296c:	4924      	ldr	r1, [pc, #144]	@ (8002a00 <Menus_Draw+0xc8>)
 800296e:	2001      	movs	r0, #1
 8002970:	f7fe fe82 	bl	8001678 <LCD_PrintfVar>
            break;
 8002974:	e039      	b.n	80029ea <Menus_Draw+0xb2>

        case MENU_2:
            // Arriba: seleccionado real
            LCD_PrintfStr(0, "MODO DISP:%s", fire_str(modo_disparo));
 8002976:	4b23      	ldr	r3, [pc, #140]	@ (8002a04 <Menus_Draw+0xcc>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff ff5c 	bl	8002838 <fire_str>
 8002980:	4603      	mov	r3, r0
 8002982:	461a      	mov	r2, r3
 8002984:	4920      	ldr	r1, [pc, #128]	@ (8002a08 <Menus_Draw+0xd0>)
 8002986:	2000      	movs	r0, #0
 8002988:	f7fe fe94 	bl	80016b4 <LCD_PrintfStr>
            // Abajo: preview (cambia con corto)
            LCD_PrintfStr(1, "->%s 2s=OK", m2_preview_str(m2_preview));
 800298c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a0c <Menus_Draw+0xd4>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff83 	bl	800289c <m2_preview_str>
 8002996:	4603      	mov	r3, r0
 8002998:	461a      	mov	r2, r3
 800299a:	491d      	ldr	r1, [pc, #116]	@ (8002a10 <Menus_Draw+0xd8>)
 800299c:	2001      	movs	r0, #1
 800299e:	f7fe fe89 	bl	80016b4 <LCD_PrintfStr>
            break;
 80029a2:	e022      	b.n	80029ea <Menus_Draw+0xb2>

        case MENU_3:
            // Arriba: seleccionado real
            LCD_PrintfStr(0, "ROTACION: %s", rot_str(modo_rotacion));
 80029a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a14 <Menus_Draw+0xdc>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff ff5b 	bl	8002864 <rot_str>
 80029ae:	4603      	mov	r3, r0
 80029b0:	461a      	mov	r2, r3
 80029b2:	4919      	ldr	r1, [pc, #100]	@ (8002a18 <Menus_Draw+0xe0>)
 80029b4:	2000      	movs	r0, #0
 80029b6:	f7fe fe7d 	bl	80016b4 <LCD_PrintfStr>
            // Abajo: preview (cambia con corto)
            LCD_PrintfStr(1, "->%s 2s=OK", m3_preview_str(m3_preview));
 80029ba:	4b18      	ldr	r3, [pc, #96]	@ (8002a1c <Menus_Draw+0xe4>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff82 	bl	80028c8 <m3_preview_str>
 80029c4:	4603      	mov	r3, r0
 80029c6:	461a      	mov	r2, r3
 80029c8:	4911      	ldr	r1, [pc, #68]	@ (8002a10 <Menus_Draw+0xd8>)
 80029ca:	2001      	movs	r0, #1
 80029cc:	f7fe fe72 	bl	80016b4 <LCD_PrintfStr>
            break;
 80029d0:	e00b      	b.n	80029ea <Menus_Draw+0xb2>

        case MENU_4:
            // Men 4: ngulo actual (usamos grados_rot)
            LCD_PrintfLine(0, "ANGULO ROTACION");
 80029d2:	4913      	ldr	r1, [pc, #76]	@ (8002a20 <Menus_Draw+0xe8>)
 80029d4:	2000      	movs	r0, #0
 80029d6:	f7fe fe11 	bl	80015fc <LCD_PrintfLine>
            LCD_PrintfVar (1, "GRADOS: %3u", (uint32_t)grados_rot);
 80029da:	4b12      	ldr	r3, [pc, #72]	@ (8002a24 <Menus_Draw+0xec>)
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	4911      	ldr	r1, [pc, #68]	@ (8002a28 <Menus_Draw+0xf0>)
 80029e2:	2001      	movs	r0, #1
 80029e4:	f7fe fe48 	bl	8001678 <LCD_PrintfVar>
            break;
 80029e8:	bf00      	nop
    }
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000330 	.word	0x20000330
 80029f4:	08002c5d 	.word	0x08002c5d
 80029f8:	08008144 	.word	0x08008144
 80029fc:	08002c75 	.word	0x08002c75
 8002a00:	08008158 	.word	0x08008158
 8002a04:	20000294 	.word	0x20000294
 8002a08:	0800816c 	.word	0x0800816c
 8002a0c:	20000331 	.word	0x20000331
 8002a10:	0800817c 	.word	0x0800817c
 8002a14:	20000295 	.word	0x20000295
 8002a18:	08008188 	.word	0x08008188
 8002a1c:	20000332 	.word	0x20000332
 8002a20:	08008198 	.word	0x08008198
 8002a24:	20000296 	.word	0x20000296
 8002a28:	080081a8 	.word	0x080081a8

08002a2c <Menus_Task>:
    Menus_Draw();
    LCD_Task();
}

void Menus_Task(BtnEvent evMenu, BtnEvent evSel, uint32_t now_ms)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	603a      	str	r2, [r7, #0]
 8002a36:	71fb      	strb	r3, [r7, #7]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	71bb      	strb	r3, [r7, #6]
    static uint32_t last_refresh_ms = 0;
    uint8_t redraw = 0;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]

    // PD0: cambiar men con pulsacin corta (ahora 4 mens)
    if (evMenu == BTN_EVENT_SHORT) {
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d118      	bne.n	8002a78 <Menus_Task+0x4c>
        menu_actual = (Menu)((menu_actual + 1) % 4);
 8002a46:	4b3c      	ldr	r3, [pc, #240]	@ (8002b38 <Menus_Task+0x10c>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	425a      	negs	r2, r3
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	f002 0203 	and.w	r2, r2, #3
 8002a56:	bf58      	it	pl
 8002a58:	4253      	negpl	r3, r2
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	4b36      	ldr	r3, [pc, #216]	@ (8002b38 <Menus_Task+0x10c>)
 8002a5e:	701a      	strb	r2, [r3, #0]

        // Al entrar en menu 2/3, sincroniza preview con lo seleccionado
        if (menu_actual == MENU_2 || menu_actual == MENU_3) {
 8002a60:	4b35      	ldr	r3, [pc, #212]	@ (8002b38 <Menus_Task+0x10c>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d003      	beq.n	8002a70 <Menus_Task+0x44>
 8002a68:	4b33      	ldr	r3, [pc, #204]	@ (8002b38 <Menus_Task+0x10c>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d101      	bne.n	8002a74 <Menus_Task+0x48>
            sync_previews_with_selected();
 8002a70:	f7ff ff46 	bl	8002900 <sync_previews_with_selected>
        }

        redraw = 1;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
    }

    // PD1: segn men
    if (menu_actual == MENU_2)
 8002a78:	4b2f      	ldr	r3, [pc, #188]	@ (8002b38 <Menus_Task+0x10c>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d120      	bne.n	8002ac2 <Menus_Task+0x96>
    {
        if (evSel == BTN_EVENT_SHORT) {
 8002a80:	79bb      	ldrb	r3, [r7, #6]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d10d      	bne.n	8002aa2 <Menus_Task+0x76>
            m2_preview = (uint8_t)((m2_preview + 1) % 2);
 8002a86:	4b2d      	ldr	r3, [pc, #180]	@ (8002b3c <Menus_Task+0x110>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	bfb8      	it	lt
 8002a94:	425b      	neglt	r3, r3
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	4b28      	ldr	r3, [pc, #160]	@ (8002b3c <Menus_Task+0x110>)
 8002a9a:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	73fb      	strb	r3, [r7, #15]
 8002aa0:	e031      	b.n	8002b06 <Menus_Task+0xda>
        } else if (evSel == BTN_EVENT_LONG) {
 8002aa2:	79bb      	ldrb	r3, [r7, #6]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d12e      	bne.n	8002b06 <Menus_Task+0xda>
            modo_disparo = (m2_preview == 0) ? FIRE_MANUAL : FIRE_AUTO;
 8002aa8:	4b24      	ldr	r3, [pc, #144]	@ (8002b3c <Menus_Task+0x110>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf14      	ite	ne
 8002ab0:	2301      	movne	r3, #1
 8002ab2:	2300      	moveq	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <Menus_Task+0x114>)
 8002aba:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
 8002ac0:	e021      	b.n	8002b06 <Menus_Task+0xda>
        }
    }
    else if (menu_actual == MENU_3)
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <Menus_Task+0x10c>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d11d      	bne.n	8002b06 <Menus_Task+0xda>
    {
        if (evSel == BTN_EVENT_SHORT) {
 8002aca:	79bb      	ldrb	r3, [r7, #6]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d111      	bne.n	8002af4 <Menus_Task+0xc8>
            m3_preview = (uint8_t)((m3_preview + 1) % 3);
 8002ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8002b44 <Menus_Task+0x118>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b48 <Menus_Task+0x11c>)
 8002ad8:	fb83 3102 	smull	r3, r1, r3, r2
 8002adc:	17d3      	asrs	r3, r2, #31
 8002ade:	1ac9      	subs	r1, r1, r3
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	440b      	add	r3, r1
 8002ae6:	1ad1      	subs	r1, r2, r3
 8002ae8:	b2ca      	uxtb	r2, r1
 8002aea:	4b16      	ldr	r3, [pc, #88]	@ (8002b44 <Menus_Task+0x118>)
 8002aec:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002aee:	2301      	movs	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	e008      	b.n	8002b06 <Menus_Task+0xda>
        } else if (evSel == BTN_EVENT_LONG) {
 8002af4:	79bb      	ldrb	r3, [r7, #6]
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d105      	bne.n	8002b06 <Menus_Task+0xda>
            modo_rotacion = (RotMode)m3_preview;
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <Menus_Task+0x118>)
 8002afc:	781a      	ldrb	r2, [r3, #0]
 8002afe:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <Menus_Task+0x120>)
 8002b00:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
        }
    }
    // MENU_4: no hace falta accin con SELECT (solo muestra)

    // Refresco automtico para que mens 1 y 4 reflejen cambios sin pulsar
    if (!redraw && (now_ms - last_refresh_ms) >= 200u) {
 8002b06:	7bfb      	ldrb	r3, [r7, #15]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10a      	bne.n	8002b22 <Menus_Task+0xf6>
 8002b0c:	4b10      	ldr	r3, [pc, #64]	@ (8002b50 <Menus_Task+0x124>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2bc7      	cmp	r3, #199	@ 0xc7
 8002b16:	d904      	bls.n	8002b22 <Menus_Task+0xf6>
        last_refresh_ms = now_ms;
 8002b18:	4a0d      	ldr	r2, [pc, #52]	@ (8002b50 <Menus_Task+0x124>)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	6013      	str	r3, [r2, #0]
        redraw = 1;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	73fb      	strb	r3, [r7, #15]
    }

    if (redraw) {
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <Menus_Task+0x100>
        Menus_Draw();
 8002b28:	f7ff ff06 	bl	8002938 <Menus_Draw>
    }

    LCD_Task();
 8002b2c:	f7fe fd3a 	bl	80015a4 <LCD_Task>
}
 8002b30:	bf00      	nop
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000330 	.word	0x20000330
 8002b3c:	20000331 	.word	0x20000331
 8002b40:	20000294 	.word	0x20000294
 8002b44:	20000332 	.word	0x20000332
 8002b48:	55555556 	.word	0x55555556
 8002b4c:	20000295 	.word	0x20000295
 8002b50:	20000334 	.word	0x20000334

08002b54 <pool_init>:

		return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
}


void pool_init(void){
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	71fb      	strb	r3, [r7, #7]
 8002b5e:	e025      	b.n	8002bac <pool_init+0x58>
		huecos_ocupados[i] = 0u;
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd0 <pool_init+0x7c>)
 8002b64:	2100      	movs	r1, #0
 8002b66:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 8002b68:	79fa      	ldrb	r2, [r7, #7]
 8002b6a:	491a      	ldr	r1, [pc, #104]	@ (8002bd4 <pool_init+0x80>)
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	4915      	ldr	r1, [pc, #84]	@ (8002bd4 <pool_init+0x80>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
	    datos[i].marcado=0u;
 8002b92:	79fa      	ldrb	r2, [r7, #7]
 8002b94:	490f      	ldr	r1, [pc, #60]	@ (8002bd4 <pool_init+0x80>)
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	3308      	adds	r3, #8
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	71fb      	strb	r3, [r7, #7]
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	2b13      	cmp	r3, #19
 8002bb0:	d9d6      	bls.n	8002b60 <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 8002bb2:	4b09      	ldr	r3, [pc, #36]	@ (8002bd8 <pool_init+0x84>)
 8002bb4:	2214      	movs	r2, #20
 8002bb6:	701a      	strb	r2, [r3, #0]
	numero_objetivos = 0u;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <pool_init+0x88>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
	numero_abatidos = 0u;
 8002bbe:	4b08      	ldr	r3, [pc, #32]	@ (8002be0 <pool_init+0x8c>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	20000428 	.word	0x20000428
 8002bd4:	20000338 	.word	0x20000338
 8002bd8:	2000043c 	.word	0x2000043c
 8002bdc:	2000043d 	.word	0x2000043d
 8002be0:	2000043e 	.word	0x2000043e

08002be4 <objetivo_hueco_usado>:
}

/////////////////////////////////
//mira si el hueco esta ocupado
//muy importante para recorrer el vector y saltarse el hueco vacio
bool objetivo_hueco_usado(uint8_t indice){
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false; }
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	2b13      	cmp	r3, #19
 8002bf2:	d901      	bls.n	8002bf8 <objetivo_hueco_usado+0x14>
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e007      	b.n	8002c08 <objetivo_hueco_usado+0x24>
	    return (huecos_ocupados[indice] == 1u);
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	4a06      	ldr	r2, [pc, #24]	@ (8002c14 <objetivo_hueco_usado+0x30>)
 8002bfc:	5cd3      	ldrb	r3, [r2, r3]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	20000428 	.word	0x20000428

08002c18 <objetivo>:

/////////////////////////////////
//devuelve la informacion de posicion
//si hubiese indice concreto se busca direcctamnete si no hay que ir uno a uno
Posicion* objetivo(uint8_t indice){
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return NULL;}
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	2b13      	cmp	r3, #19
 8002c26:	d901      	bls.n	8002c2c <objetivo+0x14>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	e00d      	b.n	8002c48 <objetivo+0x30>
	if (huecos_ocupados[indice] == 0u){ return NULL; }
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	4a09      	ldr	r2, [pc, #36]	@ (8002c54 <objetivo+0x3c>)
 8002c30:	5cd3      	ldrb	r3, [r2, r3]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <objetivo+0x22>
 8002c36:	2300      	movs	r3, #0
 8002c38:	e006      	b.n	8002c48 <objetivo+0x30>
	    return &datos[indice];
 8002c3a:	79fa      	ldrb	r2, [r7, #7]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <objetivo+0x40>)
 8002c46:	4413      	add	r3, r2
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	20000428 	.word	0x20000428
 8002c58:	20000338 	.word	0x20000338

08002c5c <objetivo_objetivos_total>:

uint8_t objetivo_capacidad_total(void){ return MAXIMO_OBJETIVOS; }
uint8_t objetivo_objetivos_total(void){ return numero_objetivos; }
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	4b03      	ldr	r3, [pc, #12]	@ (8002c70 <objetivo_objetivos_total+0x14>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	2000043d 	.word	0x2000043d

08002c74 <objetivo_abatidos_total>:
uint8_t objetivo_abatidos_total(void){ return numero_abatidos; }
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	4b03      	ldr	r3, [pc, #12]	@ (8002c88 <objetivo_abatidos_total+0x14>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	2000043e 	.word	0x2000043e

08002c8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
 8002c96:	4b10      	ldr	r3, [pc, #64]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4b09      	ldr	r3, [pc, #36]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	4a08      	ldr	r2, [pc, #32]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cbe:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <HAL_MspInit+0x4c>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002cca:	2007      	movs	r0, #7
 8002ccc:	f001 f81e 	bl	8003d0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40023800 	.word	0x40023800

08002cdc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08c      	sub	sp, #48	@ 0x30
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce4:	f107 031c 	add.w	r3, r7, #28
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	609a      	str	r2, [r3, #8]
 8002cf0:	60da      	str	r2, [r3, #12]
 8002cf2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a2e      	ldr	r2, [pc, #184]	@ (8002db4 <HAL_ADC_MspInit+0xd8>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d128      	bne.n	8002d50 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	4b2d      	ldr	r3, [pc, #180]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	4a2c      	ldr	r2, [pc, #176]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
 8002d1e:	4b26      	ldr	r3, [pc, #152]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	4a25      	ldr	r2, [pc, #148]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d2a:	4b23      	ldr	r3, [pc, #140]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d36:	2304      	movs	r3, #4
 8002d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d42:	f107 031c 	add.w	r3, r7, #28
 8002d46:	4619      	mov	r1, r3
 8002d48:	481c      	ldr	r0, [pc, #112]	@ (8002dbc <HAL_ADC_MspInit+0xe0>)
 8002d4a:	f001 f821 	bl	8003d90 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002d4e:	e02c      	b.n	8002daa <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a1a      	ldr	r2, [pc, #104]	@ (8002dc0 <HAL_ADC_MspInit+0xe4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d127      	bne.n	8002daa <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	4a15      	ldr	r2, [pc, #84]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6a:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d86:	4b0c      	ldr	r3, [pc, #48]	@ (8002db8 <HAL_ADC_MspInit+0xdc>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d92:	2308      	movs	r3, #8
 8002d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d96:	2303      	movs	r3, #3
 8002d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9e:	f107 031c 	add.w	r3, r7, #28
 8002da2:	4619      	mov	r1, r3
 8002da4:	4805      	ldr	r0, [pc, #20]	@ (8002dbc <HAL_ADC_MspInit+0xe0>)
 8002da6:	f000 fff3 	bl	8003d90 <HAL_GPIO_Init>
}
 8002daa:	bf00      	nop
 8002dac:	3730      	adds	r7, #48	@ 0x30
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40012000 	.word	0x40012000
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40020000 	.word	0x40020000
 8002dc0:	40012100 	.word	0x40012100

08002dc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08c      	sub	sp, #48	@ 0x30
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dcc:	f107 031c 	add.w	r3, r7, #28
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	605a      	str	r2, [r3, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a32      	ldr	r2, [pc, #200]	@ (8002eac <HAL_I2C_MspInit+0xe8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d12c      	bne.n	8002e40 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	61bb      	str	r3, [r7, #24]
 8002dea:	4b31      	ldr	r3, [pc, #196]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a30      	ldr	r2, [pc, #192]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	61bb      	str	r3, [r7, #24]
 8002e00:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e02:	23c0      	movs	r3, #192	@ 0xc0
 8002e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e06:	2312      	movs	r3, #18
 8002e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e12:	2304      	movs	r3, #4
 8002e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e16:	f107 031c 	add.w	r3, r7, #28
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4825      	ldr	r0, [pc, #148]	@ (8002eb4 <HAL_I2C_MspInit+0xf0>)
 8002e1e:	f000 ffb7 	bl	8003d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	4b22      	ldr	r3, [pc, #136]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	4a21      	ldr	r2, [pc, #132]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e32:	4b1f      	ldr	r3, [pc, #124]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002e3e:	e031      	b.n	8002ea4 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb8 <HAL_I2C_MspInit+0xf4>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d12c      	bne.n	8002ea4 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	4b18      	ldr	r3, [pc, #96]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	4a17      	ldr	r2, [pc, #92]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5a:	4b15      	ldr	r3, [pc, #84]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	613b      	str	r3, [r7, #16]
 8002e64:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e66:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e6c:	2312      	movs	r3, #18
 8002e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e74:	2303      	movs	r3, #3
 8002e76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002e78:	2304      	movs	r3, #4
 8002e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7c:	f107 031c 	add.w	r3, r7, #28
 8002e80:	4619      	mov	r1, r3
 8002e82:	480c      	ldr	r0, [pc, #48]	@ (8002eb4 <HAL_I2C_MspInit+0xf0>)
 8002e84:	f000 ff84 	bl	8003d90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	4a07      	ldr	r2, [pc, #28]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e96:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e98:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <HAL_I2C_MspInit+0xec>)
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
}
 8002ea4:	bf00      	nop
 8002ea6:	3730      	adds	r7, #48	@ 0x30
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40005400 	.word	0x40005400
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40020400 	.word	0x40020400
 8002eb8:	40005800 	.word	0x40005800

08002ebc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b08a      	sub	sp, #40	@ 0x28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	f107 0314 	add.w	r3, r7, #20
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	605a      	str	r2, [r3, #4]
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	60da      	str	r2, [r3, #12]
 8002ed2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a19      	ldr	r2, [pc, #100]	@ (8002f40 <HAL_SPI_MspInit+0x84>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d12c      	bne.n	8002f38 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	4b18      	ldr	r3, [pc, #96]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	4a17      	ldr	r2, [pc, #92]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eee:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	4b11      	ldr	r3, [pc, #68]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f02:	4a10      	ldr	r2, [pc, #64]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002f04:	f043 0302 	orr.w	r3, r3, #2
 8002f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f44 <HAL_SPI_MspInit+0x88>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002f16:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f24:	2303      	movs	r3, #3
 8002f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f28:	2305      	movs	r3, #5
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2c:	f107 0314 	add.w	r3, r7, #20
 8002f30:	4619      	mov	r1, r3
 8002f32:	4805      	ldr	r0, [pc, #20]	@ (8002f48 <HAL_SPI_MspInit+0x8c>)
 8002f34:	f000 ff2c 	bl	8003d90 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002f38:	bf00      	nop
 8002f3a:	3728      	adds	r7, #40	@ 0x28
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40003800 	.word	0x40003800
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40020400 	.word	0x40020400

08002f4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0b      	ldr	r2, [pc, #44]	@ (8002f88 <HAL_TIM_Base_MspInit+0x3c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d10d      	bne.n	8002f7a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <HAL_TIM_Base_MspInit+0x40>)
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <HAL_TIM_Base_MspInit+0x40>)
 8002f68:	f043 0301 	orr.w	r3, r3, #1
 8002f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f6e:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <HAL_TIM_Base_MspInit+0x40>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002f7a:	bf00      	nop
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40010000 	.word	0x40010000
 8002f8c:	40023800 	.word	0x40023800

08002f90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f98:	f107 030c 	add.w	r3, r7, #12
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
 8002fa6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a12      	ldr	r2, [pc, #72]	@ (8002ff8 <HAL_TIM_MspPostInit+0x68>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d11e      	bne.n	8002ff0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	4b11      	ldr	r3, [pc, #68]	@ (8002ffc <HAL_TIM_MspPostInit+0x6c>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	4a10      	ldr	r2, [pc, #64]	@ (8002ffc <HAL_TIM_MspPostInit+0x6c>)
 8002fbc:	f043 0310 	orr.w	r3, r3, #16
 8002fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002ffc <HAL_TIM_MspPostInit+0x6c>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	f003 0310 	and.w	r3, r3, #16
 8002fca:	60bb      	str	r3, [r7, #8]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002fce:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8002fd2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fe4:	f107 030c 	add.w	r3, r7, #12
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4805      	ldr	r0, [pc, #20]	@ (8003000 <HAL_TIM_MspPostInit+0x70>)
 8002fec:	f000 fed0 	bl	8003d90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002ff0:	bf00      	nop
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40010000 	.word	0x40010000
 8002ffc:	40023800 	.word	0x40023800
 8003000:	40021000 	.word	0x40021000

08003004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003008:	bf00      	nop
 800300a:	e7fd      	b.n	8003008 <NMI_Handler+0x4>

0800300c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003010:	bf00      	nop
 8003012:	e7fd      	b.n	8003010 <HardFault_Handler+0x4>

08003014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003018:	bf00      	nop
 800301a:	e7fd      	b.n	8003018 <MemManage_Handler+0x4>

0800301c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003020:	bf00      	nop
 8003022:	e7fd      	b.n	8003020 <BusFault_Handler+0x4>

08003024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003028:	bf00      	nop
 800302a:	e7fd      	b.n	8003028 <UsageFault_Handler+0x4>

0800302c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800303a:	b480      	push	{r7}
 800303c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800305a:	f000 f8c7 	bl	80031ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800306c:	4a14      	ldr	r2, [pc, #80]	@ (80030c0 <_sbrk+0x5c>)
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <_sbrk+0x60>)
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003078:	4b13      	ldr	r3, [pc, #76]	@ (80030c8 <_sbrk+0x64>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003080:	4b11      	ldr	r3, [pc, #68]	@ (80030c8 <_sbrk+0x64>)
 8003082:	4a12      	ldr	r2, [pc, #72]	@ (80030cc <_sbrk+0x68>)
 8003084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003086:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <_sbrk+0x64>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4413      	add	r3, r2
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	429a      	cmp	r2, r3
 8003092:	d207      	bcs.n	80030a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003094:	f003 fb44 	bl	8006720 <__errno>
 8003098:	4603      	mov	r3, r0
 800309a:	220c      	movs	r2, #12
 800309c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295
 80030a2:	e009      	b.n	80030b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030a4:	4b08      	ldr	r3, [pc, #32]	@ (80030c8 <_sbrk+0x64>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030aa:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <_sbrk+0x64>)
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a05      	ldr	r2, [pc, #20]	@ (80030c8 <_sbrk+0x64>)
 80030b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030b6:	68fb      	ldr	r3, [r7, #12]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20020000 	.word	0x20020000
 80030c4:	00000400 	.word	0x00000400
 80030c8:	20000440 	.word	0x20000440
 80030cc:	20000590 	.word	0x20000590

080030d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030d4:	4b06      	ldr	r3, [pc, #24]	@ (80030f0 <SystemInit+0x20>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030da:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <SystemInit+0x20>)
 80030dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80030f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800312c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80030f8:	f7ff ffea 	bl	80030d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030fc:	480c      	ldr	r0, [pc, #48]	@ (8003130 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030fe:	490d      	ldr	r1, [pc, #52]	@ (8003134 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003100:	4a0d      	ldr	r2, [pc, #52]	@ (8003138 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003104:	e002      	b.n	800310c <LoopCopyDataInit>

08003106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800310a:	3304      	adds	r3, #4

0800310c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800310c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800310e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003110:	d3f9      	bcc.n	8003106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003112:	4a0a      	ldr	r2, [pc, #40]	@ (800313c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003114:	4c0a      	ldr	r4, [pc, #40]	@ (8003140 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003118:	e001      	b.n	800311e <LoopFillZerobss>

0800311a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800311a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800311c:	3204      	adds	r2, #4

0800311e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800311e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003120:	d3fb      	bcc.n	800311a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003122:	f003 fb03 	bl	800672c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003126:	f7fe fd27 	bl	8001b78 <main>
  bx  lr    
 800312a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800312c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003134:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003138:	080083e8 	.word	0x080083e8
  ldr r2, =_sbss
 800313c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8003140:	20000590 	.word	0x20000590

08003144 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003144:	e7fe      	b.n	8003144 <CAN1_RX0_IRQHandler>
	...

08003148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800314c:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <HAL_Init+0x40>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a0d      	ldr	r2, [pc, #52]	@ (8003188 <HAL_Init+0x40>)
 8003152:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003156:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_Init+0x40>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a0a      	ldr	r2, [pc, #40]	@ (8003188 <HAL_Init+0x40>)
 800315e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003162:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003164:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <HAL_Init+0x40>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a07      	ldr	r2, [pc, #28]	@ (8003188 <HAL_Init+0x40>)
 800316a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800316e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003170:	2003      	movs	r0, #3
 8003172:	f000 fdcb 	bl	8003d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003176:	2000      	movs	r0, #0
 8003178:	f000 f808 	bl	800318c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800317c:	f7ff fd86 	bl	8002c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023c00 	.word	0x40023c00

0800318c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003194:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <HAL_InitTick+0x54>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_InitTick+0x58>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	4619      	mov	r1, r3
 800319e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 fde3 	bl	8003d76 <HAL_SYSTICK_Config>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00e      	b.n	80031d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b0f      	cmp	r3, #15
 80031be:	d80a      	bhi.n	80031d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031c0:	2200      	movs	r2, #0
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	f000 fdab 	bl	8003d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031cc:	4a06      	ldr	r2, [pc, #24]	@ (80031e8 <HAL_InitTick+0x5c>)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	e000      	b.n	80031d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20000010 	.word	0x20000010
 80031e4:	20000018 	.word	0x20000018
 80031e8:	20000014 	.word	0x20000014

080031ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031f0:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_IncTick+0x20>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_IncTick+0x24>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4413      	add	r3, r2
 80031fc:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <HAL_IncTick+0x24>)
 80031fe:	6013      	str	r3, [r2, #0]
}
 8003200:	bf00      	nop
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	20000018 	.word	0x20000018
 8003210:	20000444 	.word	0x20000444

08003214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return uwTick;
 8003218:	4b03      	ldr	r3, [pc, #12]	@ (8003228 <HAL_GetTick+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20000444 	.word	0x20000444

0800322c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003234:	f7ff ffee 	bl	8003214 <HAL_GetTick>
 8003238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003244:	d005      	beq.n	8003252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003246:	4b0a      	ldr	r3, [pc, #40]	@ (8003270 <HAL_Delay+0x44>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4413      	add	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003252:	bf00      	nop
 8003254:	f7ff ffde 	bl	8003214 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	429a      	cmp	r2, r3
 8003262:	d8f7      	bhi.n	8003254 <HAL_Delay+0x28>
  {
  }
}
 8003264:	bf00      	nop
 8003266:	bf00      	nop
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000018 	.word	0x20000018

08003274 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e033      	b.n	80032f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff fd22 	bl	8002cdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	f003 0310 	and.w	r3, r3, #16
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d118      	bne.n	80032e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032ba:	f023 0302 	bic.w	r3, r3, #2
 80032be:	f043 0202 	orr.w	r2, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 fb4a 	bl	8003960 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	f023 0303 	bic.w	r3, r3, #3
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80032e2:	e001      	b.n	80032e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_ADC_Start_IT+0x1a>
 8003312:	2302      	movs	r3, #2
 8003314:	e0bd      	b.n	8003492 <HAL_ADC_Start_IT+0x196>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b01      	cmp	r3, #1
 800332a:	d018      	beq.n	800335e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800333c:	4b58      	ldr	r3, [pc, #352]	@ (80034a0 <HAL_ADC_Start_IT+0x1a4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a58      	ldr	r2, [pc, #352]	@ (80034a4 <HAL_ADC_Start_IT+0x1a8>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	0c9a      	lsrs	r2, r3, #18
 8003348:	4613      	mov	r3, r2
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	4413      	add	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003350:	e002      	b.n	8003358 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	3b01      	subs	r3, #1
 8003356:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f9      	bne.n	8003352 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 0301 	and.w	r3, r3, #1
 8003368:	2b01      	cmp	r3, #1
 800336a:	f040 8085 	bne.w	8003478 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003376:	f023 0301 	bic.w	r3, r3, #1
 800337a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338c:	2b00      	cmp	r3, #0
 800338e:	d007      	beq.n	80033a0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003398:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ac:	d106      	bne.n	80033bc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	f023 0206 	bic.w	r2, r3, #6
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80033ba:	e002      	b.n	80033c2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ca:	4b37      	ldr	r3, [pc, #220]	@ (80034a8 <HAL_ADC_Start_IT+0x1ac>)
 80033cc:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80033d6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	6812      	ldr	r2, [r2, #0]
 80033e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80033e6:	f043 0320 	orr.w	r3, r3, #32
 80033ea:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d12a      	bne.n	800344e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a2b      	ldr	r2, [pc, #172]	@ (80034ac <HAL_ADC_Start_IT+0x1b0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d015      	beq.n	800342e <HAL_ADC_Start_IT+0x132>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a2a      	ldr	r2, [pc, #168]	@ (80034b0 <HAL_ADC_Start_IT+0x1b4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d105      	bne.n	8003418 <HAL_ADC_Start_IT+0x11c>
 800340c:	4b26      	ldr	r3, [pc, #152]	@ (80034a8 <HAL_ADC_Start_IT+0x1ac>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a25      	ldr	r2, [pc, #148]	@ (80034b4 <HAL_ADC_Start_IT+0x1b8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d136      	bne.n	8003490 <HAL_ADC_Start_IT+0x194>
 8003422:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <HAL_ADC_Start_IT+0x1ac>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2b00      	cmp	r3, #0
 800342c:	d130      	bne.n	8003490 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d129      	bne.n	8003490 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800344a:	609a      	str	r2, [r3, #8]
 800344c:	e020      	b.n	8003490 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a16      	ldr	r2, [pc, #88]	@ (80034ac <HAL_ADC_Start_IT+0x1b0>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d11b      	bne.n	8003490 <HAL_ADC_Start_IT+0x194>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d114      	bne.n	8003490 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	e00b      	b.n	8003490 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	f043 0210 	orr.w	r2, r3, #16
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003488:	f043 0201 	orr.w	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000010 	.word	0x20000010
 80034a4:	431bde83 	.word	0x431bde83
 80034a8:	40012300 	.word	0x40012300
 80034ac:	40012000 	.word	0x40012000
 80034b0:	40012100 	.word	0x40012100
 80034b4:	40012200 	.word	0x40012200

080034b8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]
 80034c4:	2300      	movs	r3, #0
 80034c6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f003 0320 	and.w	r3, r3, #32
 80034e6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d049      	beq.n	8003582 <HAL_ADC_IRQHandler+0xca>
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d046      	beq.n	8003582 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d105      	bne.n	800350c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d12b      	bne.n	8003572 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800351e:	2b00      	cmp	r3, #0
 8003520:	d127      	bne.n	8003572 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003528:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800353a:	2b00      	cmp	r3, #0
 800353c:	d119      	bne.n	8003572 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0220 	bic.w	r2, r2, #32
 800354c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003552:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d105      	bne.n	8003572 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	f043 0201 	orr.w	r2, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fe facc 	bl	8001b10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f06f 0212 	mvn.w	r2, #18
 8003580:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003590:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d057      	beq.n	8003648 <HAL_ADC_IRQHandler+0x190>
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d054      	beq.n	8003648 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d105      	bne.n	80035b6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d139      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ca:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d006      	beq.n	80035e0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d12b      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d124      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d11d      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003600:	2b00      	cmp	r3, #0
 8003602:	d119      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003612:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003618:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d105      	bne.n	8003638 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fa8d 	bl	8003b58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f06f 020c 	mvn.w	r2, #12
 8003646:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003656:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d017      	beq.n	800368e <HAL_ADC_IRQHandler+0x1d6>
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d014      	beq.n	800368e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b01      	cmp	r3, #1
 8003670:	d10d      	bne.n	800368e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f837 	bl	80036f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0201 	mvn.w	r2, #1
 800368c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f003 0320 	and.w	r3, r3, #32
 8003694:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800369c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d015      	beq.n	80036d0 <HAL_ADC_IRQHandler+0x218>
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d012      	beq.n	80036d0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ae:	f043 0202 	orr.w	r2, r3, #2
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f06f 0220 	mvn.w	r2, #32
 80036be:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 f820 	bl	8003706 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f06f 0220 	mvn.w	r2, #32
 80036ce:	601a      	str	r2, [r3, #0]
  }
}
 80036d0:	bf00      	nop
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b083      	sub	sp, #12
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
	...

0800371c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003726:	2300      	movs	r3, #0
 8003728:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1c>
 8003734:	2302      	movs	r3, #2
 8003736:	e105      	b.n	8003944 <HAL_ADC_ConfigChannel+0x228>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b09      	cmp	r3, #9
 8003746:	d925      	bls.n	8003794 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	b29b      	uxth	r3, r3
 8003754:	461a      	mov	r2, r3
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	3b1e      	subs	r3, #30
 800375e:	2207      	movs	r2, #7
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43da      	mvns	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	400a      	ands	r2, r1
 800376c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68d9      	ldr	r1, [r3, #12]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	4618      	mov	r0, r3
 8003780:	4603      	mov	r3, r0
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	4403      	add	r3, r0
 8003786:	3b1e      	subs	r3, #30
 8003788:	409a      	lsls	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	e022      	b.n	80037da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6919      	ldr	r1, [r3, #16]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	b29b      	uxth	r3, r3
 80037a0:	461a      	mov	r2, r3
 80037a2:	4613      	mov	r3, r2
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	4413      	add	r3, r2
 80037a8:	2207      	movs	r2, #7
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43da      	mvns	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	400a      	ands	r2, r1
 80037b6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6919      	ldr	r1, [r3, #16]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	4618      	mov	r0, r3
 80037ca:	4603      	mov	r3, r0
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4403      	add	r3, r0
 80037d0:	409a      	lsls	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d824      	bhi.n	800382c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	3b05      	subs	r3, #5
 80037f4:	221f      	movs	r2, #31
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43da      	mvns	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	400a      	ands	r2, r1
 8003802:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	b29b      	uxth	r3, r3
 8003810:	4618      	mov	r0, r3
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	3b05      	subs	r3, #5
 800381e:	fa00 f203 	lsl.w	r2, r0, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	635a      	str	r2, [r3, #52]	@ 0x34
 800382a:	e04c      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	2b0c      	cmp	r3, #12
 8003832:	d824      	bhi.n	800387e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	3b23      	subs	r3, #35	@ 0x23
 8003846:	221f      	movs	r2, #31
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43da      	mvns	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	400a      	ands	r2, r1
 8003854:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	b29b      	uxth	r3, r3
 8003862:	4618      	mov	r0, r3
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	3b23      	subs	r3, #35	@ 0x23
 8003870:	fa00 f203 	lsl.w	r2, r0, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	631a      	str	r2, [r3, #48]	@ 0x30
 800387c:	e023      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	3b41      	subs	r3, #65	@ 0x41
 8003890:	221f      	movs	r2, #31
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43da      	mvns	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	400a      	ands	r2, r1
 800389e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	4618      	mov	r0, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	3b41      	subs	r3, #65	@ 0x41
 80038ba:	fa00 f203 	lsl.w	r2, r0, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038c6:	4b22      	ldr	r3, [pc, #136]	@ (8003950 <HAL_ADC_ConfigChannel+0x234>)
 80038c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a21      	ldr	r2, [pc, #132]	@ (8003954 <HAL_ADC_ConfigChannel+0x238>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d109      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x1cc>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b12      	cmp	r3, #18
 80038da:	d105      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a19      	ldr	r2, [pc, #100]	@ (8003954 <HAL_ADC_ConfigChannel+0x238>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d123      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2b10      	cmp	r3, #16
 80038f8:	d003      	beq.n	8003902 <HAL_ADC_ConfigChannel+0x1e6>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b11      	cmp	r3, #17
 8003900:	d11b      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b10      	cmp	r3, #16
 8003914:	d111      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003916:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <HAL_ADC_ConfigChannel+0x23c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a10      	ldr	r2, [pc, #64]	@ (800395c <HAL_ADC_ConfigChannel+0x240>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	0c9a      	lsrs	r2, r3, #18
 8003922:	4613      	mov	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800392c:	e002      	b.n	8003934 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	3b01      	subs	r3, #1
 8003932:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f9      	bne.n	800392e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	40012300 	.word	0x40012300
 8003954:	40012000 	.word	0x40012000
 8003958:	20000010 	.word	0x20000010
 800395c:	431bde83 	.word	0x431bde83

08003960 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003968:	4b79      	ldr	r3, [pc, #484]	@ (8003b50 <ADC_Init+0x1f0>)
 800396a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	431a      	orrs	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003994:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6859      	ldr	r1, [r3, #4]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	021a      	lsls	r2, r3, #8
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80039b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6859      	ldr	r1, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6899      	ldr	r1, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f2:	4a58      	ldr	r2, [pc, #352]	@ (8003b54 <ADC_Init+0x1f4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d022      	beq.n	8003a3e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a06:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6899      	ldr	r1, [r3, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6899      	ldr	r1, [r3, #8]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	e00f      	b.n	8003a5e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a5c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0202 	bic.w	r2, r2, #2
 8003a6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6899      	ldr	r1, [r3, #8]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	7e1b      	ldrb	r3, [r3, #24]
 8003a78:	005a      	lsls	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d01b      	beq.n	8003ac4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a9a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003aaa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6859      	ldr	r1, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	035a      	lsls	r2, r3, #13
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	e007      	b.n	8003ad4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ad2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	051a      	lsls	r2, r3, #20
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003b08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6899      	ldr	r1, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b16:	025a      	lsls	r2, r3, #9
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6899      	ldr	r1, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	029a      	lsls	r2, r3, #10
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	609a      	str	r2, [r3, #8]
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	40012300 	.word	0x40012300
 8003b54:	0f000001 	.word	0x0f000001

08003b58 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b9e:	4a04      	ldr	r2, [pc, #16]	@ (8003bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	60d3      	str	r3, [r2, #12]
}
 8003ba4:	bf00      	nop
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	e000ed00 	.word	0xe000ed00

08003bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bb8:	4b04      	ldr	r3, [pc, #16]	@ (8003bcc <__NVIC_GetPriorityGrouping+0x18>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	0a1b      	lsrs	r3, r3, #8
 8003bbe:	f003 0307 	and.w	r3, r3, #7
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	e000ed00 	.word	0xe000ed00

08003bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	db0b      	blt.n	8003bfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	f003 021f 	and.w	r2, r3, #31
 8003be8:	4907      	ldr	r1, [pc, #28]	@ (8003c08 <__NVIC_EnableIRQ+0x38>)
 8003bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	2001      	movs	r0, #1
 8003bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8003bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	e000e100 	.word	0xe000e100

08003c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	6039      	str	r1, [r7, #0]
 8003c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	db0a      	blt.n	8003c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	490c      	ldr	r1, [pc, #48]	@ (8003c58 <__NVIC_SetPriority+0x4c>)
 8003c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2a:	0112      	lsls	r2, r2, #4
 8003c2c:	b2d2      	uxtb	r2, r2
 8003c2e:	440b      	add	r3, r1
 8003c30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c34:	e00a      	b.n	8003c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	4908      	ldr	r1, [pc, #32]	@ (8003c5c <__NVIC_SetPriority+0x50>)
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	f003 030f 	and.w	r3, r3, #15
 8003c42:	3b04      	subs	r3, #4
 8003c44:	0112      	lsls	r2, r2, #4
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	440b      	add	r3, r1
 8003c4a:	761a      	strb	r2, [r3, #24]
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	e000e100 	.word	0xe000e100
 8003c5c:	e000ed00 	.word	0xe000ed00

08003c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b089      	sub	sp, #36	@ 0x24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f1c3 0307 	rsb	r3, r3, #7
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	bf28      	it	cs
 8003c7e:	2304      	movcs	r3, #4
 8003c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	3304      	adds	r3, #4
 8003c86:	2b06      	cmp	r3, #6
 8003c88:	d902      	bls.n	8003c90 <NVIC_EncodePriority+0x30>
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	3b03      	subs	r3, #3
 8003c8e:	e000      	b.n	8003c92 <NVIC_EncodePriority+0x32>
 8003c90:	2300      	movs	r3, #0
 8003c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c94:	f04f 32ff 	mov.w	r2, #4294967295
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	401a      	ands	r2, r3
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb2:	43d9      	mvns	r1, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cb8:	4313      	orrs	r3, r2
         );
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3724      	adds	r7, #36	@ 0x24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
	...

08003cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cd8:	d301      	bcc.n	8003cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e00f      	b.n	8003cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cde:	4a0a      	ldr	r2, [pc, #40]	@ (8003d08 <SysTick_Config+0x40>)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ce6:	210f      	movs	r1, #15
 8003ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cec:	f7ff ff8e 	bl	8003c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <SysTick_Config+0x40>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cf6:	4b04      	ldr	r3, [pc, #16]	@ (8003d08 <SysTick_Config+0x40>)
 8003cf8:	2207      	movs	r2, #7
 8003cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	e000e010 	.word	0xe000e010

08003d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f7ff ff29 	bl	8003b6c <__NVIC_SetPriorityGrouping>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b086      	sub	sp, #24
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	4603      	mov	r3, r0
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d34:	f7ff ff3e 	bl	8003bb4 <__NVIC_GetPriorityGrouping>
 8003d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	68b9      	ldr	r1, [r7, #8]
 8003d3e:	6978      	ldr	r0, [r7, #20]
 8003d40:	f7ff ff8e 	bl	8003c60 <NVIC_EncodePriority>
 8003d44:	4602      	mov	r2, r0
 8003d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff ff5d 	bl	8003c0c <__NVIC_SetPriority>
}
 8003d52:	bf00      	nop
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b082      	sub	sp, #8
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	4603      	mov	r3, r0
 8003d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7ff ff31 	bl	8003bd0 <__NVIC_EnableIRQ>
}
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7ff ffa2 	bl	8003cc8 <SysTick_Config>
 8003d84:	4603      	mov	r3, r0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
	...

08003d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b089      	sub	sp, #36	@ 0x24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da6:	2300      	movs	r3, #0
 8003da8:	61fb      	str	r3, [r7, #28]
 8003daa:	e16b      	b.n	8004084 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003dac:	2201      	movs	r2, #1
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	f040 815a 	bne.w	800407e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f003 0303 	and.w	r3, r3, #3
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d005      	beq.n	8003de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d130      	bne.n	8003e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	2203      	movs	r2, #3
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	43db      	mvns	r3, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4013      	ands	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e18:	2201      	movs	r2, #1
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4013      	ands	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	091b      	lsrs	r3, r3, #4
 8003e2e:	f003 0201 	and.w	r2, r3, #1
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d017      	beq.n	8003e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	fa02 f303 	lsl.w	r3, r2, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d123      	bne.n	8003ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	08da      	lsrs	r2, r3, #3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3208      	adds	r2, #8
 8003e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	220f      	movs	r2, #15
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	08da      	lsrs	r2, r3, #3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	3208      	adds	r2, #8
 8003ece:	69b9      	ldr	r1, [r7, #24]
 8003ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	2203      	movs	r2, #3
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f003 0203 	and.w	r2, r3, #3
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 80b4 	beq.w	800407e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	4b60      	ldr	r3, [pc, #384]	@ (800409c <HAL_GPIO_Init+0x30c>)
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	4a5f      	ldr	r2, [pc, #380]	@ (800409c <HAL_GPIO_Init+0x30c>)
 8003f20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f26:	4b5d      	ldr	r3, [pc, #372]	@ (800409c <HAL_GPIO_Init+0x30c>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f32:	4a5b      	ldr	r2, [pc, #364]	@ (80040a0 <HAL_GPIO_Init+0x310>)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	3302      	adds	r3, #2
 8003f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	220f      	movs	r2, #15
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4013      	ands	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a52      	ldr	r2, [pc, #328]	@ (80040a4 <HAL_GPIO_Init+0x314>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d02b      	beq.n	8003fb6 <HAL_GPIO_Init+0x226>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a51      	ldr	r2, [pc, #324]	@ (80040a8 <HAL_GPIO_Init+0x318>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d025      	beq.n	8003fb2 <HAL_GPIO_Init+0x222>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a50      	ldr	r2, [pc, #320]	@ (80040ac <HAL_GPIO_Init+0x31c>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d01f      	beq.n	8003fae <HAL_GPIO_Init+0x21e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a4f      	ldr	r2, [pc, #316]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d019      	beq.n	8003faa <HAL_GPIO_Init+0x21a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a4e      	ldr	r2, [pc, #312]	@ (80040b4 <HAL_GPIO_Init+0x324>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d013      	beq.n	8003fa6 <HAL_GPIO_Init+0x216>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a4d      	ldr	r2, [pc, #308]	@ (80040b8 <HAL_GPIO_Init+0x328>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00d      	beq.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a4c      	ldr	r2, [pc, #304]	@ (80040bc <HAL_GPIO_Init+0x32c>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d007      	beq.n	8003f9e <HAL_GPIO_Init+0x20e>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a4b      	ldr	r2, [pc, #300]	@ (80040c0 <HAL_GPIO_Init+0x330>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d101      	bne.n	8003f9a <HAL_GPIO_Init+0x20a>
 8003f96:	2307      	movs	r3, #7
 8003f98:	e00e      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003f9a:	2308      	movs	r3, #8
 8003f9c:	e00c      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003f9e:	2306      	movs	r3, #6
 8003fa0:	e00a      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003fa2:	2305      	movs	r3, #5
 8003fa4:	e008      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003fa6:	2304      	movs	r3, #4
 8003fa8:	e006      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003faa:	2303      	movs	r3, #3
 8003fac:	e004      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e002      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <HAL_GPIO_Init+0x228>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	69fa      	ldr	r2, [r7, #28]
 8003fba:	f002 0203 	and.w	r2, r2, #3
 8003fbe:	0092      	lsls	r2, r2, #2
 8003fc0:	4093      	lsls	r3, r2
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc8:	4935      	ldr	r1, [pc, #212]	@ (80040a0 <HAL_GPIO_Init+0x310>)
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	089b      	lsrs	r3, r3, #2
 8003fce:	3302      	adds	r3, #2
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	43db      	mvns	r3, r3
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ffa:	4a32      	ldr	r2, [pc, #200]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004000:	4b30      	ldr	r3, [pc, #192]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	43db      	mvns	r3, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4013      	ands	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004024:	4a27      	ldr	r2, [pc, #156]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800402a:	4b26      	ldr	r3, [pc, #152]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	43db      	mvns	r3, r3
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4013      	ands	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800404e:	4a1d      	ldr	r2, [pc, #116]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004054:	4b1b      	ldr	r3, [pc, #108]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	43db      	mvns	r3, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004078:	4a12      	ldr	r2, [pc, #72]	@ (80040c4 <HAL_GPIO_Init+0x334>)
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3301      	adds	r3, #1
 8004082:	61fb      	str	r3, [r7, #28]
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	2b0f      	cmp	r3, #15
 8004088:	f67f ae90 	bls.w	8003dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800408c:	bf00      	nop
 800408e:	bf00      	nop
 8004090:	3724      	adds	r7, #36	@ 0x24
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	40023800 	.word	0x40023800
 80040a0:	40013800 	.word	0x40013800
 80040a4:	40020000 	.word	0x40020000
 80040a8:	40020400 	.word	0x40020400
 80040ac:	40020800 	.word	0x40020800
 80040b0:	40020c00 	.word	0x40020c00
 80040b4:	40021000 	.word	0x40021000
 80040b8:	40021400 	.word	0x40021400
 80040bc:	40021800 	.word	0x40021800
 80040c0:	40021c00 	.word	0x40021c00
 80040c4:	40013c00 	.word	0x40013c00

080040c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691a      	ldr	r2, [r3, #16]
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	4013      	ands	r3, r2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040e0:	2301      	movs	r3, #1
 80040e2:	73fb      	strb	r3, [r7, #15]
 80040e4:	e001      	b.n	80040ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040e6:	2300      	movs	r3, #0
 80040e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	460b      	mov	r3, r1
 8004102:	807b      	strh	r3, [r7, #2]
 8004104:	4613      	mov	r3, r2
 8004106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004108:	787b      	ldrb	r3, [r7, #1]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800410e:	887a      	ldrh	r2, [r7, #2]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004114:	e003      	b.n	800411e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004116:	887b      	ldrh	r3, [r7, #2]
 8004118:	041a      	lsls	r2, r3, #16
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	619a      	str	r2, [r3, #24]
}
 800411e:	bf00      	nop
 8004120:	370c      	adds	r7, #12
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
	...

0800412c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e12b      	b.n	8004396 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d106      	bne.n	8004158 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7fe fe36 	bl	8002dc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2224      	movs	r2, #36	@ 0x24
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0201 	bic.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800417e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800418e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004190:	f001 f8da 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8004194:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	4a81      	ldr	r2, [pc, #516]	@ (80043a0 <HAL_I2C_Init+0x274>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d807      	bhi.n	80041b0 <HAL_I2C_Init+0x84>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4a80      	ldr	r2, [pc, #512]	@ (80043a4 <HAL_I2C_Init+0x278>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	bf94      	ite	ls
 80041a8:	2301      	movls	r3, #1
 80041aa:	2300      	movhi	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	e006      	b.n	80041be <HAL_I2C_Init+0x92>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4a7d      	ldr	r2, [pc, #500]	@ (80043a8 <HAL_I2C_Init+0x27c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	bf94      	ite	ls
 80041b8:	2301      	movls	r3, #1
 80041ba:	2300      	movhi	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e0e7      	b.n	8004396 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4a78      	ldr	r2, [pc, #480]	@ (80043ac <HAL_I2C_Init+0x280>)
 80041ca:	fba2 2303 	umull	r2, r3, r2, r3
 80041ce:	0c9b      	lsrs	r3, r3, #18
 80041d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a6a      	ldr	r2, [pc, #424]	@ (80043a0 <HAL_I2C_Init+0x274>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d802      	bhi.n	8004200 <HAL_I2C_Init+0xd4>
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	3301      	adds	r3, #1
 80041fe:	e009      	b.n	8004214 <HAL_I2C_Init+0xe8>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004206:	fb02 f303 	mul.w	r3, r2, r3
 800420a:	4a69      	ldr	r2, [pc, #420]	@ (80043b0 <HAL_I2C_Init+0x284>)
 800420c:	fba2 2303 	umull	r2, r3, r2, r3
 8004210:	099b      	lsrs	r3, r3, #6
 8004212:	3301      	adds	r3, #1
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	6812      	ldr	r2, [r2, #0]
 8004218:	430b      	orrs	r3, r1
 800421a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004226:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	495c      	ldr	r1, [pc, #368]	@ (80043a0 <HAL_I2C_Init+0x274>)
 8004230:	428b      	cmp	r3, r1
 8004232:	d819      	bhi.n	8004268 <HAL_I2C_Init+0x13c>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	1e59      	subs	r1, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004242:	1c59      	adds	r1, r3, #1
 8004244:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004248:	400b      	ands	r3, r1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00a      	beq.n	8004264 <HAL_I2C_Init+0x138>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	1e59      	subs	r1, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	fbb1 f3f3 	udiv	r3, r1, r3
 800425c:	3301      	adds	r3, #1
 800425e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004262:	e051      	b.n	8004308 <HAL_I2C_Init+0x1dc>
 8004264:	2304      	movs	r3, #4
 8004266:	e04f      	b.n	8004308 <HAL_I2C_Init+0x1dc>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d111      	bne.n	8004294 <HAL_I2C_Init+0x168>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	1e58      	subs	r0, r3, #1
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6859      	ldr	r1, [r3, #4]
 8004278:	460b      	mov	r3, r1
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	440b      	add	r3, r1
 800427e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004282:	3301      	adds	r3, #1
 8004284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004288:	2b00      	cmp	r3, #0
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	e012      	b.n	80042ba <HAL_I2C_Init+0x18e>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	1e58      	subs	r0, r3, #1
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6859      	ldr	r1, [r3, #4]
 800429c:	460b      	mov	r3, r1
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	440b      	add	r3, r1
 80042a2:	0099      	lsls	r1, r3, #2
 80042a4:	440b      	add	r3, r1
 80042a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042aa:	3301      	adds	r3, #1
 80042ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bf0c      	ite	eq
 80042b4:	2301      	moveq	r3, #1
 80042b6:	2300      	movne	r3, #0
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_I2C_Init+0x196>
 80042be:	2301      	movs	r3, #1
 80042c0:	e022      	b.n	8004308 <HAL_I2C_Init+0x1dc>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10e      	bne.n	80042e8 <HAL_I2C_Init+0x1bc>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	1e58      	subs	r0, r3, #1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6859      	ldr	r1, [r3, #4]
 80042d2:	460b      	mov	r3, r1
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	440b      	add	r3, r1
 80042d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80042dc:	3301      	adds	r3, #1
 80042de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042e6:	e00f      	b.n	8004308 <HAL_I2C_Init+0x1dc>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	1e58      	subs	r0, r3, #1
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6859      	ldr	r1, [r3, #4]
 80042f0:	460b      	mov	r3, r1
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	440b      	add	r3, r1
 80042f6:	0099      	lsls	r1, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80042fe:	3301      	adds	r3, #1
 8004300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004304:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	6809      	ldr	r1, [r1, #0]
 800430c:	4313      	orrs	r3, r2
 800430e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	69da      	ldr	r2, [r3, #28]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6911      	ldr	r1, [r2, #16]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	68d2      	ldr	r2, [r2, #12]
 8004342:	4311      	orrs	r1, r2
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	430b      	orrs	r3, r1
 800434a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0201 	orr.w	r2, r2, #1
 8004376:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2220      	movs	r2, #32
 8004382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	000186a0 	.word	0x000186a0
 80043a4:	001e847f 	.word	0x001e847f
 80043a8:	003d08ff 	.word	0x003d08ff
 80043ac:	431bde83 	.word	0x431bde83
 80043b0:	10624dd3 	.word	0x10624dd3

080043b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af02      	add	r7, sp, #8
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	607a      	str	r2, [r7, #4]
 80043be:	461a      	mov	r2, r3
 80043c0:	460b      	mov	r3, r1
 80043c2:	817b      	strh	r3, [r7, #10]
 80043c4:	4613      	mov	r3, r2
 80043c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043c8:	f7fe ff24 	bl	8003214 <HAL_GetTick>
 80043cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b20      	cmp	r3, #32
 80043d8:	f040 80e0 	bne.w	800459c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	2319      	movs	r3, #25
 80043e2:	2201      	movs	r2, #1
 80043e4:	4970      	ldr	r1, [pc, #448]	@ (80045a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 f964 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043f2:	2302      	movs	r3, #2
 80043f4:	e0d3      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_I2C_Master_Transmit+0x50>
 8004400:	2302      	movs	r3, #2
 8004402:	e0cc      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b01      	cmp	r3, #1
 8004418:	d007      	beq.n	800442a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f042 0201 	orr.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004438:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2221      	movs	r2, #33	@ 0x21
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2210      	movs	r2, #16
 8004446:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	893a      	ldrh	r2, [r7, #8]
 800445a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	4a50      	ldr	r2, [pc, #320]	@ (80045ac <HAL_I2C_Master_Transmit+0x1f8>)
 800446a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800446c:	8979      	ldrh	r1, [r7, #10]
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	6a3a      	ldr	r2, [r7, #32]
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 f89c 	bl	80045b0 <I2C_MasterRequestWrite>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e08d      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004482:	2300      	movs	r3, #0
 8004484:	613b      	str	r3, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	613b      	str	r3, [r7, #16]
 8004496:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004498:	e066      	b.n	8004568 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	6a39      	ldr	r1, [r7, #32]
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fa22 	bl	80048e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00d      	beq.n	80044c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d107      	bne.n	80044c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e06b      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	781a      	ldrb	r2, [r3, #0]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b04      	cmp	r3, #4
 8004502:	d11b      	bne.n	800453c <HAL_I2C_Master_Transmit+0x188>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004508:	2b00      	cmp	r3, #0
 800450a:	d017      	beq.n	800453c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004510:	781a      	ldrb	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004526:	b29b      	uxth	r3, r3
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	6a39      	ldr	r1, [r7, #32]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fa19 	bl	8004978 <I2C_WaitOnBTFFlagUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00d      	beq.n	8004568 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	2b04      	cmp	r3, #4
 8004552:	d107      	bne.n	8004564 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004562:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e01a      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456c:	2b00      	cmp	r3, #0
 800456e:	d194      	bne.n	800449a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800457e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004598:	2300      	movs	r3, #0
 800459a:	e000      	b.n	800459e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800459c:	2302      	movs	r3, #2
  }
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	00100002 	.word	0x00100002
 80045ac:	ffff0000 	.word	0xffff0000

080045b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	607a      	str	r2, [r7, #4]
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	460b      	mov	r3, r1
 80045be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d006      	beq.n	80045da <I2C_MasterRequestWrite+0x2a>
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d003      	beq.n	80045da <I2C_MasterRequestWrite+0x2a>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045d8:	d108      	bne.n	80045ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	e00b      	b.n	8004604 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f0:	2b12      	cmp	r3, #18
 80045f2:	d107      	bne.n	8004604 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004602:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f84f 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00d      	beq.n	8004638 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004626:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800462a:	d103      	bne.n	8004634 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004632:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e035      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004640:	d108      	bne.n	8004654 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004642:	897b      	ldrh	r3, [r7, #10]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004650:	611a      	str	r2, [r3, #16]
 8004652:	e01b      	b.n	800468c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004654:	897b      	ldrh	r3, [r7, #10]
 8004656:	11db      	asrs	r3, r3, #7
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f003 0306 	and.w	r3, r3, #6
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f063 030f 	orn	r3, r3, #15
 8004664:	b2da      	uxtb	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	490e      	ldr	r1, [pc, #56]	@ (80046ac <I2C_MasterRequestWrite+0xfc>)
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 f898 	bl	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e010      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004682:	897b      	ldrh	r3, [r7, #10]
 8004684:	b2da      	uxtb	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	4907      	ldr	r1, [pc, #28]	@ (80046b0 <I2C_MasterRequestWrite+0x100>)
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 f888 	bl	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e000      	b.n	80046a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	00010008 	.word	0x00010008
 80046b0:	00010002 	.word	0x00010002

080046b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046c4:	e048      	b.n	8004758 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046cc:	d044      	beq.n	8004758 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ce:	f7fe fda1 	bl	8003214 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d302      	bcc.n	80046e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d139      	bne.n	8004758 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	0c1b      	lsrs	r3, r3, #16
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d10d      	bne.n	800470a <I2C_WaitOnFlagUntilTimeout+0x56>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	43da      	mvns	r2, r3
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	4013      	ands	r3, r2
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	461a      	mov	r2, r3
 8004708:	e00c      	b.n	8004724 <I2C_WaitOnFlagUntilTimeout+0x70>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	43da      	mvns	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	4013      	ands	r3, r2
 8004716:	b29b      	uxth	r3, r3
 8004718:	2b00      	cmp	r3, #0
 800471a:	bf0c      	ite	eq
 800471c:	2301      	moveq	r3, #1
 800471e:	2300      	movne	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	429a      	cmp	r2, r3
 8004728:	d116      	bne.n	8004758 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004744:	f043 0220 	orr.w	r2, r3, #32
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e023      	b.n	80047a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	0c1b      	lsrs	r3, r3, #16
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b01      	cmp	r3, #1
 8004760:	d10d      	bne.n	800477e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	43da      	mvns	r2, r3
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	4013      	ands	r3, r2
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	461a      	mov	r2, r3
 800477c:	e00c      	b.n	8004798 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	43da      	mvns	r2, r3
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4013      	ands	r3, r2
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	461a      	mov	r2, r3
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	429a      	cmp	r2, r3
 800479c:	d093      	beq.n	80046c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047b6:	e071      	b.n	800489c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c6:	d123      	bne.n	8004810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2220      	movs	r2, #32
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	f043 0204 	orr.w	r2, r3, #4
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e067      	b.n	80048e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004816:	d041      	beq.n	800489c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004818:	f7fe fcfc 	bl	8003214 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	429a      	cmp	r2, r3
 8004826:	d302      	bcc.n	800482e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d136      	bne.n	800489c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	0c1b      	lsrs	r3, r3, #16
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b01      	cmp	r3, #1
 8004836:	d10c      	bne.n	8004852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	43da      	mvns	r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	4013      	ands	r3, r2
 8004844:	b29b      	uxth	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	bf14      	ite	ne
 800484a:	2301      	movne	r3, #1
 800484c:	2300      	moveq	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	e00b      	b.n	800486a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	43da      	mvns	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4013      	ands	r3, r2
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf14      	ite	ne
 8004864:	2301      	movne	r3, #1
 8004866:	2300      	moveq	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d016      	beq.n	800489c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	f043 0220 	orr.w	r2, r3, #32
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e021      	b.n	80048e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	0c1b      	lsrs	r3, r3, #16
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d10c      	bne.n	80048c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	43da      	mvns	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e00b      	b.n	80048d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	43da      	mvns	r2, r3
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4013      	ands	r3, r2
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	bf14      	ite	ne
 80048d2:	2301      	movne	r3, #1
 80048d4:	2300      	moveq	r3, #0
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f47f af6d 	bne.w	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048f4:	e034      	b.n	8004960 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f886 	bl	8004a08 <I2C_IsAcknowledgeFailed>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e034      	b.n	8004970 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490c:	d028      	beq.n	8004960 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490e:	f7fe fc81 	bl	8003214 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	429a      	cmp	r2, r3
 800491c:	d302      	bcc.n	8004924 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d11d      	bne.n	8004960 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800492e:	2b80      	cmp	r3, #128	@ 0x80
 8004930:	d016      	beq.n	8004960 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2220      	movs	r2, #32
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494c:	f043 0220 	orr.w	r2, r3, #32
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e007      	b.n	8004970 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496a:	2b80      	cmp	r3, #128	@ 0x80
 800496c:	d1c3      	bne.n	80048f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004984:	e034      	b.n	80049f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f83e 	bl	8004a08 <I2C_IsAcknowledgeFailed>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e034      	b.n	8004a00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800499c:	d028      	beq.n	80049f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800499e:	f7fe fc39 	bl	8003214 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	68ba      	ldr	r2, [r7, #8]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d302      	bcc.n	80049b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d11d      	bne.n	80049f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d016      	beq.n	80049f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	f043 0220 	orr.w	r2, r3, #32
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e007      	b.n	8004a00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d1c3      	bne.n	8004986 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a1e:	d11b      	bne.n	8004a58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a44:	f043 0204 	orr.w	r2, r3, #4
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e267      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d075      	beq.n	8004b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a86:	4b88      	ldr	r3, [pc, #544]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 030c 	and.w	r3, r3, #12
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d00c      	beq.n	8004aac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a92:	4b85      	ldr	r3, [pc, #532]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a9a:	2b08      	cmp	r3, #8
 8004a9c:	d112      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a9e:	4b82      	ldr	r3, [pc, #520]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aa6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004aaa:	d10b      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aac:	4b7e      	ldr	r3, [pc, #504]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d05b      	beq.n	8004b70 <HAL_RCC_OscConfig+0x108>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d157      	bne.n	8004b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e242      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004acc:	d106      	bne.n	8004adc <HAL_RCC_OscConfig+0x74>
 8004ace:	4b76      	ldr	r3, [pc, #472]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a75      	ldr	r2, [pc, #468]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	e01d      	b.n	8004b18 <HAL_RCC_OscConfig+0xb0>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x98>
 8004ae6:	4b70      	ldr	r3, [pc, #448]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a6f      	ldr	r2, [pc, #444]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	4b6d      	ldr	r3, [pc, #436]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a6c      	ldr	r2, [pc, #432]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	e00b      	b.n	8004b18 <HAL_RCC_OscConfig+0xb0>
 8004b00:	4b69      	ldr	r3, [pc, #420]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a68      	ldr	r2, [pc, #416]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b0a:	6013      	str	r3, [r2, #0]
 8004b0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a65      	ldr	r2, [pc, #404]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b20:	f7fe fb78 	bl	8003214 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b26:	e008      	b.n	8004b3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b28:	f7fe fb74 	bl	8003214 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b64      	cmp	r3, #100	@ 0x64
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e207      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d0f0      	beq.n	8004b28 <HAL_RCC_OscConfig+0xc0>
 8004b46:	e014      	b.n	8004b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b48:	f7fe fb64 	bl	8003214 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b50:	f7fe fb60 	bl	8003214 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b64      	cmp	r3, #100	@ 0x64
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e1f3      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b62:	4b51      	ldr	r3, [pc, #324]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1f0      	bne.n	8004b50 <HAL_RCC_OscConfig+0xe8>
 8004b6e:	e000      	b.n	8004b72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d063      	beq.n	8004c46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00b      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b8a:	4b47      	ldr	r3, [pc, #284]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d11c      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b96:	4b44      	ldr	r3, [pc, #272]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d116      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ba2:	4b41      	ldr	r3, [pc, #260]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d005      	beq.n	8004bba <HAL_RCC_OscConfig+0x152>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d001      	beq.n	8004bba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e1c7      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bba:	4b3b      	ldr	r3, [pc, #236]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	00db      	lsls	r3, r3, #3
 8004bc8:	4937      	ldr	r1, [pc, #220]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bce:	e03a      	b.n	8004c46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d020      	beq.n	8004c1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bd8:	4b34      	ldr	r3, [pc, #208]	@ (8004cac <HAL_RCC_OscConfig+0x244>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bde:	f7fe fb19 	bl	8003214 <HAL_GetTick>
 8004be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be4:	e008      	b.n	8004bf8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004be6:	f7fe fb15 	bl	8003214 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e1a8      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0f0      	beq.n	8004be6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c04:	4b28      	ldr	r3, [pc, #160]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	4925      	ldr	r1, [pc, #148]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	600b      	str	r3, [r1, #0]
 8004c18:	e015      	b.n	8004c46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c1a:	4b24      	ldr	r3, [pc, #144]	@ (8004cac <HAL_RCC_OscConfig+0x244>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c20:	f7fe faf8 	bl	8003214 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c26:	e008      	b.n	8004c3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c28:	f7fe faf4 	bl	8003214 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e187      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f0      	bne.n	8004c28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0308 	and.w	r3, r3, #8
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d036      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d016      	beq.n	8004c88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c5a:	4b15      	ldr	r3, [pc, #84]	@ (8004cb0 <HAL_RCC_OscConfig+0x248>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c60:	f7fe fad8 	bl	8003214 <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c66:	e008      	b.n	8004c7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c68:	f7fe fad4 	bl	8003214 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e167      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <HAL_RCC_OscConfig+0x240>)
 8004c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0f0      	beq.n	8004c68 <HAL_RCC_OscConfig+0x200>
 8004c86:	e01b      	b.n	8004cc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c88:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <HAL_RCC_OscConfig+0x248>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c8e:	f7fe fac1 	bl	8003214 <HAL_GetTick>
 8004c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c94:	e00e      	b.n	8004cb4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c96:	f7fe fabd 	bl	8003214 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d907      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e150      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	42470000 	.word	0x42470000
 8004cb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb4:	4b88      	ldr	r3, [pc, #544]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1ea      	bne.n	8004c96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 8097 	beq.w	8004dfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cd2:	4b81      	ldr	r3, [pc, #516]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10f      	bne.n	8004cfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	4b7d      	ldr	r3, [pc, #500]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	4a7c      	ldr	r2, [pc, #496]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004ce8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cee:	4b7a      	ldr	r3, [pc, #488]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf6:	60bb      	str	r3, [r7, #8]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfe:	4b77      	ldr	r3, [pc, #476]	@ (8004edc <HAL_RCC_OscConfig+0x474>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d118      	bne.n	8004d3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d0a:	4b74      	ldr	r3, [pc, #464]	@ (8004edc <HAL_RCC_OscConfig+0x474>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a73      	ldr	r2, [pc, #460]	@ (8004edc <HAL_RCC_OscConfig+0x474>)
 8004d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d16:	f7fe fa7d 	bl	8003214 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1e:	f7fe fa79 	bl	8003214 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e10c      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d30:	4b6a      	ldr	r3, [pc, #424]	@ (8004edc <HAL_RCC_OscConfig+0x474>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f0      	beq.n	8004d1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d106      	bne.n	8004d52 <HAL_RCC_OscConfig+0x2ea>
 8004d44:	4b64      	ldr	r3, [pc, #400]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d48:	4a63      	ldr	r2, [pc, #396]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d50:	e01c      	b.n	8004d8c <HAL_RCC_OscConfig+0x324>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b05      	cmp	r3, #5
 8004d58:	d10c      	bne.n	8004d74 <HAL_RCC_OscConfig+0x30c>
 8004d5a:	4b5f      	ldr	r3, [pc, #380]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5e:	4a5e      	ldr	r2, [pc, #376]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d60:	f043 0304 	orr.w	r3, r3, #4
 8004d64:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d66:	4b5c      	ldr	r3, [pc, #368]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	4a5b      	ldr	r2, [pc, #364]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d6c:	f043 0301 	orr.w	r3, r3, #1
 8004d70:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d72:	e00b      	b.n	8004d8c <HAL_RCC_OscConfig+0x324>
 8004d74:	4b58      	ldr	r3, [pc, #352]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d78:	4a57      	ldr	r2, [pc, #348]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d80:	4b55      	ldr	r3, [pc, #340]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d84:	4a54      	ldr	r2, [pc, #336]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004d86:	f023 0304 	bic.w	r3, r3, #4
 8004d8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d015      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d94:	f7fe fa3e 	bl	8003214 <HAL_GetTick>
 8004d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d9a:	e00a      	b.n	8004db2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d9c:	f7fe fa3a 	bl	8003214 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e0cb      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db2:	4b49      	ldr	r3, [pc, #292]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0ee      	beq.n	8004d9c <HAL_RCC_OscConfig+0x334>
 8004dbe:	e014      	b.n	8004dea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc0:	f7fe fa28 	bl	8003214 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc6:	e00a      	b.n	8004dde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc8:	f7fe fa24 	bl	8003214 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e0b5      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dde:	4b3e      	ldr	r3, [pc, #248]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1ee      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dea:	7dfb      	ldrb	r3, [r7, #23]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d105      	bne.n	8004dfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df0:	4b39      	ldr	r3, [pc, #228]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df4:	4a38      	ldr	r2, [pc, #224]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 80a1 	beq.w	8004f48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e06:	4b34      	ldr	r3, [pc, #208]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d05c      	beq.n	8004ecc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d141      	bne.n	8004e9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ee0 <HAL_RCC_OscConfig+0x478>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e20:	f7fe f9f8 	bl	8003214 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e26:	e008      	b.n	8004e3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e28:	f7fe f9f4 	bl	8003214 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d901      	bls.n	8004e3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e087      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e3a:	4b27      	ldr	r3, [pc, #156]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1f0      	bne.n	8004e28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69da      	ldr	r2, [r3, #28]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	431a      	orrs	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	019b      	lsls	r3, r3, #6
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	041b      	lsls	r3, r3, #16
 8004e62:	431a      	orrs	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e68:	061b      	lsls	r3, r3, #24
 8004e6a:	491b      	ldr	r1, [pc, #108]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e70:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <HAL_RCC_OscConfig+0x478>)
 8004e72:	2201      	movs	r2, #1
 8004e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e76:	f7fe f9cd 	bl	8003214 <HAL_GetTick>
 8004e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e7c:	e008      	b.n	8004e90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e7e:	f7fe f9c9 	bl	8003214 <HAL_GetTick>
 8004e82:	4602      	mov	r2, r0
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d901      	bls.n	8004e90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e05c      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e90:	4b11      	ldr	r3, [pc, #68]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d0f0      	beq.n	8004e7e <HAL_RCC_OscConfig+0x416>
 8004e9c:	e054      	b.n	8004f48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ee0 <HAL_RCC_OscConfig+0x478>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea4:	f7fe f9b6 	bl	8003214 <HAL_GetTick>
 8004ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eaa:	e008      	b.n	8004ebe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eac:	f7fe f9b2 	bl	8003214 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e045      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ebe:	4b06      	ldr	r3, [pc, #24]	@ (8004ed8 <HAL_RCC_OscConfig+0x470>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1f0      	bne.n	8004eac <HAL_RCC_OscConfig+0x444>
 8004eca:	e03d      	b.n	8004f48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d107      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e038      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
 8004ed8:	40023800 	.word	0x40023800
 8004edc:	40007000 	.word	0x40007000
 8004ee0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f54 <HAL_RCC_OscConfig+0x4ec>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d028      	beq.n	8004f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d121      	bne.n	8004f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d11a      	bne.n	8004f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f14:	4013      	ands	r3, r2
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d111      	bne.n	8004f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2a:	085b      	lsrs	r3, r3, #1
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d107      	bne.n	8004f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d001      	beq.n	8004f48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e000      	b.n	8004f4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3718      	adds	r7, #24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40023800 	.word	0x40023800

08004f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0cc      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f6c:	4b68      	ldr	r3, [pc, #416]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d90c      	bls.n	8004f94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f7a:	4b65      	ldr	r3, [pc, #404]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f82:	4b63      	ldr	r3, [pc, #396]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	683a      	ldr	r2, [r7, #0]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d001      	beq.n	8004f94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e0b8      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d020      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0304 	and.w	r3, r3, #4
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d005      	beq.n	8004fb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fac:	4b59      	ldr	r3, [pc, #356]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	4a58      	ldr	r2, [pc, #352]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004fb6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0308 	and.w	r3, r3, #8
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d005      	beq.n	8004fd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc4:	4b53      	ldr	r3, [pc, #332]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	4a52      	ldr	r2, [pc, #328]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004fce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fd0:	4b50      	ldr	r3, [pc, #320]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	494d      	ldr	r1, [pc, #308]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d044      	beq.n	8005078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d107      	bne.n	8005006 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	4b47      	ldr	r3, [pc, #284]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d119      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e07f      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	2b02      	cmp	r3, #2
 800500c:	d003      	beq.n	8005016 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005012:	2b03      	cmp	r3, #3
 8005014:	d107      	bne.n	8005026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005016:	4b3f      	ldr	r3, [pc, #252]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d109      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e06f      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005026:	4b3b      	ldr	r3, [pc, #236]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e067      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005036:	4b37      	ldr	r3, [pc, #220]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f023 0203 	bic.w	r2, r3, #3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4934      	ldr	r1, [pc, #208]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8005044:	4313      	orrs	r3, r2
 8005046:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005048:	f7fe f8e4 	bl	8003214 <HAL_GetTick>
 800504c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504e:	e00a      	b.n	8005066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005050:	f7fe f8e0 	bl	8003214 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800505e:	4293      	cmp	r3, r2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e04f      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005066:	4b2b      	ldr	r3, [pc, #172]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 020c 	and.w	r2, r3, #12
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	429a      	cmp	r2, r3
 8005076:	d1eb      	bne.n	8005050 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005078:	4b25      	ldr	r3, [pc, #148]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d20c      	bcs.n	80050a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005086:	4b22      	ldr	r3, [pc, #136]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800508e:	4b20      	ldr	r3, [pc, #128]	@ (8005110 <HAL_RCC_ClockConfig+0x1b8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	683a      	ldr	r2, [r7, #0]
 8005098:	429a      	cmp	r2, r3
 800509a:	d001      	beq.n	80050a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e032      	b.n	8005106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0304 	and.w	r3, r3, #4
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d008      	beq.n	80050be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050ac:	4b19      	ldr	r3, [pc, #100]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	4916      	ldr	r1, [pc, #88]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d009      	beq.n	80050de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050ca:	4b12      	ldr	r3, [pc, #72]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	490e      	ldr	r1, [pc, #56]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050de:	f000 f821 	bl	8005124 <HAL_RCC_GetSysClockFreq>
 80050e2:	4602      	mov	r2, r0
 80050e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005114 <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	091b      	lsrs	r3, r3, #4
 80050ea:	f003 030f 	and.w	r3, r3, #15
 80050ee:	490a      	ldr	r1, [pc, #40]	@ (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 80050f0:	5ccb      	ldrb	r3, [r1, r3]
 80050f2:	fa22 f303 	lsr.w	r3, r2, r3
 80050f6:	4a09      	ldr	r2, [pc, #36]	@ (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050fa:	4b09      	ldr	r3, [pc, #36]	@ (8005120 <HAL_RCC_ClockConfig+0x1c8>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe f844 	bl	800318c <HAL_InitTick>

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40023c00 	.word	0x40023c00
 8005114:	40023800 	.word	0x40023800
 8005118:	080081b4 	.word	0x080081b4
 800511c:	20000010 	.word	0x20000010
 8005120:	20000014 	.word	0x20000014

08005124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005128:	b094      	sub	sp, #80	@ 0x50
 800512a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800513c:	4b79      	ldr	r3, [pc, #484]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f003 030c 	and.w	r3, r3, #12
 8005144:	2b08      	cmp	r3, #8
 8005146:	d00d      	beq.n	8005164 <HAL_RCC_GetSysClockFreq+0x40>
 8005148:	2b08      	cmp	r3, #8
 800514a:	f200 80e1 	bhi.w	8005310 <HAL_RCC_GetSysClockFreq+0x1ec>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <HAL_RCC_GetSysClockFreq+0x34>
 8005152:	2b04      	cmp	r3, #4
 8005154:	d003      	beq.n	800515e <HAL_RCC_GetSysClockFreq+0x3a>
 8005156:	e0db      	b.n	8005310 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005158:	4b73      	ldr	r3, [pc, #460]	@ (8005328 <HAL_RCC_GetSysClockFreq+0x204>)
 800515a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800515c:	e0db      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800515e:	4b73      	ldr	r3, [pc, #460]	@ (800532c <HAL_RCC_GetSysClockFreq+0x208>)
 8005160:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005162:	e0d8      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005164:	4b6f      	ldr	r3, [pc, #444]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800516c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800516e:	4b6d      	ldr	r3, [pc, #436]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d063      	beq.n	8005242 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800517a:	4b6a      	ldr	r3, [pc, #424]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	099b      	lsrs	r3, r3, #6
 8005180:	2200      	movs	r2, #0
 8005182:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005184:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800518c:	633b      	str	r3, [r7, #48]	@ 0x30
 800518e:	2300      	movs	r3, #0
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
 8005192:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005196:	4622      	mov	r2, r4
 8005198:	462b      	mov	r3, r5
 800519a:	f04f 0000 	mov.w	r0, #0
 800519e:	f04f 0100 	mov.w	r1, #0
 80051a2:	0159      	lsls	r1, r3, #5
 80051a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051a8:	0150      	lsls	r0, r2, #5
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	4621      	mov	r1, r4
 80051b0:	1a51      	subs	r1, r2, r1
 80051b2:	6139      	str	r1, [r7, #16]
 80051b4:	4629      	mov	r1, r5
 80051b6:	eb63 0301 	sbc.w	r3, r3, r1
 80051ba:	617b      	str	r3, [r7, #20]
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051c8:	4659      	mov	r1, fp
 80051ca:	018b      	lsls	r3, r1, #6
 80051cc:	4651      	mov	r1, sl
 80051ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051d2:	4651      	mov	r1, sl
 80051d4:	018a      	lsls	r2, r1, #6
 80051d6:	4651      	mov	r1, sl
 80051d8:	ebb2 0801 	subs.w	r8, r2, r1
 80051dc:	4659      	mov	r1, fp
 80051de:	eb63 0901 	sbc.w	r9, r3, r1
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051f6:	4690      	mov	r8, r2
 80051f8:	4699      	mov	r9, r3
 80051fa:	4623      	mov	r3, r4
 80051fc:	eb18 0303 	adds.w	r3, r8, r3
 8005200:	60bb      	str	r3, [r7, #8]
 8005202:	462b      	mov	r3, r5
 8005204:	eb49 0303 	adc.w	r3, r9, r3
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	f04f 0200 	mov.w	r2, #0
 800520e:	f04f 0300 	mov.w	r3, #0
 8005212:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005216:	4629      	mov	r1, r5
 8005218:	024b      	lsls	r3, r1, #9
 800521a:	4621      	mov	r1, r4
 800521c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005220:	4621      	mov	r1, r4
 8005222:	024a      	lsls	r2, r1, #9
 8005224:	4610      	mov	r0, r2
 8005226:	4619      	mov	r1, r3
 8005228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800522a:	2200      	movs	r2, #0
 800522c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800522e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005230:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005234:	f7fb fc9a 	bl	8000b6c <__aeabi_uldivmod>
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4613      	mov	r3, r2
 800523e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005240:	e058      	b.n	80052f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005242:	4b38      	ldr	r3, [pc, #224]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	099b      	lsrs	r3, r3, #6
 8005248:	2200      	movs	r2, #0
 800524a:	4618      	mov	r0, r3
 800524c:	4611      	mov	r1, r2
 800524e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005252:	623b      	str	r3, [r7, #32]
 8005254:	2300      	movs	r3, #0
 8005256:	627b      	str	r3, [r7, #36]	@ 0x24
 8005258:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800525c:	4642      	mov	r2, r8
 800525e:	464b      	mov	r3, r9
 8005260:	f04f 0000 	mov.w	r0, #0
 8005264:	f04f 0100 	mov.w	r1, #0
 8005268:	0159      	lsls	r1, r3, #5
 800526a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800526e:	0150      	lsls	r0, r2, #5
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	4641      	mov	r1, r8
 8005276:	ebb2 0a01 	subs.w	sl, r2, r1
 800527a:	4649      	mov	r1, r9
 800527c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005280:	f04f 0200 	mov.w	r2, #0
 8005284:	f04f 0300 	mov.w	r3, #0
 8005288:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800528c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005290:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005294:	ebb2 040a 	subs.w	r4, r2, sl
 8005298:	eb63 050b 	sbc.w	r5, r3, fp
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	00eb      	lsls	r3, r5, #3
 80052a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052aa:	00e2      	lsls	r2, r4, #3
 80052ac:	4614      	mov	r4, r2
 80052ae:	461d      	mov	r5, r3
 80052b0:	4643      	mov	r3, r8
 80052b2:	18e3      	adds	r3, r4, r3
 80052b4:	603b      	str	r3, [r7, #0]
 80052b6:	464b      	mov	r3, r9
 80052b8:	eb45 0303 	adc.w	r3, r5, r3
 80052bc:	607b      	str	r3, [r7, #4]
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052ca:	4629      	mov	r1, r5
 80052cc:	028b      	lsls	r3, r1, #10
 80052ce:	4621      	mov	r1, r4
 80052d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052d4:	4621      	mov	r1, r4
 80052d6:	028a      	lsls	r2, r1, #10
 80052d8:	4610      	mov	r0, r2
 80052da:	4619      	mov	r1, r3
 80052dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052de:	2200      	movs	r2, #0
 80052e0:	61bb      	str	r3, [r7, #24]
 80052e2:	61fa      	str	r2, [r7, #28]
 80052e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052e8:	f7fb fc40 	bl	8000b6c <__aeabi_uldivmod>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4613      	mov	r3, r2
 80052f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80052f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <HAL_RCC_GetSysClockFreq+0x200>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	0c1b      	lsrs	r3, r3, #16
 80052fa:	f003 0303 	and.w	r3, r3, #3
 80052fe:	3301      	adds	r3, #1
 8005300:	005b      	lsls	r3, r3, #1
 8005302:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005304:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005308:	fbb2 f3f3 	udiv	r3, r2, r3
 800530c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800530e:	e002      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005310:	4b05      	ldr	r3, [pc, #20]	@ (8005328 <HAL_RCC_GetSysClockFreq+0x204>)
 8005312:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005318:	4618      	mov	r0, r3
 800531a:	3750      	adds	r7, #80	@ 0x50
 800531c:	46bd      	mov	sp, r7
 800531e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005322:	bf00      	nop
 8005324:	40023800 	.word	0x40023800
 8005328:	00f42400 	.word	0x00f42400
 800532c:	007a1200 	.word	0x007a1200

08005330 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005330:	b480      	push	{r7}
 8005332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005334:	4b03      	ldr	r3, [pc, #12]	@ (8005344 <HAL_RCC_GetHCLKFreq+0x14>)
 8005336:	681b      	ldr	r3, [r3, #0]
}
 8005338:	4618      	mov	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	20000010 	.word	0x20000010

08005348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800534c:	f7ff fff0 	bl	8005330 <HAL_RCC_GetHCLKFreq>
 8005350:	4602      	mov	r2, r0
 8005352:	4b05      	ldr	r3, [pc, #20]	@ (8005368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	0a9b      	lsrs	r3, r3, #10
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	4903      	ldr	r1, [pc, #12]	@ (800536c <HAL_RCC_GetPCLK1Freq+0x24>)
 800535e:	5ccb      	ldrb	r3, [r1, r3]
 8005360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40023800 	.word	0x40023800
 800536c:	080081c4 	.word	0x080081c4

08005370 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e07b      	b.n	800547a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	2b00      	cmp	r3, #0
 8005388:	d108      	bne.n	800539c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005392:	d009      	beq.n	80053a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	61da      	str	r2, [r3, #28]
 800539a:	e005      	b.n	80053a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d106      	bne.n	80053c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fd fd7a 	bl	8002ebc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053f0:	431a      	orrs	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	431a      	orrs	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005418:	431a      	orrs	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542c:	ea42 0103 	orr.w	r1, r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	0c1b      	lsrs	r3, r3, #16
 8005446:	f003 0104 	and.w	r1, r3, #4
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544e:	f003 0210 	and.w	r2, r3, #16
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005468:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3708      	adds	r7, #8
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}

08005482 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005482:	b580      	push	{r7, lr}
 8005484:	b088      	sub	sp, #32
 8005486:	af00      	add	r7, sp, #0
 8005488:	60f8      	str	r0, [r7, #12]
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	603b      	str	r3, [r7, #0]
 800548e:	4613      	mov	r3, r2
 8005490:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005492:	f7fd febf 	bl	8003214 <HAL_GetTick>
 8005496:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005498:	88fb      	ldrh	r3, [r7, #6]
 800549a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d001      	beq.n	80054ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80054a8:	2302      	movs	r3, #2
 80054aa:	e12a      	b.n	8005702 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d002      	beq.n	80054b8 <HAL_SPI_Transmit+0x36>
 80054b2:	88fb      	ldrh	r3, [r7, #6]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e122      	b.n	8005702 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d101      	bne.n	80054ca <HAL_SPI_Transmit+0x48>
 80054c6:	2302      	movs	r3, #2
 80054c8:	e11b      	b.n	8005702 <HAL_SPI_Transmit+0x280>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2203      	movs	r2, #3
 80054d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	88fa      	ldrh	r2, [r7, #6]
 80054ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	88fa      	ldrh	r2, [r7, #6]
 80054f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005518:	d10f      	bne.n	800553a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005528:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005538:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005544:	2b40      	cmp	r3, #64	@ 0x40
 8005546:	d007      	beq.n	8005558 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005556:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005560:	d152      	bne.n	8005608 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <HAL_SPI_Transmit+0xee>
 800556a:	8b7b      	ldrh	r3, [r7, #26]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d145      	bne.n	80055fc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005574:	881a      	ldrh	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005580:	1c9a      	adds	r2, r3, #2
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800558a:	b29b      	uxth	r3, r3
 800558c:	3b01      	subs	r3, #1
 800558e:	b29a      	uxth	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005594:	e032      	b.n	80055fc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 0302 	and.w	r3, r3, #2
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d112      	bne.n	80055ca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	881a      	ldrh	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b4:	1c9a      	adds	r2, r3, #2
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055be:	b29b      	uxth	r3, r3
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80055c8:	e018      	b.n	80055fc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ca:	f7fd fe23 	bl	8003214 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	683a      	ldr	r2, [r7, #0]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d803      	bhi.n	80055e2 <HAL_SPI_Transmit+0x160>
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e0:	d102      	bne.n	80055e8 <HAL_SPI_Transmit+0x166>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d109      	bne.n	80055fc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e082      	b.n	8005702 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1c7      	bne.n	8005596 <HAL_SPI_Transmit+0x114>
 8005606:	e053      	b.n	80056b0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <HAL_SPI_Transmit+0x194>
 8005610:	8b7b      	ldrh	r3, [r7, #26]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d147      	bne.n	80056a6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	330c      	adds	r3, #12
 8005620:	7812      	ldrb	r2, [r2, #0]
 8005622:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800563c:	e033      	b.n	80056a6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b02      	cmp	r3, #2
 800564a:	d113      	bne.n	8005674 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	330c      	adds	r3, #12
 8005656:	7812      	ldrb	r2, [r2, #0]
 8005658:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565e:	1c5a      	adds	r2, r3, #1
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005672:	e018      	b.n	80056a6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005674:	f7fd fdce 	bl	8003214 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	429a      	cmp	r2, r3
 8005682:	d803      	bhi.n	800568c <HAL_SPI_Transmit+0x20a>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568a:	d102      	bne.n	8005692 <HAL_SPI_Transmit+0x210>
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d109      	bne.n	80056a6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e02d      	b.n	8005702 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1c6      	bne.n	800563e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056b0:	69fa      	ldr	r2, [r7, #28]
 80056b2:	6839      	ldr	r1, [r7, #0]
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f8b1 	bl	800581c <SPI_EndRxTxTransaction>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10a      	bne.n	80056e4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ce:	2300      	movs	r3, #0
 80056d0:	617b      	str	r3, [r7, #20]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e000      	b.n	8005702 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005700:	2300      	movs	r3, #0
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	603b      	str	r3, [r7, #0]
 8005718:	4613      	mov	r3, r2
 800571a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800571c:	f7fd fd7a 	bl	8003214 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	4413      	add	r3, r2
 800572a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800572c:	f7fd fd72 	bl	8003214 <HAL_GetTick>
 8005730:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005732:	4b39      	ldr	r3, [pc, #228]	@ (8005818 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	015b      	lsls	r3, r3, #5
 8005738:	0d1b      	lsrs	r3, r3, #20
 800573a:	69fa      	ldr	r2, [r7, #28]
 800573c:	fb02 f303 	mul.w	r3, r2, r3
 8005740:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005742:	e055      	b.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574a:	d051      	beq.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800574c:	f7fd fd62 	bl	8003214 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	69fa      	ldr	r2, [r7, #28]
 8005758:	429a      	cmp	r2, r3
 800575a:	d902      	bls.n	8005762 <SPI_WaitFlagStateUntilTimeout+0x56>
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d13d      	bne.n	80057de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005770:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800577a:	d111      	bne.n	80057a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005784:	d004      	beq.n	8005790 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578e:	d107      	bne.n	80057a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800579e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057a8:	d10f      	bne.n	80057ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e018      	b.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d102      	bne.n	80057ea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	e002      	b.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	4013      	ands	r3, r2
 80057fa:	68ba      	ldr	r2, [r7, #8]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	bf0c      	ite	eq
 8005800:	2301      	moveq	r3, #1
 8005802:	2300      	movne	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	461a      	mov	r2, r3
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	429a      	cmp	r2, r3
 800580c:	d19a      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3720      	adds	r7, #32
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	20000010 	.word	0x20000010

0800581c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b088      	sub	sp, #32
 8005820:	af02      	add	r7, sp, #8
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2201      	movs	r2, #1
 8005830:	2102      	movs	r1, #2
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f7ff ff6a 	bl	800570c <SPI_WaitFlagStateUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005842:	f043 0220 	orr.w	r2, r3, #32
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e032      	b.n	80058b4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800584e:	4b1b      	ldr	r3, [pc, #108]	@ (80058bc <SPI_EndRxTxTransaction+0xa0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1b      	ldr	r2, [pc, #108]	@ (80058c0 <SPI_EndRxTxTransaction+0xa4>)
 8005854:	fba2 2303 	umull	r2, r3, r2, r3
 8005858:	0d5b      	lsrs	r3, r3, #21
 800585a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800585e:	fb02 f303 	mul.w	r3, r2, r3
 8005862:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800586c:	d112      	bne.n	8005894 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	2200      	movs	r2, #0
 8005876:	2180      	movs	r1, #128	@ 0x80
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f7ff ff47 	bl	800570c <SPI_WaitFlagStateUntilTimeout>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d016      	beq.n	80058b2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005888:	f043 0220 	orr.w	r2, r3, #32
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e00f      	b.n	80058b4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	3b01      	subs	r3, #1
 800589e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058aa:	2b80      	cmp	r3, #128	@ 0x80
 80058ac:	d0f2      	beq.n	8005894 <SPI_EndRxTxTransaction+0x78>
 80058ae:	e000      	b.n	80058b2 <SPI_EndRxTxTransaction+0x96>
        break;
 80058b0:	bf00      	nop
  }

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	20000010 	.word	0x20000010
 80058c0:	165e9f81 	.word	0x165e9f81

080058c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e041      	b.n	800595a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d106      	bne.n	80058f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f7fd fb2e 	bl	8002f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3304      	adds	r3, #4
 8005900:	4619      	mov	r1, r3
 8005902:	4610      	mov	r0, r2
 8005904:	f000 fad8 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3708      	adds	r7, #8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e041      	b.n	80059f8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f839 	bl	8005a00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2202      	movs	r2, #2
 8005992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3304      	adds	r3, #4
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f000 fa89 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d109      	bne.n	8005a38 <HAL_TIM_PWM_Start+0x24>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	bf14      	ite	ne
 8005a30:	2301      	movne	r3, #1
 8005a32:	2300      	moveq	r3, #0
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	e022      	b.n	8005a7e <HAL_TIM_PWM_Start+0x6a>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d109      	bne.n	8005a52 <HAL_TIM_PWM_Start+0x3e>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	bf14      	ite	ne
 8005a4a:	2301      	movne	r3, #1
 8005a4c:	2300      	moveq	r3, #0
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	e015      	b.n	8005a7e <HAL_TIM_PWM_Start+0x6a>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d109      	bne.n	8005a6c <HAL_TIM_PWM_Start+0x58>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	bf14      	ite	ne
 8005a64:	2301      	movne	r3, #1
 8005a66:	2300      	moveq	r3, #0
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	e008      	b.n	8005a7e <HAL_TIM_PWM_Start+0x6a>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	bf14      	ite	ne
 8005a78:	2301      	movne	r3, #1
 8005a7a:	2300      	moveq	r3, #0
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e07c      	b.n	8005b80 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d104      	bne.n	8005a96 <HAL_TIM_PWM_Start+0x82>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a94:	e013      	b.n	8005abe <HAL_TIM_PWM_Start+0xaa>
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d104      	bne.n	8005aa6 <HAL_TIM_PWM_Start+0x92>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aa4:	e00b      	b.n	8005abe <HAL_TIM_PWM_Start+0xaa>
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d104      	bne.n	8005ab6 <HAL_TIM_PWM_Start+0xa2>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ab4:	e003      	b.n	8005abe <HAL_TIM_PWM_Start+0xaa>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	6839      	ldr	r1, [r7, #0]
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f000 fce6 	bl	8006498 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b88 <HAL_TIM_PWM_Start+0x174>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d004      	beq.n	8005ae0 <HAL_TIM_PWM_Start+0xcc>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a2c      	ldr	r2, [pc, #176]	@ (8005b8c <HAL_TIM_PWM_Start+0x178>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIM_PWM_Start+0xd0>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e000      	b.n	8005ae6 <HAL_TIM_PWM_Start+0xd2>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d007      	beq.n	8005afa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005af8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a22      	ldr	r2, [pc, #136]	@ (8005b88 <HAL_TIM_PWM_Start+0x174>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d022      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b0c:	d01d      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a1f      	ldr	r2, [pc, #124]	@ (8005b90 <HAL_TIM_PWM_Start+0x17c>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d018      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b94 <HAL_TIM_PWM_Start+0x180>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d013      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a1c      	ldr	r2, [pc, #112]	@ (8005b98 <HAL_TIM_PWM_Start+0x184>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00e      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a16      	ldr	r2, [pc, #88]	@ (8005b8c <HAL_TIM_PWM_Start+0x178>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d009      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a18      	ldr	r2, [pc, #96]	@ (8005b9c <HAL_TIM_PWM_Start+0x188>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d004      	beq.n	8005b4a <HAL_TIM_PWM_Start+0x136>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a16      	ldr	r2, [pc, #88]	@ (8005ba0 <HAL_TIM_PWM_Start+0x18c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d111      	bne.n	8005b6e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f003 0307 	and.w	r3, r3, #7
 8005b54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b06      	cmp	r3, #6
 8005b5a:	d010      	beq.n	8005b7e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f042 0201 	orr.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b6c:	e007      	b.n	8005b7e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0201 	orr.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40010000 	.word	0x40010000
 8005b8c:	40010400 	.word	0x40010400
 8005b90:	40000400 	.word	0x40000400
 8005b94:	40000800 	.word	0x40000800
 8005b98:	40000c00 	.word	0x40000c00
 8005b9c:	40014000 	.word	0x40014000
 8005ba0:	40001800 	.word	0x40001800

08005ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e0ae      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b0c      	cmp	r3, #12
 8005bce:	f200 809f 	bhi.w	8005d10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd8:	08005c0d 	.word	0x08005c0d
 8005bdc:	08005d11 	.word	0x08005d11
 8005be0:	08005d11 	.word	0x08005d11
 8005be4:	08005d11 	.word	0x08005d11
 8005be8:	08005c4d 	.word	0x08005c4d
 8005bec:	08005d11 	.word	0x08005d11
 8005bf0:	08005d11 	.word	0x08005d11
 8005bf4:	08005d11 	.word	0x08005d11
 8005bf8:	08005c8f 	.word	0x08005c8f
 8005bfc:	08005d11 	.word	0x08005d11
 8005c00:	08005d11 	.word	0x08005d11
 8005c04:	08005d11 	.word	0x08005d11
 8005c08:	08005ccf 	.word	0x08005ccf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68b9      	ldr	r1, [r7, #8]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 f9f6 	bl	8006004 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699a      	ldr	r2, [r3, #24]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f042 0208 	orr.w	r2, r2, #8
 8005c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	699a      	ldr	r2, [r3, #24]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0204 	bic.w	r2, r2, #4
 8005c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6999      	ldr	r1, [r3, #24]
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	691a      	ldr	r2, [r3, #16]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	619a      	str	r2, [r3, #24]
      break;
 8005c4a:	e064      	b.n	8005d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 fa46 	bl	80060e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	699a      	ldr	r2, [r3, #24]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699a      	ldr	r2, [r3, #24]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6999      	ldr	r1, [r3, #24]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	021a      	lsls	r2, r3, #8
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	619a      	str	r2, [r3, #24]
      break;
 8005c8c:	e043      	b.n	8005d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68b9      	ldr	r1, [r7, #8]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f000 fa9b 	bl	80061d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69da      	ldr	r2, [r3, #28]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 0208 	orr.w	r2, r2, #8
 8005ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	69da      	ldr	r2, [r3, #28]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0204 	bic.w	r2, r2, #4
 8005cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	69d9      	ldr	r1, [r3, #28]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	691a      	ldr	r2, [r3, #16]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	61da      	str	r2, [r3, #28]
      break;
 8005ccc:	e023      	b.n	8005d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68b9      	ldr	r1, [r7, #8]
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 faef 	bl	80062b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	69da      	ldr	r2, [r3, #28]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69da      	ldr	r2, [r3, #28]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69d9      	ldr	r1, [r3, #28]
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	021a      	lsls	r2, r3, #8
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	61da      	str	r2, [r3, #28]
      break;
 8005d0e:	e002      	b.n	8005d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	75fb      	strb	r3, [r7, #23]
      break;
 8005d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3718      	adds	r7, #24
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d101      	bne.n	8005d44 <HAL_TIM_ConfigClockSource+0x1c>
 8005d40:	2302      	movs	r3, #2
 8005d42:	e0b4      	b.n	8005eae <HAL_TIM_ConfigClockSource+0x186>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d7c:	d03e      	beq.n	8005dfc <HAL_TIM_ConfigClockSource+0xd4>
 8005d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d82:	f200 8087 	bhi.w	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d8a:	f000 8086 	beq.w	8005e9a <HAL_TIM_ConfigClockSource+0x172>
 8005d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d92:	d87f      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005d94:	2b70      	cmp	r3, #112	@ 0x70
 8005d96:	d01a      	beq.n	8005dce <HAL_TIM_ConfigClockSource+0xa6>
 8005d98:	2b70      	cmp	r3, #112	@ 0x70
 8005d9a:	d87b      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005d9c:	2b60      	cmp	r3, #96	@ 0x60
 8005d9e:	d050      	beq.n	8005e42 <HAL_TIM_ConfigClockSource+0x11a>
 8005da0:	2b60      	cmp	r3, #96	@ 0x60
 8005da2:	d877      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005da4:	2b50      	cmp	r3, #80	@ 0x50
 8005da6:	d03c      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0xfa>
 8005da8:	2b50      	cmp	r3, #80	@ 0x50
 8005daa:	d873      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005dac:	2b40      	cmp	r3, #64	@ 0x40
 8005dae:	d058      	beq.n	8005e62 <HAL_TIM_ConfigClockSource+0x13a>
 8005db0:	2b40      	cmp	r3, #64	@ 0x40
 8005db2:	d86f      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005db4:	2b30      	cmp	r3, #48	@ 0x30
 8005db6:	d064      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x15a>
 8005db8:	2b30      	cmp	r3, #48	@ 0x30
 8005dba:	d86b      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005dbc:	2b20      	cmp	r3, #32
 8005dbe:	d060      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x15a>
 8005dc0:	2b20      	cmp	r3, #32
 8005dc2:	d867      	bhi.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d05c      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x15a>
 8005dc8:	2b10      	cmp	r3, #16
 8005dca:	d05a      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x15a>
 8005dcc:	e062      	b.n	8005e94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dde:	f000 fb3b 	bl	8006458 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	609a      	str	r2, [r3, #8]
      break;
 8005dfa:	e04f      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e0c:	f000 fb24 	bl	8006458 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689a      	ldr	r2, [r3, #8]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e1e:	609a      	str	r2, [r3, #8]
      break;
 8005e20:	e03c      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f000 fa98 	bl	8006364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2150      	movs	r1, #80	@ 0x50
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 faf1 	bl	8006422 <TIM_ITRx_SetConfig>
      break;
 8005e40:	e02c      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f000 fab7 	bl	80063c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2160      	movs	r1, #96	@ 0x60
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 fae1 	bl	8006422 <TIM_ITRx_SetConfig>
      break;
 8005e60:	e01c      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f000 fa78 	bl	8006364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2140      	movs	r1, #64	@ 0x40
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 fad1 	bl	8006422 <TIM_ITRx_SetConfig>
      break;
 8005e80:	e00c      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4610      	mov	r0, r2
 8005e8e:	f000 fac8 	bl	8006422 <TIM_ITRx_SetConfig>
      break;
 8005e92:	e003      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	73fb      	strb	r3, [r7, #15]
      break;
 8005e98:	e000      	b.n	8005e9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
	...

08005eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a43      	ldr	r2, [pc, #268]	@ (8005fd8 <TIM_Base_SetConfig+0x120>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d013      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ed6:	d00f      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a40      	ldr	r2, [pc, #256]	@ (8005fdc <TIM_Base_SetConfig+0x124>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00b      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a3f      	ldr	r2, [pc, #252]	@ (8005fe0 <TIM_Base_SetConfig+0x128>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d007      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a3e      	ldr	r2, [pc, #248]	@ (8005fe4 <TIM_Base_SetConfig+0x12c>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d003      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a3d      	ldr	r2, [pc, #244]	@ (8005fe8 <TIM_Base_SetConfig+0x130>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d108      	bne.n	8005f0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a32      	ldr	r2, [pc, #200]	@ (8005fd8 <TIM_Base_SetConfig+0x120>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d02b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f18:	d027      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a2f      	ldr	r2, [pc, #188]	@ (8005fdc <TIM_Base_SetConfig+0x124>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d023      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a2e      	ldr	r2, [pc, #184]	@ (8005fe0 <TIM_Base_SetConfig+0x128>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d01f      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a2d      	ldr	r2, [pc, #180]	@ (8005fe4 <TIM_Base_SetConfig+0x12c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d01b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a2c      	ldr	r2, [pc, #176]	@ (8005fe8 <TIM_Base_SetConfig+0x130>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d017      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a2b      	ldr	r2, [pc, #172]	@ (8005fec <TIM_Base_SetConfig+0x134>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2a      	ldr	r2, [pc, #168]	@ (8005ff0 <TIM_Base_SetConfig+0x138>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a29      	ldr	r2, [pc, #164]	@ (8005ff4 <TIM_Base_SetConfig+0x13c>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a28      	ldr	r2, [pc, #160]	@ (8005ff8 <TIM_Base_SetConfig+0x140>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a27      	ldr	r2, [pc, #156]	@ (8005ffc <TIM_Base_SetConfig+0x144>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a26      	ldr	r2, [pc, #152]	@ (8006000 <TIM_Base_SetConfig+0x148>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d108      	bne.n	8005f7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd8 <TIM_Base_SetConfig+0x120>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <TIM_Base_SetConfig+0xf2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a10      	ldr	r2, [pc, #64]	@ (8005fe8 <TIM_Base_SetConfig+0x130>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d103      	bne.n	8005fb2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	691a      	ldr	r2, [r3, #16]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f043 0204 	orr.w	r2, r3, #4
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	601a      	str	r2, [r3, #0]
}
 8005fca:	bf00      	nop
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	40010000 	.word	0x40010000
 8005fdc:	40000400 	.word	0x40000400
 8005fe0:	40000800 	.word	0x40000800
 8005fe4:	40000c00 	.word	0x40000c00
 8005fe8:	40010400 	.word	0x40010400
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40014400 	.word	0x40014400
 8005ff4:	40014800 	.word	0x40014800
 8005ff8:	40001800 	.word	0x40001800
 8005ffc:	40001c00 	.word	0x40001c00
 8006000:	40002000 	.word	0x40002000

08006004 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a1b      	ldr	r3, [r3, #32]
 8006018:	f023 0201 	bic.w	r2, r3, #1
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006032:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f023 0303 	bic.w	r3, r3, #3
 800603a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	4313      	orrs	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f023 0302 	bic.w	r3, r3, #2
 800604c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a20      	ldr	r2, [pc, #128]	@ (80060dc <TIM_OC1_SetConfig+0xd8>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d003      	beq.n	8006068 <TIM_OC1_SetConfig+0x64>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a1f      	ldr	r2, [pc, #124]	@ (80060e0 <TIM_OC1_SetConfig+0xdc>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d10c      	bne.n	8006082 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f023 0308 	bic.w	r3, r3, #8
 800606e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	4313      	orrs	r3, r2
 8006078:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f023 0304 	bic.w	r3, r3, #4
 8006080:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a15      	ldr	r2, [pc, #84]	@ (80060dc <TIM_OC1_SetConfig+0xd8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d003      	beq.n	8006092 <TIM_OC1_SetConfig+0x8e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a14      	ldr	r2, [pc, #80]	@ (80060e0 <TIM_OC1_SetConfig+0xdc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d111      	bne.n	80060b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	621a      	str	r2, [r3, #32]
}
 80060d0:	bf00      	nop
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	40010000 	.word	0x40010000
 80060e0:	40010400 	.word	0x40010400

080060e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b087      	sub	sp, #28
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	f023 0210 	bic.w	r2, r3, #16
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800611a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	021b      	lsls	r3, r3, #8
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f023 0320 	bic.w	r3, r3, #32
 800612e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	011b      	lsls	r3, r3, #4
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a22      	ldr	r2, [pc, #136]	@ (80061c8 <TIM_OC2_SetConfig+0xe4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d003      	beq.n	800614c <TIM_OC2_SetConfig+0x68>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a21      	ldr	r2, [pc, #132]	@ (80061cc <TIM_OC2_SetConfig+0xe8>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d10d      	bne.n	8006168 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006166:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a17      	ldr	r2, [pc, #92]	@ (80061c8 <TIM_OC2_SetConfig+0xe4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d003      	beq.n	8006178 <TIM_OC2_SetConfig+0x94>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a16      	ldr	r2, [pc, #88]	@ (80061cc <TIM_OC2_SetConfig+0xe8>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d113      	bne.n	80061a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800617e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006186:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	4313      	orrs	r3, r2
 8006192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	621a      	str	r2, [r3, #32]
}
 80061ba:	bf00      	nop
 80061bc:	371c      	adds	r7, #28
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	40010000 	.word	0x40010000
 80061cc:	40010400 	.word	0x40010400

080061d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0303 	bic.w	r3, r3, #3
 8006206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006218:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	021b      	lsls	r3, r3, #8
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	4313      	orrs	r3, r2
 8006224:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a21      	ldr	r2, [pc, #132]	@ (80062b0 <TIM_OC3_SetConfig+0xe0>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d003      	beq.n	8006236 <TIM_OC3_SetConfig+0x66>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a20      	ldr	r2, [pc, #128]	@ (80062b4 <TIM_OC3_SetConfig+0xe4>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d10d      	bne.n	8006252 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800623c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	021b      	lsls	r3, r3, #8
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a16      	ldr	r2, [pc, #88]	@ (80062b0 <TIM_OC3_SetConfig+0xe0>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_OC3_SetConfig+0x92>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a15      	ldr	r2, [pc, #84]	@ (80062b4 <TIM_OC3_SetConfig+0xe4>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d113      	bne.n	800628a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	011b      	lsls	r3, r3, #4
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	4313      	orrs	r3, r2
 800627c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	011b      	lsls	r3, r3, #4
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4313      	orrs	r3, r2
 8006288:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	621a      	str	r2, [r3, #32]
}
 80062a4:	bf00      	nop
 80062a6:	371c      	adds	r7, #28
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	40010000 	.word	0x40010000
 80062b4:	40010400 	.word	0x40010400

080062b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006302:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	031b      	lsls	r3, r3, #12
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a12      	ldr	r2, [pc, #72]	@ (800635c <TIM_OC4_SetConfig+0xa4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_OC4_SetConfig+0x68>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a11      	ldr	r2, [pc, #68]	@ (8006360 <TIM_OC4_SetConfig+0xa8>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d109      	bne.n	8006334 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006326:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	019b      	lsls	r3, r3, #6
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	621a      	str	r2, [r3, #32]
}
 800634e:	bf00      	nop
 8006350:	371c      	adds	r7, #28
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40010400 	.word	0x40010400

08006364 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006364:	b480      	push	{r7}
 8006366:	b087      	sub	sp, #28
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f023 0201 	bic.w	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800638e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	011b      	lsls	r3, r3, #4
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f023 030a 	bic.w	r3, r3, #10
 80063a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	621a      	str	r2, [r3, #32]
}
 80063b6:	bf00      	nop
 80063b8:	371c      	adds	r7, #28
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr

080063c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b087      	sub	sp, #28
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	60f8      	str	r0, [r7, #12]
 80063ca:	60b9      	str	r1, [r7, #8]
 80063cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	f023 0210 	bic.w	r2, r3, #16
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	031b      	lsls	r3, r3, #12
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	011b      	lsls	r3, r3, #4
 8006404:	697a      	ldr	r2, [r7, #20]
 8006406:	4313      	orrs	r3, r2
 8006408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	621a      	str	r2, [r3, #32]
}
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006422:	b480      	push	{r7}
 8006424:	b085      	sub	sp, #20
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
 800642a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006438:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800643a:	683a      	ldr	r2, [r7, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4313      	orrs	r3, r2
 8006440:	f043 0307 	orr.w	r3, r3, #7
 8006444:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	609a      	str	r2, [r3, #8]
}
 800644c:	bf00      	nop
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006458:	b480      	push	{r7}
 800645a:	b087      	sub	sp, #28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006472:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	021a      	lsls	r2, r3, #8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	431a      	orrs	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4313      	orrs	r3, r2
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	609a      	str	r2, [r3, #8]
}
 800648c:	bf00      	nop
 800648e:	371c      	adds	r7, #28
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	f003 031f 	and.w	r3, r3, #31
 80064aa:	2201      	movs	r2, #1
 80064ac:	fa02 f303 	lsl.w	r3, r2, r3
 80064b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a1a      	ldr	r2, [r3, #32]
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	43db      	mvns	r3, r3
 80064ba:	401a      	ands	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6a1a      	ldr	r2, [r3, #32]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f003 031f 	and.w	r3, r3, #31
 80064ca:	6879      	ldr	r1, [r7, #4]
 80064cc:	fa01 f303 	lsl.w	r3, r1, r3
 80064d0:	431a      	orrs	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	621a      	str	r2, [r3, #32]
}
 80064d6:	bf00      	nop
 80064d8:	371c      	adds	r7, #28
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
	...

080064e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d101      	bne.n	80064fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064f8:	2302      	movs	r3, #2
 80064fa:	e05a      	b.n	80065b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2202      	movs	r2, #2
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006522:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	4313      	orrs	r3, r2
 800652c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a21      	ldr	r2, [pc, #132]	@ (80065c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d022      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006548:	d01d      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1d      	ldr	r2, [pc, #116]	@ (80065c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d018      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a1b      	ldr	r2, [pc, #108]	@ (80065c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d013      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a1a      	ldr	r2, [pc, #104]	@ (80065cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d00e      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a18      	ldr	r2, [pc, #96]	@ (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d009      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a17      	ldr	r2, [pc, #92]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d004      	beq.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a15      	ldr	r2, [pc, #84]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d10c      	bne.n	80065a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800658c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	68ba      	ldr	r2, [r7, #8]
 8006594:	4313      	orrs	r3, r2
 8006596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3714      	adds	r7, #20
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40010000 	.word	0x40010000
 80065c4:	40000400 	.word	0x40000400
 80065c8:	40000800 	.word	0x40000800
 80065cc:	40000c00 	.word	0x40000c00
 80065d0:	40010400 	.word	0x40010400
 80065d4:	40014000 	.word	0x40014000
 80065d8:	40001800 	.word	0x40001800

080065dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e03d      	b.n	8006674 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	4313      	orrs	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	4313      	orrs	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	69db      	ldr	r3, [r3, #28]
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <sniprintf>:
 8006680:	b40c      	push	{r2, r3}
 8006682:	b530      	push	{r4, r5, lr}
 8006684:	4b18      	ldr	r3, [pc, #96]	@ (80066e8 <sniprintf+0x68>)
 8006686:	1e0c      	subs	r4, r1, #0
 8006688:	681d      	ldr	r5, [r3, #0]
 800668a:	b09d      	sub	sp, #116	@ 0x74
 800668c:	da08      	bge.n	80066a0 <sniprintf+0x20>
 800668e:	238b      	movs	r3, #139	@ 0x8b
 8006690:	602b      	str	r3, [r5, #0]
 8006692:	f04f 30ff 	mov.w	r0, #4294967295
 8006696:	b01d      	add	sp, #116	@ 0x74
 8006698:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800669c:	b002      	add	sp, #8
 800669e:	4770      	bx	lr
 80066a0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80066a4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80066ae:	bf14      	ite	ne
 80066b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80066b4:	4623      	moveq	r3, r4
 80066b6:	9304      	str	r3, [sp, #16]
 80066b8:	9307      	str	r3, [sp, #28]
 80066ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80066be:	9002      	str	r0, [sp, #8]
 80066c0:	9006      	str	r0, [sp, #24]
 80066c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80066c6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80066c8:	ab21      	add	r3, sp, #132	@ 0x84
 80066ca:	a902      	add	r1, sp, #8
 80066cc:	4628      	mov	r0, r5
 80066ce:	9301      	str	r3, [sp, #4]
 80066d0:	f000 f9b4 	bl	8006a3c <_svfiprintf_r>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	bfbc      	itt	lt
 80066d8:	238b      	movlt	r3, #139	@ 0x8b
 80066da:	602b      	strlt	r3, [r5, #0]
 80066dc:	2c00      	cmp	r4, #0
 80066de:	d0da      	beq.n	8006696 <sniprintf+0x16>
 80066e0:	9b02      	ldr	r3, [sp, #8]
 80066e2:	2200      	movs	r2, #0
 80066e4:	701a      	strb	r2, [r3, #0]
 80066e6:	e7d6      	b.n	8006696 <sniprintf+0x16>
 80066e8:	2000001c 	.word	0x2000001c

080066ec <memset>:
 80066ec:	4402      	add	r2, r0
 80066ee:	4603      	mov	r3, r0
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d100      	bne.n	80066f6 <memset+0xa>
 80066f4:	4770      	bx	lr
 80066f6:	f803 1b01 	strb.w	r1, [r3], #1
 80066fa:	e7f9      	b.n	80066f0 <memset+0x4>

080066fc <strncmp>:
 80066fc:	b510      	push	{r4, lr}
 80066fe:	b16a      	cbz	r2, 800671c <strncmp+0x20>
 8006700:	3901      	subs	r1, #1
 8006702:	1884      	adds	r4, r0, r2
 8006704:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006708:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800670c:	429a      	cmp	r2, r3
 800670e:	d103      	bne.n	8006718 <strncmp+0x1c>
 8006710:	42a0      	cmp	r0, r4
 8006712:	d001      	beq.n	8006718 <strncmp+0x1c>
 8006714:	2a00      	cmp	r2, #0
 8006716:	d1f5      	bne.n	8006704 <strncmp+0x8>
 8006718:	1ad0      	subs	r0, r2, r3
 800671a:	bd10      	pop	{r4, pc}
 800671c:	4610      	mov	r0, r2
 800671e:	e7fc      	b.n	800671a <strncmp+0x1e>

08006720 <__errno>:
 8006720:	4b01      	ldr	r3, [pc, #4]	@ (8006728 <__errno+0x8>)
 8006722:	6818      	ldr	r0, [r3, #0]
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	2000001c 	.word	0x2000001c

0800672c <__libc_init_array>:
 800672c:	b570      	push	{r4, r5, r6, lr}
 800672e:	4d0d      	ldr	r5, [pc, #52]	@ (8006764 <__libc_init_array+0x38>)
 8006730:	4c0d      	ldr	r4, [pc, #52]	@ (8006768 <__libc_init_array+0x3c>)
 8006732:	1b64      	subs	r4, r4, r5
 8006734:	10a4      	asrs	r4, r4, #2
 8006736:	2600      	movs	r6, #0
 8006738:	42a6      	cmp	r6, r4
 800673a:	d109      	bne.n	8006750 <__libc_init_array+0x24>
 800673c:	4d0b      	ldr	r5, [pc, #44]	@ (800676c <__libc_init_array+0x40>)
 800673e:	4c0c      	ldr	r4, [pc, #48]	@ (8006770 <__libc_init_array+0x44>)
 8006740:	f001 fcde 	bl	8008100 <_init>
 8006744:	1b64      	subs	r4, r4, r5
 8006746:	10a4      	asrs	r4, r4, #2
 8006748:	2600      	movs	r6, #0
 800674a:	42a6      	cmp	r6, r4
 800674c:	d105      	bne.n	800675a <__libc_init_array+0x2e>
 800674e:	bd70      	pop	{r4, r5, r6, pc}
 8006750:	f855 3b04 	ldr.w	r3, [r5], #4
 8006754:	4798      	blx	r3
 8006756:	3601      	adds	r6, #1
 8006758:	e7ee      	b.n	8006738 <__libc_init_array+0xc>
 800675a:	f855 3b04 	ldr.w	r3, [r5], #4
 800675e:	4798      	blx	r3
 8006760:	3601      	adds	r6, #1
 8006762:	e7f2      	b.n	800674a <__libc_init_array+0x1e>
 8006764:	080083e0 	.word	0x080083e0
 8006768:	080083e0 	.word	0x080083e0
 800676c:	080083e0 	.word	0x080083e0
 8006770:	080083e4 	.word	0x080083e4

08006774 <__retarget_lock_acquire_recursive>:
 8006774:	4770      	bx	lr

08006776 <__retarget_lock_release_recursive>:
 8006776:	4770      	bx	lr

08006778 <memcpy>:
 8006778:	440a      	add	r2, r1
 800677a:	4291      	cmp	r1, r2
 800677c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006780:	d100      	bne.n	8006784 <memcpy+0xc>
 8006782:	4770      	bx	lr
 8006784:	b510      	push	{r4, lr}
 8006786:	f811 4b01 	ldrb.w	r4, [r1], #1
 800678a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800678e:	4291      	cmp	r1, r2
 8006790:	d1f9      	bne.n	8006786 <memcpy+0xe>
 8006792:	bd10      	pop	{r4, pc}

08006794 <_free_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	4605      	mov	r5, r0
 8006798:	2900      	cmp	r1, #0
 800679a:	d041      	beq.n	8006820 <_free_r+0x8c>
 800679c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067a0:	1f0c      	subs	r4, r1, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	bfb8      	it	lt
 80067a6:	18e4      	addlt	r4, r4, r3
 80067a8:	f000 f8e0 	bl	800696c <__malloc_lock>
 80067ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006824 <_free_r+0x90>)
 80067ae:	6813      	ldr	r3, [r2, #0]
 80067b0:	b933      	cbnz	r3, 80067c0 <_free_r+0x2c>
 80067b2:	6063      	str	r3, [r4, #4]
 80067b4:	6014      	str	r4, [r2, #0]
 80067b6:	4628      	mov	r0, r5
 80067b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067bc:	f000 b8dc 	b.w	8006978 <__malloc_unlock>
 80067c0:	42a3      	cmp	r3, r4
 80067c2:	d908      	bls.n	80067d6 <_free_r+0x42>
 80067c4:	6820      	ldr	r0, [r4, #0]
 80067c6:	1821      	adds	r1, r4, r0
 80067c8:	428b      	cmp	r3, r1
 80067ca:	bf01      	itttt	eq
 80067cc:	6819      	ldreq	r1, [r3, #0]
 80067ce:	685b      	ldreq	r3, [r3, #4]
 80067d0:	1809      	addeq	r1, r1, r0
 80067d2:	6021      	streq	r1, [r4, #0]
 80067d4:	e7ed      	b.n	80067b2 <_free_r+0x1e>
 80067d6:	461a      	mov	r2, r3
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	b10b      	cbz	r3, 80067e0 <_free_r+0x4c>
 80067dc:	42a3      	cmp	r3, r4
 80067de:	d9fa      	bls.n	80067d6 <_free_r+0x42>
 80067e0:	6811      	ldr	r1, [r2, #0]
 80067e2:	1850      	adds	r0, r2, r1
 80067e4:	42a0      	cmp	r0, r4
 80067e6:	d10b      	bne.n	8006800 <_free_r+0x6c>
 80067e8:	6820      	ldr	r0, [r4, #0]
 80067ea:	4401      	add	r1, r0
 80067ec:	1850      	adds	r0, r2, r1
 80067ee:	4283      	cmp	r3, r0
 80067f0:	6011      	str	r1, [r2, #0]
 80067f2:	d1e0      	bne.n	80067b6 <_free_r+0x22>
 80067f4:	6818      	ldr	r0, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	6053      	str	r3, [r2, #4]
 80067fa:	4408      	add	r0, r1
 80067fc:	6010      	str	r0, [r2, #0]
 80067fe:	e7da      	b.n	80067b6 <_free_r+0x22>
 8006800:	d902      	bls.n	8006808 <_free_r+0x74>
 8006802:	230c      	movs	r3, #12
 8006804:	602b      	str	r3, [r5, #0]
 8006806:	e7d6      	b.n	80067b6 <_free_r+0x22>
 8006808:	6820      	ldr	r0, [r4, #0]
 800680a:	1821      	adds	r1, r4, r0
 800680c:	428b      	cmp	r3, r1
 800680e:	bf04      	itt	eq
 8006810:	6819      	ldreq	r1, [r3, #0]
 8006812:	685b      	ldreq	r3, [r3, #4]
 8006814:	6063      	str	r3, [r4, #4]
 8006816:	bf04      	itt	eq
 8006818:	1809      	addeq	r1, r1, r0
 800681a:	6021      	streq	r1, [r4, #0]
 800681c:	6054      	str	r4, [r2, #4]
 800681e:	e7ca      	b.n	80067b6 <_free_r+0x22>
 8006820:	bd38      	pop	{r3, r4, r5, pc}
 8006822:	bf00      	nop
 8006824:	2000058c 	.word	0x2000058c

08006828 <sbrk_aligned>:
 8006828:	b570      	push	{r4, r5, r6, lr}
 800682a:	4e0f      	ldr	r6, [pc, #60]	@ (8006868 <sbrk_aligned+0x40>)
 800682c:	460c      	mov	r4, r1
 800682e:	6831      	ldr	r1, [r6, #0]
 8006830:	4605      	mov	r5, r0
 8006832:	b911      	cbnz	r1, 800683a <sbrk_aligned+0x12>
 8006834:	f000 fba4 	bl	8006f80 <_sbrk_r>
 8006838:	6030      	str	r0, [r6, #0]
 800683a:	4621      	mov	r1, r4
 800683c:	4628      	mov	r0, r5
 800683e:	f000 fb9f 	bl	8006f80 <_sbrk_r>
 8006842:	1c43      	adds	r3, r0, #1
 8006844:	d103      	bne.n	800684e <sbrk_aligned+0x26>
 8006846:	f04f 34ff 	mov.w	r4, #4294967295
 800684a:	4620      	mov	r0, r4
 800684c:	bd70      	pop	{r4, r5, r6, pc}
 800684e:	1cc4      	adds	r4, r0, #3
 8006850:	f024 0403 	bic.w	r4, r4, #3
 8006854:	42a0      	cmp	r0, r4
 8006856:	d0f8      	beq.n	800684a <sbrk_aligned+0x22>
 8006858:	1a21      	subs	r1, r4, r0
 800685a:	4628      	mov	r0, r5
 800685c:	f000 fb90 	bl	8006f80 <_sbrk_r>
 8006860:	3001      	adds	r0, #1
 8006862:	d1f2      	bne.n	800684a <sbrk_aligned+0x22>
 8006864:	e7ef      	b.n	8006846 <sbrk_aligned+0x1e>
 8006866:	bf00      	nop
 8006868:	20000588 	.word	0x20000588

0800686c <_malloc_r>:
 800686c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006870:	1ccd      	adds	r5, r1, #3
 8006872:	f025 0503 	bic.w	r5, r5, #3
 8006876:	3508      	adds	r5, #8
 8006878:	2d0c      	cmp	r5, #12
 800687a:	bf38      	it	cc
 800687c:	250c      	movcc	r5, #12
 800687e:	2d00      	cmp	r5, #0
 8006880:	4606      	mov	r6, r0
 8006882:	db01      	blt.n	8006888 <_malloc_r+0x1c>
 8006884:	42a9      	cmp	r1, r5
 8006886:	d904      	bls.n	8006892 <_malloc_r+0x26>
 8006888:	230c      	movs	r3, #12
 800688a:	6033      	str	r3, [r6, #0]
 800688c:	2000      	movs	r0, #0
 800688e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006968 <_malloc_r+0xfc>
 8006896:	f000 f869 	bl	800696c <__malloc_lock>
 800689a:	f8d8 3000 	ldr.w	r3, [r8]
 800689e:	461c      	mov	r4, r3
 80068a0:	bb44      	cbnz	r4, 80068f4 <_malloc_r+0x88>
 80068a2:	4629      	mov	r1, r5
 80068a4:	4630      	mov	r0, r6
 80068a6:	f7ff ffbf 	bl	8006828 <sbrk_aligned>
 80068aa:	1c43      	adds	r3, r0, #1
 80068ac:	4604      	mov	r4, r0
 80068ae:	d158      	bne.n	8006962 <_malloc_r+0xf6>
 80068b0:	f8d8 4000 	ldr.w	r4, [r8]
 80068b4:	4627      	mov	r7, r4
 80068b6:	2f00      	cmp	r7, #0
 80068b8:	d143      	bne.n	8006942 <_malloc_r+0xd6>
 80068ba:	2c00      	cmp	r4, #0
 80068bc:	d04b      	beq.n	8006956 <_malloc_r+0xea>
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	4639      	mov	r1, r7
 80068c2:	4630      	mov	r0, r6
 80068c4:	eb04 0903 	add.w	r9, r4, r3
 80068c8:	f000 fb5a 	bl	8006f80 <_sbrk_r>
 80068cc:	4581      	cmp	r9, r0
 80068ce:	d142      	bne.n	8006956 <_malloc_r+0xea>
 80068d0:	6821      	ldr	r1, [r4, #0]
 80068d2:	1a6d      	subs	r5, r5, r1
 80068d4:	4629      	mov	r1, r5
 80068d6:	4630      	mov	r0, r6
 80068d8:	f7ff ffa6 	bl	8006828 <sbrk_aligned>
 80068dc:	3001      	adds	r0, #1
 80068de:	d03a      	beq.n	8006956 <_malloc_r+0xea>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	442b      	add	r3, r5
 80068e4:	6023      	str	r3, [r4, #0]
 80068e6:	f8d8 3000 	ldr.w	r3, [r8]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	bb62      	cbnz	r2, 8006948 <_malloc_r+0xdc>
 80068ee:	f8c8 7000 	str.w	r7, [r8]
 80068f2:	e00f      	b.n	8006914 <_malloc_r+0xa8>
 80068f4:	6822      	ldr	r2, [r4, #0]
 80068f6:	1b52      	subs	r2, r2, r5
 80068f8:	d420      	bmi.n	800693c <_malloc_r+0xd0>
 80068fa:	2a0b      	cmp	r2, #11
 80068fc:	d917      	bls.n	800692e <_malloc_r+0xc2>
 80068fe:	1961      	adds	r1, r4, r5
 8006900:	42a3      	cmp	r3, r4
 8006902:	6025      	str	r5, [r4, #0]
 8006904:	bf18      	it	ne
 8006906:	6059      	strne	r1, [r3, #4]
 8006908:	6863      	ldr	r3, [r4, #4]
 800690a:	bf08      	it	eq
 800690c:	f8c8 1000 	streq.w	r1, [r8]
 8006910:	5162      	str	r2, [r4, r5]
 8006912:	604b      	str	r3, [r1, #4]
 8006914:	4630      	mov	r0, r6
 8006916:	f000 f82f 	bl	8006978 <__malloc_unlock>
 800691a:	f104 000b 	add.w	r0, r4, #11
 800691e:	1d23      	adds	r3, r4, #4
 8006920:	f020 0007 	bic.w	r0, r0, #7
 8006924:	1ac2      	subs	r2, r0, r3
 8006926:	bf1c      	itt	ne
 8006928:	1a1b      	subne	r3, r3, r0
 800692a:	50a3      	strne	r3, [r4, r2]
 800692c:	e7af      	b.n	800688e <_malloc_r+0x22>
 800692e:	6862      	ldr	r2, [r4, #4]
 8006930:	42a3      	cmp	r3, r4
 8006932:	bf0c      	ite	eq
 8006934:	f8c8 2000 	streq.w	r2, [r8]
 8006938:	605a      	strne	r2, [r3, #4]
 800693a:	e7eb      	b.n	8006914 <_malloc_r+0xa8>
 800693c:	4623      	mov	r3, r4
 800693e:	6864      	ldr	r4, [r4, #4]
 8006940:	e7ae      	b.n	80068a0 <_malloc_r+0x34>
 8006942:	463c      	mov	r4, r7
 8006944:	687f      	ldr	r7, [r7, #4]
 8006946:	e7b6      	b.n	80068b6 <_malloc_r+0x4a>
 8006948:	461a      	mov	r2, r3
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	42a3      	cmp	r3, r4
 800694e:	d1fb      	bne.n	8006948 <_malloc_r+0xdc>
 8006950:	2300      	movs	r3, #0
 8006952:	6053      	str	r3, [r2, #4]
 8006954:	e7de      	b.n	8006914 <_malloc_r+0xa8>
 8006956:	230c      	movs	r3, #12
 8006958:	6033      	str	r3, [r6, #0]
 800695a:	4630      	mov	r0, r6
 800695c:	f000 f80c 	bl	8006978 <__malloc_unlock>
 8006960:	e794      	b.n	800688c <_malloc_r+0x20>
 8006962:	6005      	str	r5, [r0, #0]
 8006964:	e7d6      	b.n	8006914 <_malloc_r+0xa8>
 8006966:	bf00      	nop
 8006968:	2000058c 	.word	0x2000058c

0800696c <__malloc_lock>:
 800696c:	4801      	ldr	r0, [pc, #4]	@ (8006974 <__malloc_lock+0x8>)
 800696e:	f7ff bf01 	b.w	8006774 <__retarget_lock_acquire_recursive>
 8006972:	bf00      	nop
 8006974:	20000584 	.word	0x20000584

08006978 <__malloc_unlock>:
 8006978:	4801      	ldr	r0, [pc, #4]	@ (8006980 <__malloc_unlock+0x8>)
 800697a:	f7ff befc 	b.w	8006776 <__retarget_lock_release_recursive>
 800697e:	bf00      	nop
 8006980:	20000584 	.word	0x20000584

08006984 <__ssputs_r>:
 8006984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006988:	688e      	ldr	r6, [r1, #8]
 800698a:	461f      	mov	r7, r3
 800698c:	42be      	cmp	r6, r7
 800698e:	680b      	ldr	r3, [r1, #0]
 8006990:	4682      	mov	sl, r0
 8006992:	460c      	mov	r4, r1
 8006994:	4690      	mov	r8, r2
 8006996:	d82d      	bhi.n	80069f4 <__ssputs_r+0x70>
 8006998:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800699c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80069a0:	d026      	beq.n	80069f0 <__ssputs_r+0x6c>
 80069a2:	6965      	ldr	r5, [r4, #20]
 80069a4:	6909      	ldr	r1, [r1, #16]
 80069a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069aa:	eba3 0901 	sub.w	r9, r3, r1
 80069ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069b2:	1c7b      	adds	r3, r7, #1
 80069b4:	444b      	add	r3, r9
 80069b6:	106d      	asrs	r5, r5, #1
 80069b8:	429d      	cmp	r5, r3
 80069ba:	bf38      	it	cc
 80069bc:	461d      	movcc	r5, r3
 80069be:	0553      	lsls	r3, r2, #21
 80069c0:	d527      	bpl.n	8006a12 <__ssputs_r+0x8e>
 80069c2:	4629      	mov	r1, r5
 80069c4:	f7ff ff52 	bl	800686c <_malloc_r>
 80069c8:	4606      	mov	r6, r0
 80069ca:	b360      	cbz	r0, 8006a26 <__ssputs_r+0xa2>
 80069cc:	6921      	ldr	r1, [r4, #16]
 80069ce:	464a      	mov	r2, r9
 80069d0:	f7ff fed2 	bl	8006778 <memcpy>
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069de:	81a3      	strh	r3, [r4, #12]
 80069e0:	6126      	str	r6, [r4, #16]
 80069e2:	6165      	str	r5, [r4, #20]
 80069e4:	444e      	add	r6, r9
 80069e6:	eba5 0509 	sub.w	r5, r5, r9
 80069ea:	6026      	str	r6, [r4, #0]
 80069ec:	60a5      	str	r5, [r4, #8]
 80069ee:	463e      	mov	r6, r7
 80069f0:	42be      	cmp	r6, r7
 80069f2:	d900      	bls.n	80069f6 <__ssputs_r+0x72>
 80069f4:	463e      	mov	r6, r7
 80069f6:	6820      	ldr	r0, [r4, #0]
 80069f8:	4632      	mov	r2, r6
 80069fa:	4641      	mov	r1, r8
 80069fc:	f000 faa6 	bl	8006f4c <memmove>
 8006a00:	68a3      	ldr	r3, [r4, #8]
 8006a02:	1b9b      	subs	r3, r3, r6
 8006a04:	60a3      	str	r3, [r4, #8]
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	4433      	add	r3, r6
 8006a0a:	6023      	str	r3, [r4, #0]
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a12:	462a      	mov	r2, r5
 8006a14:	f000 fac4 	bl	8006fa0 <_realloc_r>
 8006a18:	4606      	mov	r6, r0
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	d1e0      	bne.n	80069e0 <__ssputs_r+0x5c>
 8006a1e:	6921      	ldr	r1, [r4, #16]
 8006a20:	4650      	mov	r0, sl
 8006a22:	f7ff feb7 	bl	8006794 <_free_r>
 8006a26:	230c      	movs	r3, #12
 8006a28:	f8ca 3000 	str.w	r3, [sl]
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a32:	81a3      	strh	r3, [r4, #12]
 8006a34:	f04f 30ff 	mov.w	r0, #4294967295
 8006a38:	e7e9      	b.n	8006a0e <__ssputs_r+0x8a>
	...

08006a3c <_svfiprintf_r>:
 8006a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a40:	4698      	mov	r8, r3
 8006a42:	898b      	ldrh	r3, [r1, #12]
 8006a44:	061b      	lsls	r3, r3, #24
 8006a46:	b09d      	sub	sp, #116	@ 0x74
 8006a48:	4607      	mov	r7, r0
 8006a4a:	460d      	mov	r5, r1
 8006a4c:	4614      	mov	r4, r2
 8006a4e:	d510      	bpl.n	8006a72 <_svfiprintf_r+0x36>
 8006a50:	690b      	ldr	r3, [r1, #16]
 8006a52:	b973      	cbnz	r3, 8006a72 <_svfiprintf_r+0x36>
 8006a54:	2140      	movs	r1, #64	@ 0x40
 8006a56:	f7ff ff09 	bl	800686c <_malloc_r>
 8006a5a:	6028      	str	r0, [r5, #0]
 8006a5c:	6128      	str	r0, [r5, #16]
 8006a5e:	b930      	cbnz	r0, 8006a6e <_svfiprintf_r+0x32>
 8006a60:	230c      	movs	r3, #12
 8006a62:	603b      	str	r3, [r7, #0]
 8006a64:	f04f 30ff 	mov.w	r0, #4294967295
 8006a68:	b01d      	add	sp, #116	@ 0x74
 8006a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6e:	2340      	movs	r3, #64	@ 0x40
 8006a70:	616b      	str	r3, [r5, #20]
 8006a72:	2300      	movs	r3, #0
 8006a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a76:	2320      	movs	r3, #32
 8006a78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a80:	2330      	movs	r3, #48	@ 0x30
 8006a82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c20 <_svfiprintf_r+0x1e4>
 8006a86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a8a:	f04f 0901 	mov.w	r9, #1
 8006a8e:	4623      	mov	r3, r4
 8006a90:	469a      	mov	sl, r3
 8006a92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a96:	b10a      	cbz	r2, 8006a9c <_svfiprintf_r+0x60>
 8006a98:	2a25      	cmp	r2, #37	@ 0x25
 8006a9a:	d1f9      	bne.n	8006a90 <_svfiprintf_r+0x54>
 8006a9c:	ebba 0b04 	subs.w	fp, sl, r4
 8006aa0:	d00b      	beq.n	8006aba <_svfiprintf_r+0x7e>
 8006aa2:	465b      	mov	r3, fp
 8006aa4:	4622      	mov	r2, r4
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	4638      	mov	r0, r7
 8006aaa:	f7ff ff6b 	bl	8006984 <__ssputs_r>
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f000 80a7 	beq.w	8006c02 <_svfiprintf_r+0x1c6>
 8006ab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ab6:	445a      	add	r2, fp
 8006ab8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006aba:	f89a 3000 	ldrb.w	r3, [sl]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 809f 	beq.w	8006c02 <_svfiprintf_r+0x1c6>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ace:	f10a 0a01 	add.w	sl, sl, #1
 8006ad2:	9304      	str	r3, [sp, #16]
 8006ad4:	9307      	str	r3, [sp, #28]
 8006ad6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ada:	931a      	str	r3, [sp, #104]	@ 0x68
 8006adc:	4654      	mov	r4, sl
 8006ade:	2205      	movs	r2, #5
 8006ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ae4:	484e      	ldr	r0, [pc, #312]	@ (8006c20 <_svfiprintf_r+0x1e4>)
 8006ae6:	f7f9 fb73 	bl	80001d0 <memchr>
 8006aea:	9a04      	ldr	r2, [sp, #16]
 8006aec:	b9d8      	cbnz	r0, 8006b26 <_svfiprintf_r+0xea>
 8006aee:	06d0      	lsls	r0, r2, #27
 8006af0:	bf44      	itt	mi
 8006af2:	2320      	movmi	r3, #32
 8006af4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006af8:	0711      	lsls	r1, r2, #28
 8006afa:	bf44      	itt	mi
 8006afc:	232b      	movmi	r3, #43	@ 0x2b
 8006afe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b02:	f89a 3000 	ldrb.w	r3, [sl]
 8006b06:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b08:	d015      	beq.n	8006b36 <_svfiprintf_r+0xfa>
 8006b0a:	9a07      	ldr	r2, [sp, #28]
 8006b0c:	4654      	mov	r4, sl
 8006b0e:	2000      	movs	r0, #0
 8006b10:	f04f 0c0a 	mov.w	ip, #10
 8006b14:	4621      	mov	r1, r4
 8006b16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b1a:	3b30      	subs	r3, #48	@ 0x30
 8006b1c:	2b09      	cmp	r3, #9
 8006b1e:	d94b      	bls.n	8006bb8 <_svfiprintf_r+0x17c>
 8006b20:	b1b0      	cbz	r0, 8006b50 <_svfiprintf_r+0x114>
 8006b22:	9207      	str	r2, [sp, #28]
 8006b24:	e014      	b.n	8006b50 <_svfiprintf_r+0x114>
 8006b26:	eba0 0308 	sub.w	r3, r0, r8
 8006b2a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	9304      	str	r3, [sp, #16]
 8006b32:	46a2      	mov	sl, r4
 8006b34:	e7d2      	b.n	8006adc <_svfiprintf_r+0xa0>
 8006b36:	9b03      	ldr	r3, [sp, #12]
 8006b38:	1d19      	adds	r1, r3, #4
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	9103      	str	r1, [sp, #12]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	bfbb      	ittet	lt
 8006b42:	425b      	neglt	r3, r3
 8006b44:	f042 0202 	orrlt.w	r2, r2, #2
 8006b48:	9307      	strge	r3, [sp, #28]
 8006b4a:	9307      	strlt	r3, [sp, #28]
 8006b4c:	bfb8      	it	lt
 8006b4e:	9204      	strlt	r2, [sp, #16]
 8006b50:	7823      	ldrb	r3, [r4, #0]
 8006b52:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b54:	d10a      	bne.n	8006b6c <_svfiprintf_r+0x130>
 8006b56:	7863      	ldrb	r3, [r4, #1]
 8006b58:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b5a:	d132      	bne.n	8006bc2 <_svfiprintf_r+0x186>
 8006b5c:	9b03      	ldr	r3, [sp, #12]
 8006b5e:	1d1a      	adds	r2, r3, #4
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	9203      	str	r2, [sp, #12]
 8006b64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b68:	3402      	adds	r4, #2
 8006b6a:	9305      	str	r3, [sp, #20]
 8006b6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c30 <_svfiprintf_r+0x1f4>
 8006b70:	7821      	ldrb	r1, [r4, #0]
 8006b72:	2203      	movs	r2, #3
 8006b74:	4650      	mov	r0, sl
 8006b76:	f7f9 fb2b 	bl	80001d0 <memchr>
 8006b7a:	b138      	cbz	r0, 8006b8c <_svfiprintf_r+0x150>
 8006b7c:	9b04      	ldr	r3, [sp, #16]
 8006b7e:	eba0 000a 	sub.w	r0, r0, sl
 8006b82:	2240      	movs	r2, #64	@ 0x40
 8006b84:	4082      	lsls	r2, r0
 8006b86:	4313      	orrs	r3, r2
 8006b88:	3401      	adds	r4, #1
 8006b8a:	9304      	str	r3, [sp, #16]
 8006b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b90:	4824      	ldr	r0, [pc, #144]	@ (8006c24 <_svfiprintf_r+0x1e8>)
 8006b92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b96:	2206      	movs	r2, #6
 8006b98:	f7f9 fb1a 	bl	80001d0 <memchr>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	d036      	beq.n	8006c0e <_svfiprintf_r+0x1d2>
 8006ba0:	4b21      	ldr	r3, [pc, #132]	@ (8006c28 <_svfiprintf_r+0x1ec>)
 8006ba2:	bb1b      	cbnz	r3, 8006bec <_svfiprintf_r+0x1b0>
 8006ba4:	9b03      	ldr	r3, [sp, #12]
 8006ba6:	3307      	adds	r3, #7
 8006ba8:	f023 0307 	bic.w	r3, r3, #7
 8006bac:	3308      	adds	r3, #8
 8006bae:	9303      	str	r3, [sp, #12]
 8006bb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb2:	4433      	add	r3, r6
 8006bb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bb6:	e76a      	b.n	8006a8e <_svfiprintf_r+0x52>
 8006bb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bbc:	460c      	mov	r4, r1
 8006bbe:	2001      	movs	r0, #1
 8006bc0:	e7a8      	b.n	8006b14 <_svfiprintf_r+0xd8>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	3401      	adds	r4, #1
 8006bc6:	9305      	str	r3, [sp, #20]
 8006bc8:	4619      	mov	r1, r3
 8006bca:	f04f 0c0a 	mov.w	ip, #10
 8006bce:	4620      	mov	r0, r4
 8006bd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bd4:	3a30      	subs	r2, #48	@ 0x30
 8006bd6:	2a09      	cmp	r2, #9
 8006bd8:	d903      	bls.n	8006be2 <_svfiprintf_r+0x1a6>
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d0c6      	beq.n	8006b6c <_svfiprintf_r+0x130>
 8006bde:	9105      	str	r1, [sp, #20]
 8006be0:	e7c4      	b.n	8006b6c <_svfiprintf_r+0x130>
 8006be2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006be6:	4604      	mov	r4, r0
 8006be8:	2301      	movs	r3, #1
 8006bea:	e7f0      	b.n	8006bce <_svfiprintf_r+0x192>
 8006bec:	ab03      	add	r3, sp, #12
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	462a      	mov	r2, r5
 8006bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8006c2c <_svfiprintf_r+0x1f0>)
 8006bf4:	a904      	add	r1, sp, #16
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	f3af 8000 	nop.w
 8006bfc:	1c42      	adds	r2, r0, #1
 8006bfe:	4606      	mov	r6, r0
 8006c00:	d1d6      	bne.n	8006bb0 <_svfiprintf_r+0x174>
 8006c02:	89ab      	ldrh	r3, [r5, #12]
 8006c04:	065b      	lsls	r3, r3, #25
 8006c06:	f53f af2d 	bmi.w	8006a64 <_svfiprintf_r+0x28>
 8006c0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c0c:	e72c      	b.n	8006a68 <_svfiprintf_r+0x2c>
 8006c0e:	ab03      	add	r3, sp, #12
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	462a      	mov	r2, r5
 8006c14:	4b05      	ldr	r3, [pc, #20]	@ (8006c2c <_svfiprintf_r+0x1f0>)
 8006c16:	a904      	add	r1, sp, #16
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f000 f879 	bl	8006d10 <_printf_i>
 8006c1e:	e7ed      	b.n	8006bfc <_svfiprintf_r+0x1c0>
 8006c20:	080081cc 	.word	0x080081cc
 8006c24:	080081d6 	.word	0x080081d6
 8006c28:	00000000 	.word	0x00000000
 8006c2c:	08006985 	.word	0x08006985
 8006c30:	080081d2 	.word	0x080081d2

08006c34 <_printf_common>:
 8006c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c38:	4616      	mov	r6, r2
 8006c3a:	4698      	mov	r8, r3
 8006c3c:	688a      	ldr	r2, [r1, #8]
 8006c3e:	690b      	ldr	r3, [r1, #16]
 8006c40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c44:	4293      	cmp	r3, r2
 8006c46:	bfb8      	it	lt
 8006c48:	4613      	movlt	r3, r2
 8006c4a:	6033      	str	r3, [r6, #0]
 8006c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c50:	4607      	mov	r7, r0
 8006c52:	460c      	mov	r4, r1
 8006c54:	b10a      	cbz	r2, 8006c5a <_printf_common+0x26>
 8006c56:	3301      	adds	r3, #1
 8006c58:	6033      	str	r3, [r6, #0]
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	0699      	lsls	r1, r3, #26
 8006c5e:	bf42      	ittt	mi
 8006c60:	6833      	ldrmi	r3, [r6, #0]
 8006c62:	3302      	addmi	r3, #2
 8006c64:	6033      	strmi	r3, [r6, #0]
 8006c66:	6825      	ldr	r5, [r4, #0]
 8006c68:	f015 0506 	ands.w	r5, r5, #6
 8006c6c:	d106      	bne.n	8006c7c <_printf_common+0x48>
 8006c6e:	f104 0a19 	add.w	sl, r4, #25
 8006c72:	68e3      	ldr	r3, [r4, #12]
 8006c74:	6832      	ldr	r2, [r6, #0]
 8006c76:	1a9b      	subs	r3, r3, r2
 8006c78:	42ab      	cmp	r3, r5
 8006c7a:	dc26      	bgt.n	8006cca <_printf_common+0x96>
 8006c7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c80:	6822      	ldr	r2, [r4, #0]
 8006c82:	3b00      	subs	r3, #0
 8006c84:	bf18      	it	ne
 8006c86:	2301      	movne	r3, #1
 8006c88:	0692      	lsls	r2, r2, #26
 8006c8a:	d42b      	bmi.n	8006ce4 <_printf_common+0xb0>
 8006c8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c90:	4641      	mov	r1, r8
 8006c92:	4638      	mov	r0, r7
 8006c94:	47c8      	blx	r9
 8006c96:	3001      	adds	r0, #1
 8006c98:	d01e      	beq.n	8006cd8 <_printf_common+0xa4>
 8006c9a:	6823      	ldr	r3, [r4, #0]
 8006c9c:	6922      	ldr	r2, [r4, #16]
 8006c9e:	f003 0306 	and.w	r3, r3, #6
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	bf02      	ittt	eq
 8006ca6:	68e5      	ldreq	r5, [r4, #12]
 8006ca8:	6833      	ldreq	r3, [r6, #0]
 8006caa:	1aed      	subeq	r5, r5, r3
 8006cac:	68a3      	ldr	r3, [r4, #8]
 8006cae:	bf0c      	ite	eq
 8006cb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cb4:	2500      	movne	r5, #0
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	bfc4      	itt	gt
 8006cba:	1a9b      	subgt	r3, r3, r2
 8006cbc:	18ed      	addgt	r5, r5, r3
 8006cbe:	2600      	movs	r6, #0
 8006cc0:	341a      	adds	r4, #26
 8006cc2:	42b5      	cmp	r5, r6
 8006cc4:	d11a      	bne.n	8006cfc <_printf_common+0xc8>
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	e008      	b.n	8006cdc <_printf_common+0xa8>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	4652      	mov	r2, sl
 8006cce:	4641      	mov	r1, r8
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	47c8      	blx	r9
 8006cd4:	3001      	adds	r0, #1
 8006cd6:	d103      	bne.n	8006ce0 <_printf_common+0xac>
 8006cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce0:	3501      	adds	r5, #1
 8006ce2:	e7c6      	b.n	8006c72 <_printf_common+0x3e>
 8006ce4:	18e1      	adds	r1, r4, r3
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	2030      	movs	r0, #48	@ 0x30
 8006cea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cee:	4422      	add	r2, r4
 8006cf0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cf4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cf8:	3302      	adds	r3, #2
 8006cfa:	e7c7      	b.n	8006c8c <_printf_common+0x58>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	4622      	mov	r2, r4
 8006d00:	4641      	mov	r1, r8
 8006d02:	4638      	mov	r0, r7
 8006d04:	47c8      	blx	r9
 8006d06:	3001      	adds	r0, #1
 8006d08:	d0e6      	beq.n	8006cd8 <_printf_common+0xa4>
 8006d0a:	3601      	adds	r6, #1
 8006d0c:	e7d9      	b.n	8006cc2 <_printf_common+0x8e>
	...

08006d10 <_printf_i>:
 8006d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d14:	7e0f      	ldrb	r7, [r1, #24]
 8006d16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d18:	2f78      	cmp	r7, #120	@ 0x78
 8006d1a:	4691      	mov	r9, r2
 8006d1c:	4680      	mov	r8, r0
 8006d1e:	460c      	mov	r4, r1
 8006d20:	469a      	mov	sl, r3
 8006d22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d26:	d807      	bhi.n	8006d38 <_printf_i+0x28>
 8006d28:	2f62      	cmp	r7, #98	@ 0x62
 8006d2a:	d80a      	bhi.n	8006d42 <_printf_i+0x32>
 8006d2c:	2f00      	cmp	r7, #0
 8006d2e:	f000 80d1 	beq.w	8006ed4 <_printf_i+0x1c4>
 8006d32:	2f58      	cmp	r7, #88	@ 0x58
 8006d34:	f000 80b8 	beq.w	8006ea8 <_printf_i+0x198>
 8006d38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d40:	e03a      	b.n	8006db8 <_printf_i+0xa8>
 8006d42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d46:	2b15      	cmp	r3, #21
 8006d48:	d8f6      	bhi.n	8006d38 <_printf_i+0x28>
 8006d4a:	a101      	add	r1, pc, #4	@ (adr r1, 8006d50 <_printf_i+0x40>)
 8006d4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d50:	08006da9 	.word	0x08006da9
 8006d54:	08006dbd 	.word	0x08006dbd
 8006d58:	08006d39 	.word	0x08006d39
 8006d5c:	08006d39 	.word	0x08006d39
 8006d60:	08006d39 	.word	0x08006d39
 8006d64:	08006d39 	.word	0x08006d39
 8006d68:	08006dbd 	.word	0x08006dbd
 8006d6c:	08006d39 	.word	0x08006d39
 8006d70:	08006d39 	.word	0x08006d39
 8006d74:	08006d39 	.word	0x08006d39
 8006d78:	08006d39 	.word	0x08006d39
 8006d7c:	08006ebb 	.word	0x08006ebb
 8006d80:	08006de7 	.word	0x08006de7
 8006d84:	08006e75 	.word	0x08006e75
 8006d88:	08006d39 	.word	0x08006d39
 8006d8c:	08006d39 	.word	0x08006d39
 8006d90:	08006edd 	.word	0x08006edd
 8006d94:	08006d39 	.word	0x08006d39
 8006d98:	08006de7 	.word	0x08006de7
 8006d9c:	08006d39 	.word	0x08006d39
 8006da0:	08006d39 	.word	0x08006d39
 8006da4:	08006e7d 	.word	0x08006e7d
 8006da8:	6833      	ldr	r3, [r6, #0]
 8006daa:	1d1a      	adds	r2, r3, #4
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	6032      	str	r2, [r6, #0]
 8006db0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006db4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006db8:	2301      	movs	r3, #1
 8006dba:	e09c      	b.n	8006ef6 <_printf_i+0x1e6>
 8006dbc:	6833      	ldr	r3, [r6, #0]
 8006dbe:	6820      	ldr	r0, [r4, #0]
 8006dc0:	1d19      	adds	r1, r3, #4
 8006dc2:	6031      	str	r1, [r6, #0]
 8006dc4:	0606      	lsls	r6, r0, #24
 8006dc6:	d501      	bpl.n	8006dcc <_printf_i+0xbc>
 8006dc8:	681d      	ldr	r5, [r3, #0]
 8006dca:	e003      	b.n	8006dd4 <_printf_i+0xc4>
 8006dcc:	0645      	lsls	r5, r0, #25
 8006dce:	d5fb      	bpl.n	8006dc8 <_printf_i+0xb8>
 8006dd0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006dd4:	2d00      	cmp	r5, #0
 8006dd6:	da03      	bge.n	8006de0 <_printf_i+0xd0>
 8006dd8:	232d      	movs	r3, #45	@ 0x2d
 8006dda:	426d      	negs	r5, r5
 8006ddc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006de0:	4858      	ldr	r0, [pc, #352]	@ (8006f44 <_printf_i+0x234>)
 8006de2:	230a      	movs	r3, #10
 8006de4:	e011      	b.n	8006e0a <_printf_i+0xfa>
 8006de6:	6821      	ldr	r1, [r4, #0]
 8006de8:	6833      	ldr	r3, [r6, #0]
 8006dea:	0608      	lsls	r0, r1, #24
 8006dec:	f853 5b04 	ldr.w	r5, [r3], #4
 8006df0:	d402      	bmi.n	8006df8 <_printf_i+0xe8>
 8006df2:	0649      	lsls	r1, r1, #25
 8006df4:	bf48      	it	mi
 8006df6:	b2ad      	uxthmi	r5, r5
 8006df8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dfa:	4852      	ldr	r0, [pc, #328]	@ (8006f44 <_printf_i+0x234>)
 8006dfc:	6033      	str	r3, [r6, #0]
 8006dfe:	bf14      	ite	ne
 8006e00:	230a      	movne	r3, #10
 8006e02:	2308      	moveq	r3, #8
 8006e04:	2100      	movs	r1, #0
 8006e06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e0a:	6866      	ldr	r6, [r4, #4]
 8006e0c:	60a6      	str	r6, [r4, #8]
 8006e0e:	2e00      	cmp	r6, #0
 8006e10:	db05      	blt.n	8006e1e <_printf_i+0x10e>
 8006e12:	6821      	ldr	r1, [r4, #0]
 8006e14:	432e      	orrs	r6, r5
 8006e16:	f021 0104 	bic.w	r1, r1, #4
 8006e1a:	6021      	str	r1, [r4, #0]
 8006e1c:	d04b      	beq.n	8006eb6 <_printf_i+0x1a6>
 8006e1e:	4616      	mov	r6, r2
 8006e20:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e24:	fb03 5711 	mls	r7, r3, r1, r5
 8006e28:	5dc7      	ldrb	r7, [r0, r7]
 8006e2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e2e:	462f      	mov	r7, r5
 8006e30:	42bb      	cmp	r3, r7
 8006e32:	460d      	mov	r5, r1
 8006e34:	d9f4      	bls.n	8006e20 <_printf_i+0x110>
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	d10b      	bne.n	8006e52 <_printf_i+0x142>
 8006e3a:	6823      	ldr	r3, [r4, #0]
 8006e3c:	07df      	lsls	r7, r3, #31
 8006e3e:	d508      	bpl.n	8006e52 <_printf_i+0x142>
 8006e40:	6923      	ldr	r3, [r4, #16]
 8006e42:	6861      	ldr	r1, [r4, #4]
 8006e44:	4299      	cmp	r1, r3
 8006e46:	bfde      	ittt	le
 8006e48:	2330      	movle	r3, #48	@ 0x30
 8006e4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e52:	1b92      	subs	r2, r2, r6
 8006e54:	6122      	str	r2, [r4, #16]
 8006e56:	f8cd a000 	str.w	sl, [sp]
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	aa03      	add	r2, sp, #12
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4640      	mov	r0, r8
 8006e62:	f7ff fee7 	bl	8006c34 <_printf_common>
 8006e66:	3001      	adds	r0, #1
 8006e68:	d14a      	bne.n	8006f00 <_printf_i+0x1f0>
 8006e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e6e:	b004      	add	sp, #16
 8006e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	f043 0320 	orr.w	r3, r3, #32
 8006e7a:	6023      	str	r3, [r4, #0]
 8006e7c:	4832      	ldr	r0, [pc, #200]	@ (8006f48 <_printf_i+0x238>)
 8006e7e:	2778      	movs	r7, #120	@ 0x78
 8006e80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e84:	6823      	ldr	r3, [r4, #0]
 8006e86:	6831      	ldr	r1, [r6, #0]
 8006e88:	061f      	lsls	r7, r3, #24
 8006e8a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e8e:	d402      	bmi.n	8006e96 <_printf_i+0x186>
 8006e90:	065f      	lsls	r7, r3, #25
 8006e92:	bf48      	it	mi
 8006e94:	b2ad      	uxthmi	r5, r5
 8006e96:	6031      	str	r1, [r6, #0]
 8006e98:	07d9      	lsls	r1, r3, #31
 8006e9a:	bf44      	itt	mi
 8006e9c:	f043 0320 	orrmi.w	r3, r3, #32
 8006ea0:	6023      	strmi	r3, [r4, #0]
 8006ea2:	b11d      	cbz	r5, 8006eac <_printf_i+0x19c>
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	e7ad      	b.n	8006e04 <_printf_i+0xf4>
 8006ea8:	4826      	ldr	r0, [pc, #152]	@ (8006f44 <_printf_i+0x234>)
 8006eaa:	e7e9      	b.n	8006e80 <_printf_i+0x170>
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	f023 0320 	bic.w	r3, r3, #32
 8006eb2:	6023      	str	r3, [r4, #0]
 8006eb4:	e7f6      	b.n	8006ea4 <_printf_i+0x194>
 8006eb6:	4616      	mov	r6, r2
 8006eb8:	e7bd      	b.n	8006e36 <_printf_i+0x126>
 8006eba:	6833      	ldr	r3, [r6, #0]
 8006ebc:	6825      	ldr	r5, [r4, #0]
 8006ebe:	6961      	ldr	r1, [r4, #20]
 8006ec0:	1d18      	adds	r0, r3, #4
 8006ec2:	6030      	str	r0, [r6, #0]
 8006ec4:	062e      	lsls	r6, r5, #24
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	d501      	bpl.n	8006ece <_printf_i+0x1be>
 8006eca:	6019      	str	r1, [r3, #0]
 8006ecc:	e002      	b.n	8006ed4 <_printf_i+0x1c4>
 8006ece:	0668      	lsls	r0, r5, #25
 8006ed0:	d5fb      	bpl.n	8006eca <_printf_i+0x1ba>
 8006ed2:	8019      	strh	r1, [r3, #0]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	6123      	str	r3, [r4, #16]
 8006ed8:	4616      	mov	r6, r2
 8006eda:	e7bc      	b.n	8006e56 <_printf_i+0x146>
 8006edc:	6833      	ldr	r3, [r6, #0]
 8006ede:	1d1a      	adds	r2, r3, #4
 8006ee0:	6032      	str	r2, [r6, #0]
 8006ee2:	681e      	ldr	r6, [r3, #0]
 8006ee4:	6862      	ldr	r2, [r4, #4]
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7f9 f971 	bl	80001d0 <memchr>
 8006eee:	b108      	cbz	r0, 8006ef4 <_printf_i+0x1e4>
 8006ef0:	1b80      	subs	r0, r0, r6
 8006ef2:	6060      	str	r0, [r4, #4]
 8006ef4:	6863      	ldr	r3, [r4, #4]
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006efe:	e7aa      	b.n	8006e56 <_printf_i+0x146>
 8006f00:	6923      	ldr	r3, [r4, #16]
 8006f02:	4632      	mov	r2, r6
 8006f04:	4649      	mov	r1, r9
 8006f06:	4640      	mov	r0, r8
 8006f08:	47d0      	blx	sl
 8006f0a:	3001      	adds	r0, #1
 8006f0c:	d0ad      	beq.n	8006e6a <_printf_i+0x15a>
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	079b      	lsls	r3, r3, #30
 8006f12:	d413      	bmi.n	8006f3c <_printf_i+0x22c>
 8006f14:	68e0      	ldr	r0, [r4, #12]
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	4298      	cmp	r0, r3
 8006f1a:	bfb8      	it	lt
 8006f1c:	4618      	movlt	r0, r3
 8006f1e:	e7a6      	b.n	8006e6e <_printf_i+0x15e>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4632      	mov	r2, r6
 8006f24:	4649      	mov	r1, r9
 8006f26:	4640      	mov	r0, r8
 8006f28:	47d0      	blx	sl
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d09d      	beq.n	8006e6a <_printf_i+0x15a>
 8006f2e:	3501      	adds	r5, #1
 8006f30:	68e3      	ldr	r3, [r4, #12]
 8006f32:	9903      	ldr	r1, [sp, #12]
 8006f34:	1a5b      	subs	r3, r3, r1
 8006f36:	42ab      	cmp	r3, r5
 8006f38:	dcf2      	bgt.n	8006f20 <_printf_i+0x210>
 8006f3a:	e7eb      	b.n	8006f14 <_printf_i+0x204>
 8006f3c:	2500      	movs	r5, #0
 8006f3e:	f104 0619 	add.w	r6, r4, #25
 8006f42:	e7f5      	b.n	8006f30 <_printf_i+0x220>
 8006f44:	080081dd 	.word	0x080081dd
 8006f48:	080081ee 	.word	0x080081ee

08006f4c <memmove>:
 8006f4c:	4288      	cmp	r0, r1
 8006f4e:	b510      	push	{r4, lr}
 8006f50:	eb01 0402 	add.w	r4, r1, r2
 8006f54:	d902      	bls.n	8006f5c <memmove+0x10>
 8006f56:	4284      	cmp	r4, r0
 8006f58:	4623      	mov	r3, r4
 8006f5a:	d807      	bhi.n	8006f6c <memmove+0x20>
 8006f5c:	1e43      	subs	r3, r0, #1
 8006f5e:	42a1      	cmp	r1, r4
 8006f60:	d008      	beq.n	8006f74 <memmove+0x28>
 8006f62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f6a:	e7f8      	b.n	8006f5e <memmove+0x12>
 8006f6c:	4402      	add	r2, r0
 8006f6e:	4601      	mov	r1, r0
 8006f70:	428a      	cmp	r2, r1
 8006f72:	d100      	bne.n	8006f76 <memmove+0x2a>
 8006f74:	bd10      	pop	{r4, pc}
 8006f76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f7e:	e7f7      	b.n	8006f70 <memmove+0x24>

08006f80 <_sbrk_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	4d06      	ldr	r5, [pc, #24]	@ (8006f9c <_sbrk_r+0x1c>)
 8006f84:	2300      	movs	r3, #0
 8006f86:	4604      	mov	r4, r0
 8006f88:	4608      	mov	r0, r1
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	f7fc f86a 	bl	8003064 <_sbrk>
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d102      	bne.n	8006f9a <_sbrk_r+0x1a>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	b103      	cbz	r3, 8006f9a <_sbrk_r+0x1a>
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	20000580 	.word	0x20000580

08006fa0 <_realloc_r>:
 8006fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa4:	4607      	mov	r7, r0
 8006fa6:	4614      	mov	r4, r2
 8006fa8:	460d      	mov	r5, r1
 8006faa:	b921      	cbnz	r1, 8006fb6 <_realloc_r+0x16>
 8006fac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	f7ff bc5b 	b.w	800686c <_malloc_r>
 8006fb6:	b92a      	cbnz	r2, 8006fc4 <_realloc_r+0x24>
 8006fb8:	f7ff fbec 	bl	8006794 <_free_r>
 8006fbc:	4625      	mov	r5, r4
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc4:	f000 f81a 	bl	8006ffc <_malloc_usable_size_r>
 8006fc8:	4284      	cmp	r4, r0
 8006fca:	4606      	mov	r6, r0
 8006fcc:	d802      	bhi.n	8006fd4 <_realloc_r+0x34>
 8006fce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006fd2:	d8f4      	bhi.n	8006fbe <_realloc_r+0x1e>
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	4638      	mov	r0, r7
 8006fd8:	f7ff fc48 	bl	800686c <_malloc_r>
 8006fdc:	4680      	mov	r8, r0
 8006fde:	b908      	cbnz	r0, 8006fe4 <_realloc_r+0x44>
 8006fe0:	4645      	mov	r5, r8
 8006fe2:	e7ec      	b.n	8006fbe <_realloc_r+0x1e>
 8006fe4:	42b4      	cmp	r4, r6
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	bf28      	it	cs
 8006fec:	4632      	movcs	r2, r6
 8006fee:	f7ff fbc3 	bl	8006778 <memcpy>
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	4638      	mov	r0, r7
 8006ff6:	f7ff fbcd 	bl	8006794 <_free_r>
 8006ffa:	e7f1      	b.n	8006fe0 <_realloc_r+0x40>

08006ffc <_malloc_usable_size_r>:
 8006ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007000:	1f18      	subs	r0, r3, #4
 8007002:	2b00      	cmp	r3, #0
 8007004:	bfbc      	itt	lt
 8007006:	580b      	ldrlt	r3, [r1, r0]
 8007008:	18c0      	addlt	r0, r0, r3
 800700a:	4770      	bx	lr
 800700c:	0000      	movs	r0, r0
	...

08007010 <cos>:
 8007010:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007012:	ec53 2b10 	vmov	r2, r3, d0
 8007016:	4826      	ldr	r0, [pc, #152]	@ (80070b0 <cos+0xa0>)
 8007018:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800701c:	4281      	cmp	r1, r0
 800701e:	d806      	bhi.n	800702e <cos+0x1e>
 8007020:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80070a8 <cos+0x98>
 8007024:	b005      	add	sp, #20
 8007026:	f85d eb04 	ldr.w	lr, [sp], #4
 800702a:	f000 b899 	b.w	8007160 <__kernel_cos>
 800702e:	4821      	ldr	r0, [pc, #132]	@ (80070b4 <cos+0xa4>)
 8007030:	4281      	cmp	r1, r0
 8007032:	d908      	bls.n	8007046 <cos+0x36>
 8007034:	4610      	mov	r0, r2
 8007036:	4619      	mov	r1, r3
 8007038:	f7f9 f91e 	bl	8000278 <__aeabi_dsub>
 800703c:	ec41 0b10 	vmov	d0, r0, r1
 8007040:	b005      	add	sp, #20
 8007042:	f85d fb04 	ldr.w	pc, [sp], #4
 8007046:	4668      	mov	r0, sp
 8007048:	f000 fa0e 	bl	8007468 <__ieee754_rem_pio2>
 800704c:	f000 0003 	and.w	r0, r0, #3
 8007050:	2801      	cmp	r0, #1
 8007052:	d00b      	beq.n	800706c <cos+0x5c>
 8007054:	2802      	cmp	r0, #2
 8007056:	d015      	beq.n	8007084 <cos+0x74>
 8007058:	b9d8      	cbnz	r0, 8007092 <cos+0x82>
 800705a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800705e:	ed9d 0b00 	vldr	d0, [sp]
 8007062:	f000 f87d 	bl	8007160 <__kernel_cos>
 8007066:	ec51 0b10 	vmov	r0, r1, d0
 800706a:	e7e7      	b.n	800703c <cos+0x2c>
 800706c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007070:	ed9d 0b00 	vldr	d0, [sp]
 8007074:	f000 f93c 	bl	80072f0 <__kernel_sin>
 8007078:	ec53 2b10 	vmov	r2, r3, d0
 800707c:	4610      	mov	r0, r2
 800707e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007082:	e7db      	b.n	800703c <cos+0x2c>
 8007084:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007088:	ed9d 0b00 	vldr	d0, [sp]
 800708c:	f000 f868 	bl	8007160 <__kernel_cos>
 8007090:	e7f2      	b.n	8007078 <cos+0x68>
 8007092:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007096:	ed9d 0b00 	vldr	d0, [sp]
 800709a:	2001      	movs	r0, #1
 800709c:	f000 f928 	bl	80072f0 <__kernel_sin>
 80070a0:	e7e1      	b.n	8007066 <cos+0x56>
 80070a2:	bf00      	nop
 80070a4:	f3af 8000 	nop.w
	...
 80070b0:	3fe921fb 	.word	0x3fe921fb
 80070b4:	7fefffff 	.word	0x7fefffff

080070b8 <sin>:
 80070b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070ba:	ec53 2b10 	vmov	r2, r3, d0
 80070be:	4826      	ldr	r0, [pc, #152]	@ (8007158 <sin+0xa0>)
 80070c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80070c4:	4281      	cmp	r1, r0
 80070c6:	d807      	bhi.n	80070d8 <sin+0x20>
 80070c8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007150 <sin+0x98>
 80070cc:	2000      	movs	r0, #0
 80070ce:	b005      	add	sp, #20
 80070d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070d4:	f000 b90c 	b.w	80072f0 <__kernel_sin>
 80070d8:	4820      	ldr	r0, [pc, #128]	@ (800715c <sin+0xa4>)
 80070da:	4281      	cmp	r1, r0
 80070dc:	d908      	bls.n	80070f0 <sin+0x38>
 80070de:	4610      	mov	r0, r2
 80070e0:	4619      	mov	r1, r3
 80070e2:	f7f9 f8c9 	bl	8000278 <__aeabi_dsub>
 80070e6:	ec41 0b10 	vmov	d0, r0, r1
 80070ea:	b005      	add	sp, #20
 80070ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80070f0:	4668      	mov	r0, sp
 80070f2:	f000 f9b9 	bl	8007468 <__ieee754_rem_pio2>
 80070f6:	f000 0003 	and.w	r0, r0, #3
 80070fa:	2801      	cmp	r0, #1
 80070fc:	d00c      	beq.n	8007118 <sin+0x60>
 80070fe:	2802      	cmp	r0, #2
 8007100:	d011      	beq.n	8007126 <sin+0x6e>
 8007102:	b9e8      	cbnz	r0, 8007140 <sin+0x88>
 8007104:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007108:	ed9d 0b00 	vldr	d0, [sp]
 800710c:	2001      	movs	r0, #1
 800710e:	f000 f8ef 	bl	80072f0 <__kernel_sin>
 8007112:	ec51 0b10 	vmov	r0, r1, d0
 8007116:	e7e6      	b.n	80070e6 <sin+0x2e>
 8007118:	ed9d 1b02 	vldr	d1, [sp, #8]
 800711c:	ed9d 0b00 	vldr	d0, [sp]
 8007120:	f000 f81e 	bl	8007160 <__kernel_cos>
 8007124:	e7f5      	b.n	8007112 <sin+0x5a>
 8007126:	ed9d 1b02 	vldr	d1, [sp, #8]
 800712a:	ed9d 0b00 	vldr	d0, [sp]
 800712e:	2001      	movs	r0, #1
 8007130:	f000 f8de 	bl	80072f0 <__kernel_sin>
 8007134:	ec53 2b10 	vmov	r2, r3, d0
 8007138:	4610      	mov	r0, r2
 800713a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800713e:	e7d2      	b.n	80070e6 <sin+0x2e>
 8007140:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007144:	ed9d 0b00 	vldr	d0, [sp]
 8007148:	f000 f80a 	bl	8007160 <__kernel_cos>
 800714c:	e7f2      	b.n	8007134 <sin+0x7c>
 800714e:	bf00      	nop
	...
 8007158:	3fe921fb 	.word	0x3fe921fb
 800715c:	7fefffff 	.word	0x7fefffff

08007160 <__kernel_cos>:
 8007160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	ec57 6b10 	vmov	r6, r7, d0
 8007168:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800716c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007170:	ed8d 1b00 	vstr	d1, [sp]
 8007174:	d206      	bcs.n	8007184 <__kernel_cos+0x24>
 8007176:	4630      	mov	r0, r6
 8007178:	4639      	mov	r1, r7
 800717a:	f7f9 fccf 	bl	8000b1c <__aeabi_d2iz>
 800717e:	2800      	cmp	r0, #0
 8007180:	f000 8088 	beq.w	8007294 <__kernel_cos+0x134>
 8007184:	4632      	mov	r2, r6
 8007186:	463b      	mov	r3, r7
 8007188:	4630      	mov	r0, r6
 800718a:	4639      	mov	r1, r7
 800718c:	f7f9 fa2c 	bl	80005e8 <__aeabi_dmul>
 8007190:	4b51      	ldr	r3, [pc, #324]	@ (80072d8 <__kernel_cos+0x178>)
 8007192:	2200      	movs	r2, #0
 8007194:	4604      	mov	r4, r0
 8007196:	460d      	mov	r5, r1
 8007198:	f7f9 fa26 	bl	80005e8 <__aeabi_dmul>
 800719c:	a340      	add	r3, pc, #256	@ (adr r3, 80072a0 <__kernel_cos+0x140>)
 800719e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a2:	4682      	mov	sl, r0
 80071a4:	468b      	mov	fp, r1
 80071a6:	4620      	mov	r0, r4
 80071a8:	4629      	mov	r1, r5
 80071aa:	f7f9 fa1d 	bl	80005e8 <__aeabi_dmul>
 80071ae:	a33e      	add	r3, pc, #248	@ (adr r3, 80072a8 <__kernel_cos+0x148>)
 80071b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b4:	f7f9 f862 	bl	800027c <__adddf3>
 80071b8:	4622      	mov	r2, r4
 80071ba:	462b      	mov	r3, r5
 80071bc:	f7f9 fa14 	bl	80005e8 <__aeabi_dmul>
 80071c0:	a33b      	add	r3, pc, #236	@ (adr r3, 80072b0 <__kernel_cos+0x150>)
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	f7f9 f857 	bl	8000278 <__aeabi_dsub>
 80071ca:	4622      	mov	r2, r4
 80071cc:	462b      	mov	r3, r5
 80071ce:	f7f9 fa0b 	bl	80005e8 <__aeabi_dmul>
 80071d2:	a339      	add	r3, pc, #228	@ (adr r3, 80072b8 <__kernel_cos+0x158>)
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	f7f9 f850 	bl	800027c <__adddf3>
 80071dc:	4622      	mov	r2, r4
 80071de:	462b      	mov	r3, r5
 80071e0:	f7f9 fa02 	bl	80005e8 <__aeabi_dmul>
 80071e4:	a336      	add	r3, pc, #216	@ (adr r3, 80072c0 <__kernel_cos+0x160>)
 80071e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ea:	f7f9 f845 	bl	8000278 <__aeabi_dsub>
 80071ee:	4622      	mov	r2, r4
 80071f0:	462b      	mov	r3, r5
 80071f2:	f7f9 f9f9 	bl	80005e8 <__aeabi_dmul>
 80071f6:	a334      	add	r3, pc, #208	@ (adr r3, 80072c8 <__kernel_cos+0x168>)
 80071f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fc:	f7f9 f83e 	bl	800027c <__adddf3>
 8007200:	4622      	mov	r2, r4
 8007202:	462b      	mov	r3, r5
 8007204:	f7f9 f9f0 	bl	80005e8 <__aeabi_dmul>
 8007208:	4622      	mov	r2, r4
 800720a:	462b      	mov	r3, r5
 800720c:	f7f9 f9ec 	bl	80005e8 <__aeabi_dmul>
 8007210:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007214:	4604      	mov	r4, r0
 8007216:	460d      	mov	r5, r1
 8007218:	4630      	mov	r0, r6
 800721a:	4639      	mov	r1, r7
 800721c:	f7f9 f9e4 	bl	80005e8 <__aeabi_dmul>
 8007220:	460b      	mov	r3, r1
 8007222:	4602      	mov	r2, r0
 8007224:	4629      	mov	r1, r5
 8007226:	4620      	mov	r0, r4
 8007228:	f7f9 f826 	bl	8000278 <__aeabi_dsub>
 800722c:	4b2b      	ldr	r3, [pc, #172]	@ (80072dc <__kernel_cos+0x17c>)
 800722e:	4598      	cmp	r8, r3
 8007230:	4606      	mov	r6, r0
 8007232:	460f      	mov	r7, r1
 8007234:	d810      	bhi.n	8007258 <__kernel_cos+0xf8>
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	4650      	mov	r0, sl
 800723c:	4659      	mov	r1, fp
 800723e:	f7f9 f81b 	bl	8000278 <__aeabi_dsub>
 8007242:	460b      	mov	r3, r1
 8007244:	4926      	ldr	r1, [pc, #152]	@ (80072e0 <__kernel_cos+0x180>)
 8007246:	4602      	mov	r2, r0
 8007248:	2000      	movs	r0, #0
 800724a:	f7f9 f815 	bl	8000278 <__aeabi_dsub>
 800724e:	ec41 0b10 	vmov	d0, r0, r1
 8007252:	b003      	add	sp, #12
 8007254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007258:	4b22      	ldr	r3, [pc, #136]	@ (80072e4 <__kernel_cos+0x184>)
 800725a:	4921      	ldr	r1, [pc, #132]	@ (80072e0 <__kernel_cos+0x180>)
 800725c:	4598      	cmp	r8, r3
 800725e:	bf8c      	ite	hi
 8007260:	4d21      	ldrhi	r5, [pc, #132]	@ (80072e8 <__kernel_cos+0x188>)
 8007262:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007266:	2400      	movs	r4, #0
 8007268:	4622      	mov	r2, r4
 800726a:	462b      	mov	r3, r5
 800726c:	2000      	movs	r0, #0
 800726e:	f7f9 f803 	bl	8000278 <__aeabi_dsub>
 8007272:	4622      	mov	r2, r4
 8007274:	4680      	mov	r8, r0
 8007276:	4689      	mov	r9, r1
 8007278:	462b      	mov	r3, r5
 800727a:	4650      	mov	r0, sl
 800727c:	4659      	mov	r1, fp
 800727e:	f7f8 fffb 	bl	8000278 <__aeabi_dsub>
 8007282:	4632      	mov	r2, r6
 8007284:	463b      	mov	r3, r7
 8007286:	f7f8 fff7 	bl	8000278 <__aeabi_dsub>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	4640      	mov	r0, r8
 8007290:	4649      	mov	r1, r9
 8007292:	e7da      	b.n	800724a <__kernel_cos+0xea>
 8007294:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80072d0 <__kernel_cos+0x170>
 8007298:	e7db      	b.n	8007252 <__kernel_cos+0xf2>
 800729a:	bf00      	nop
 800729c:	f3af 8000 	nop.w
 80072a0:	be8838d4 	.word	0xbe8838d4
 80072a4:	bda8fae9 	.word	0xbda8fae9
 80072a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80072ac:	3e21ee9e 	.word	0x3e21ee9e
 80072b0:	809c52ad 	.word	0x809c52ad
 80072b4:	3e927e4f 	.word	0x3e927e4f
 80072b8:	19cb1590 	.word	0x19cb1590
 80072bc:	3efa01a0 	.word	0x3efa01a0
 80072c0:	16c15177 	.word	0x16c15177
 80072c4:	3f56c16c 	.word	0x3f56c16c
 80072c8:	5555554c 	.word	0x5555554c
 80072cc:	3fa55555 	.word	0x3fa55555
 80072d0:	00000000 	.word	0x00000000
 80072d4:	3ff00000 	.word	0x3ff00000
 80072d8:	3fe00000 	.word	0x3fe00000
 80072dc:	3fd33332 	.word	0x3fd33332
 80072e0:	3ff00000 	.word	0x3ff00000
 80072e4:	3fe90000 	.word	0x3fe90000
 80072e8:	3fd20000 	.word	0x3fd20000
 80072ec:	00000000 	.word	0x00000000

080072f0 <__kernel_sin>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	ec55 4b10 	vmov	r4, r5, d0
 80072f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80072fc:	b085      	sub	sp, #20
 80072fe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007302:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007306:	4680      	mov	r8, r0
 8007308:	d205      	bcs.n	8007316 <__kernel_sin+0x26>
 800730a:	4620      	mov	r0, r4
 800730c:	4629      	mov	r1, r5
 800730e:	f7f9 fc05 	bl	8000b1c <__aeabi_d2iz>
 8007312:	2800      	cmp	r0, #0
 8007314:	d052      	beq.n	80073bc <__kernel_sin+0xcc>
 8007316:	4622      	mov	r2, r4
 8007318:	462b      	mov	r3, r5
 800731a:	4620      	mov	r0, r4
 800731c:	4629      	mov	r1, r5
 800731e:	f7f9 f963 	bl	80005e8 <__aeabi_dmul>
 8007322:	4682      	mov	sl, r0
 8007324:	468b      	mov	fp, r1
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	4620      	mov	r0, r4
 800732c:	4629      	mov	r1, r5
 800732e:	f7f9 f95b 	bl	80005e8 <__aeabi_dmul>
 8007332:	a342      	add	r3, pc, #264	@ (adr r3, 800743c <__kernel_sin+0x14c>)
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	e9cd 0100 	strd	r0, r1, [sp]
 800733c:	4650      	mov	r0, sl
 800733e:	4659      	mov	r1, fp
 8007340:	f7f9 f952 	bl	80005e8 <__aeabi_dmul>
 8007344:	a33f      	add	r3, pc, #252	@ (adr r3, 8007444 <__kernel_sin+0x154>)
 8007346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734a:	f7f8 ff95 	bl	8000278 <__aeabi_dsub>
 800734e:	4652      	mov	r2, sl
 8007350:	465b      	mov	r3, fp
 8007352:	f7f9 f949 	bl	80005e8 <__aeabi_dmul>
 8007356:	a33d      	add	r3, pc, #244	@ (adr r3, 800744c <__kernel_sin+0x15c>)
 8007358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735c:	f7f8 ff8e 	bl	800027c <__adddf3>
 8007360:	4652      	mov	r2, sl
 8007362:	465b      	mov	r3, fp
 8007364:	f7f9 f940 	bl	80005e8 <__aeabi_dmul>
 8007368:	a33a      	add	r3, pc, #232	@ (adr r3, 8007454 <__kernel_sin+0x164>)
 800736a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736e:	f7f8 ff83 	bl	8000278 <__aeabi_dsub>
 8007372:	4652      	mov	r2, sl
 8007374:	465b      	mov	r3, fp
 8007376:	f7f9 f937 	bl	80005e8 <__aeabi_dmul>
 800737a:	a338      	add	r3, pc, #224	@ (adr r3, 800745c <__kernel_sin+0x16c>)
 800737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007380:	f7f8 ff7c 	bl	800027c <__adddf3>
 8007384:	4606      	mov	r6, r0
 8007386:	460f      	mov	r7, r1
 8007388:	f1b8 0f00 	cmp.w	r8, #0
 800738c:	d11b      	bne.n	80073c6 <__kernel_sin+0xd6>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	4650      	mov	r0, sl
 8007394:	4659      	mov	r1, fp
 8007396:	f7f9 f927 	bl	80005e8 <__aeabi_dmul>
 800739a:	a325      	add	r3, pc, #148	@ (adr r3, 8007430 <__kernel_sin+0x140>)
 800739c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a0:	f7f8 ff6a 	bl	8000278 <__aeabi_dsub>
 80073a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073a8:	f7f9 f91e 	bl	80005e8 <__aeabi_dmul>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4620      	mov	r0, r4
 80073b2:	4629      	mov	r1, r5
 80073b4:	f7f8 ff62 	bl	800027c <__adddf3>
 80073b8:	4604      	mov	r4, r0
 80073ba:	460d      	mov	r5, r1
 80073bc:	ec45 4b10 	vmov	d0, r4, r5
 80073c0:	b005      	add	sp, #20
 80073c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007438 <__kernel_sin+0x148>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	f7f9 f90b 	bl	80005e8 <__aeabi_dmul>
 80073d2:	4632      	mov	r2, r6
 80073d4:	4680      	mov	r8, r0
 80073d6:	4689      	mov	r9, r1
 80073d8:	463b      	mov	r3, r7
 80073da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073de:	f7f9 f903 	bl	80005e8 <__aeabi_dmul>
 80073e2:	4602      	mov	r2, r0
 80073e4:	460b      	mov	r3, r1
 80073e6:	4640      	mov	r0, r8
 80073e8:	4649      	mov	r1, r9
 80073ea:	f7f8 ff45 	bl	8000278 <__aeabi_dsub>
 80073ee:	4652      	mov	r2, sl
 80073f0:	465b      	mov	r3, fp
 80073f2:	f7f9 f8f9 	bl	80005e8 <__aeabi_dmul>
 80073f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073fa:	f7f8 ff3d 	bl	8000278 <__aeabi_dsub>
 80073fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8007430 <__kernel_sin+0x140>)
 8007400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007404:	4606      	mov	r6, r0
 8007406:	460f      	mov	r7, r1
 8007408:	e9dd 0100 	ldrd	r0, r1, [sp]
 800740c:	f7f9 f8ec 	bl	80005e8 <__aeabi_dmul>
 8007410:	4602      	mov	r2, r0
 8007412:	460b      	mov	r3, r1
 8007414:	4630      	mov	r0, r6
 8007416:	4639      	mov	r1, r7
 8007418:	f7f8 ff30 	bl	800027c <__adddf3>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	4620      	mov	r0, r4
 8007422:	4629      	mov	r1, r5
 8007424:	f7f8 ff28 	bl	8000278 <__aeabi_dsub>
 8007428:	e7c6      	b.n	80073b8 <__kernel_sin+0xc8>
 800742a:	bf00      	nop
 800742c:	f3af 8000 	nop.w
 8007430:	55555549 	.word	0x55555549
 8007434:	3fc55555 	.word	0x3fc55555
 8007438:	3fe00000 	.word	0x3fe00000
 800743c:	5acfd57c 	.word	0x5acfd57c
 8007440:	3de5d93a 	.word	0x3de5d93a
 8007444:	8a2b9ceb 	.word	0x8a2b9ceb
 8007448:	3e5ae5e6 	.word	0x3e5ae5e6
 800744c:	57b1fe7d 	.word	0x57b1fe7d
 8007450:	3ec71de3 	.word	0x3ec71de3
 8007454:	19c161d5 	.word	0x19c161d5
 8007458:	3f2a01a0 	.word	0x3f2a01a0
 800745c:	1110f8a6 	.word	0x1110f8a6
 8007460:	3f811111 	.word	0x3f811111
 8007464:	00000000 	.word	0x00000000

08007468 <__ieee754_rem_pio2>:
 8007468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800746c:	ec57 6b10 	vmov	r6, r7, d0
 8007470:	4bc5      	ldr	r3, [pc, #788]	@ (8007788 <__ieee754_rem_pio2+0x320>)
 8007472:	b08d      	sub	sp, #52	@ 0x34
 8007474:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007478:	4598      	cmp	r8, r3
 800747a:	4604      	mov	r4, r0
 800747c:	9704      	str	r7, [sp, #16]
 800747e:	d807      	bhi.n	8007490 <__ieee754_rem_pio2+0x28>
 8007480:	2200      	movs	r2, #0
 8007482:	2300      	movs	r3, #0
 8007484:	ed80 0b00 	vstr	d0, [r0]
 8007488:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800748c:	2500      	movs	r5, #0
 800748e:	e028      	b.n	80074e2 <__ieee754_rem_pio2+0x7a>
 8007490:	4bbe      	ldr	r3, [pc, #760]	@ (800778c <__ieee754_rem_pio2+0x324>)
 8007492:	4598      	cmp	r8, r3
 8007494:	d878      	bhi.n	8007588 <__ieee754_rem_pio2+0x120>
 8007496:	9b04      	ldr	r3, [sp, #16]
 8007498:	4dbd      	ldr	r5, [pc, #756]	@ (8007790 <__ieee754_rem_pio2+0x328>)
 800749a:	2b00      	cmp	r3, #0
 800749c:	4630      	mov	r0, r6
 800749e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8007750 <__ieee754_rem_pio2+0x2e8>)
 80074a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a4:	4639      	mov	r1, r7
 80074a6:	dd38      	ble.n	800751a <__ieee754_rem_pio2+0xb2>
 80074a8:	f7f8 fee6 	bl	8000278 <__aeabi_dsub>
 80074ac:	45a8      	cmp	r8, r5
 80074ae:	4606      	mov	r6, r0
 80074b0:	460f      	mov	r7, r1
 80074b2:	d01a      	beq.n	80074ea <__ieee754_rem_pio2+0x82>
 80074b4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8007758 <__ieee754_rem_pio2+0x2f0>)
 80074b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ba:	f7f8 fedd 	bl	8000278 <__aeabi_dsub>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4680      	mov	r8, r0
 80074c4:	4689      	mov	r9, r1
 80074c6:	4630      	mov	r0, r6
 80074c8:	4639      	mov	r1, r7
 80074ca:	f7f8 fed5 	bl	8000278 <__aeabi_dsub>
 80074ce:	a3a2      	add	r3, pc, #648	@ (adr r3, 8007758 <__ieee754_rem_pio2+0x2f0>)
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f8 fed0 	bl	8000278 <__aeabi_dsub>
 80074d8:	e9c4 8900 	strd	r8, r9, [r4]
 80074dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80074e0:	2501      	movs	r5, #1
 80074e2:	4628      	mov	r0, r5
 80074e4:	b00d      	add	sp, #52	@ 0x34
 80074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ea:	a39d      	add	r3, pc, #628	@ (adr r3, 8007760 <__ieee754_rem_pio2+0x2f8>)
 80074ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f0:	f7f8 fec2 	bl	8000278 <__aeabi_dsub>
 80074f4:	a39c      	add	r3, pc, #624	@ (adr r3, 8007768 <__ieee754_rem_pio2+0x300>)
 80074f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fa:	4606      	mov	r6, r0
 80074fc:	460f      	mov	r7, r1
 80074fe:	f7f8 febb 	bl	8000278 <__aeabi_dsub>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	4680      	mov	r8, r0
 8007508:	4689      	mov	r9, r1
 800750a:	4630      	mov	r0, r6
 800750c:	4639      	mov	r1, r7
 800750e:	f7f8 feb3 	bl	8000278 <__aeabi_dsub>
 8007512:	a395      	add	r3, pc, #596	@ (adr r3, 8007768 <__ieee754_rem_pio2+0x300>)
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	e7dc      	b.n	80074d4 <__ieee754_rem_pio2+0x6c>
 800751a:	f7f8 feaf 	bl	800027c <__adddf3>
 800751e:	45a8      	cmp	r8, r5
 8007520:	4606      	mov	r6, r0
 8007522:	460f      	mov	r7, r1
 8007524:	d018      	beq.n	8007558 <__ieee754_rem_pio2+0xf0>
 8007526:	a38c      	add	r3, pc, #560	@ (adr r3, 8007758 <__ieee754_rem_pio2+0x2f0>)
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	f7f8 fea6 	bl	800027c <__adddf3>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4680      	mov	r8, r0
 8007536:	4689      	mov	r9, r1
 8007538:	4630      	mov	r0, r6
 800753a:	4639      	mov	r1, r7
 800753c:	f7f8 fe9c 	bl	8000278 <__aeabi_dsub>
 8007540:	a385      	add	r3, pc, #532	@ (adr r3, 8007758 <__ieee754_rem_pio2+0x2f0>)
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	f7f8 fe99 	bl	800027c <__adddf3>
 800754a:	f04f 35ff 	mov.w	r5, #4294967295
 800754e:	e9c4 8900 	strd	r8, r9, [r4]
 8007552:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007556:	e7c4      	b.n	80074e2 <__ieee754_rem_pio2+0x7a>
 8007558:	a381      	add	r3, pc, #516	@ (adr r3, 8007760 <__ieee754_rem_pio2+0x2f8>)
 800755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755e:	f7f8 fe8d 	bl	800027c <__adddf3>
 8007562:	a381      	add	r3, pc, #516	@ (adr r3, 8007768 <__ieee754_rem_pio2+0x300>)
 8007564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007568:	4606      	mov	r6, r0
 800756a:	460f      	mov	r7, r1
 800756c:	f7f8 fe86 	bl	800027c <__adddf3>
 8007570:	4602      	mov	r2, r0
 8007572:	460b      	mov	r3, r1
 8007574:	4680      	mov	r8, r0
 8007576:	4689      	mov	r9, r1
 8007578:	4630      	mov	r0, r6
 800757a:	4639      	mov	r1, r7
 800757c:	f7f8 fe7c 	bl	8000278 <__aeabi_dsub>
 8007580:	a379      	add	r3, pc, #484	@ (adr r3, 8007768 <__ieee754_rem_pio2+0x300>)
 8007582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007586:	e7de      	b.n	8007546 <__ieee754_rem_pio2+0xde>
 8007588:	4b82      	ldr	r3, [pc, #520]	@ (8007794 <__ieee754_rem_pio2+0x32c>)
 800758a:	4598      	cmp	r8, r3
 800758c:	f200 80d1 	bhi.w	8007732 <__ieee754_rem_pio2+0x2ca>
 8007590:	f000 f966 	bl	8007860 <fabs>
 8007594:	ec57 6b10 	vmov	r6, r7, d0
 8007598:	a375      	add	r3, pc, #468	@ (adr r3, 8007770 <__ieee754_rem_pio2+0x308>)
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	4630      	mov	r0, r6
 80075a0:	4639      	mov	r1, r7
 80075a2:	f7f9 f821 	bl	80005e8 <__aeabi_dmul>
 80075a6:	4b7c      	ldr	r3, [pc, #496]	@ (8007798 <__ieee754_rem_pio2+0x330>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	f7f8 fe67 	bl	800027c <__adddf3>
 80075ae:	f7f9 fab5 	bl	8000b1c <__aeabi_d2iz>
 80075b2:	4605      	mov	r5, r0
 80075b4:	f7f8 ffae 	bl	8000514 <__aeabi_i2d>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075c0:	a363      	add	r3, pc, #396	@ (adr r3, 8007750 <__ieee754_rem_pio2+0x2e8>)
 80075c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c6:	f7f9 f80f 	bl	80005e8 <__aeabi_dmul>
 80075ca:	4602      	mov	r2, r0
 80075cc:	460b      	mov	r3, r1
 80075ce:	4630      	mov	r0, r6
 80075d0:	4639      	mov	r1, r7
 80075d2:	f7f8 fe51 	bl	8000278 <__aeabi_dsub>
 80075d6:	a360      	add	r3, pc, #384	@ (adr r3, 8007758 <__ieee754_rem_pio2+0x2f0>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	4682      	mov	sl, r0
 80075de:	468b      	mov	fp, r1
 80075e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075e4:	f7f9 f800 	bl	80005e8 <__aeabi_dmul>
 80075e8:	2d1f      	cmp	r5, #31
 80075ea:	4606      	mov	r6, r0
 80075ec:	460f      	mov	r7, r1
 80075ee:	dc0c      	bgt.n	800760a <__ieee754_rem_pio2+0x1a2>
 80075f0:	4b6a      	ldr	r3, [pc, #424]	@ (800779c <__ieee754_rem_pio2+0x334>)
 80075f2:	1e6a      	subs	r2, r5, #1
 80075f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f8:	4543      	cmp	r3, r8
 80075fa:	d006      	beq.n	800760a <__ieee754_rem_pio2+0x1a2>
 80075fc:	4632      	mov	r2, r6
 80075fe:	463b      	mov	r3, r7
 8007600:	4650      	mov	r0, sl
 8007602:	4659      	mov	r1, fp
 8007604:	f7f8 fe38 	bl	8000278 <__aeabi_dsub>
 8007608:	e00e      	b.n	8007628 <__ieee754_rem_pio2+0x1c0>
 800760a:	463b      	mov	r3, r7
 800760c:	4632      	mov	r2, r6
 800760e:	4650      	mov	r0, sl
 8007610:	4659      	mov	r1, fp
 8007612:	f7f8 fe31 	bl	8000278 <__aeabi_dsub>
 8007616:	ea4f 5328 	mov.w	r3, r8, asr #20
 800761a:	9305      	str	r3, [sp, #20]
 800761c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007620:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8007624:	2b10      	cmp	r3, #16
 8007626:	dc02      	bgt.n	800762e <__ieee754_rem_pio2+0x1c6>
 8007628:	e9c4 0100 	strd	r0, r1, [r4]
 800762c:	e039      	b.n	80076a2 <__ieee754_rem_pio2+0x23a>
 800762e:	a34c      	add	r3, pc, #304	@ (adr r3, 8007760 <__ieee754_rem_pio2+0x2f8>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007638:	f7f8 ffd6 	bl	80005e8 <__aeabi_dmul>
 800763c:	4606      	mov	r6, r0
 800763e:	460f      	mov	r7, r1
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4650      	mov	r0, sl
 8007646:	4659      	mov	r1, fp
 8007648:	f7f8 fe16 	bl	8000278 <__aeabi_dsub>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4680      	mov	r8, r0
 8007652:	4689      	mov	r9, r1
 8007654:	4650      	mov	r0, sl
 8007656:	4659      	mov	r1, fp
 8007658:	f7f8 fe0e 	bl	8000278 <__aeabi_dsub>
 800765c:	4632      	mov	r2, r6
 800765e:	463b      	mov	r3, r7
 8007660:	f7f8 fe0a 	bl	8000278 <__aeabi_dsub>
 8007664:	a340      	add	r3, pc, #256	@ (adr r3, 8007768 <__ieee754_rem_pio2+0x300>)
 8007666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766a:	4606      	mov	r6, r0
 800766c:	460f      	mov	r7, r1
 800766e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007672:	f7f8 ffb9 	bl	80005e8 <__aeabi_dmul>
 8007676:	4632      	mov	r2, r6
 8007678:	463b      	mov	r3, r7
 800767a:	f7f8 fdfd 	bl	8000278 <__aeabi_dsub>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	4606      	mov	r6, r0
 8007684:	460f      	mov	r7, r1
 8007686:	4640      	mov	r0, r8
 8007688:	4649      	mov	r1, r9
 800768a:	f7f8 fdf5 	bl	8000278 <__aeabi_dsub>
 800768e:	9a05      	ldr	r2, [sp, #20]
 8007690:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	2b31      	cmp	r3, #49	@ 0x31
 8007698:	dc20      	bgt.n	80076dc <__ieee754_rem_pio2+0x274>
 800769a:	e9c4 0100 	strd	r0, r1, [r4]
 800769e:	46c2      	mov	sl, r8
 80076a0:	46cb      	mov	fp, r9
 80076a2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80076a6:	4650      	mov	r0, sl
 80076a8:	4642      	mov	r2, r8
 80076aa:	464b      	mov	r3, r9
 80076ac:	4659      	mov	r1, fp
 80076ae:	f7f8 fde3 	bl	8000278 <__aeabi_dsub>
 80076b2:	463b      	mov	r3, r7
 80076b4:	4632      	mov	r2, r6
 80076b6:	f7f8 fddf 	bl	8000278 <__aeabi_dsub>
 80076ba:	9b04      	ldr	r3, [sp, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80076c2:	f6bf af0e 	bge.w	80074e2 <__ieee754_rem_pio2+0x7a>
 80076c6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80076ca:	6063      	str	r3, [r4, #4]
 80076cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80076d0:	f8c4 8000 	str.w	r8, [r4]
 80076d4:	60a0      	str	r0, [r4, #8]
 80076d6:	60e3      	str	r3, [r4, #12]
 80076d8:	426d      	negs	r5, r5
 80076da:	e702      	b.n	80074e2 <__ieee754_rem_pio2+0x7a>
 80076dc:	a326      	add	r3, pc, #152	@ (adr r3, 8007778 <__ieee754_rem_pio2+0x310>)
 80076de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076e6:	f7f8 ff7f 	bl	80005e8 <__aeabi_dmul>
 80076ea:	4606      	mov	r6, r0
 80076ec:	460f      	mov	r7, r1
 80076ee:	4602      	mov	r2, r0
 80076f0:	460b      	mov	r3, r1
 80076f2:	4640      	mov	r0, r8
 80076f4:	4649      	mov	r1, r9
 80076f6:	f7f8 fdbf 	bl	8000278 <__aeabi_dsub>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	4682      	mov	sl, r0
 8007700:	468b      	mov	fp, r1
 8007702:	4640      	mov	r0, r8
 8007704:	4649      	mov	r1, r9
 8007706:	f7f8 fdb7 	bl	8000278 <__aeabi_dsub>
 800770a:	4632      	mov	r2, r6
 800770c:	463b      	mov	r3, r7
 800770e:	f7f8 fdb3 	bl	8000278 <__aeabi_dsub>
 8007712:	a31b      	add	r3, pc, #108	@ (adr r3, 8007780 <__ieee754_rem_pio2+0x318>)
 8007714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007718:	4606      	mov	r6, r0
 800771a:	460f      	mov	r7, r1
 800771c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007720:	f7f8 ff62 	bl	80005e8 <__aeabi_dmul>
 8007724:	4632      	mov	r2, r6
 8007726:	463b      	mov	r3, r7
 8007728:	f7f8 fda6 	bl	8000278 <__aeabi_dsub>
 800772c:	4606      	mov	r6, r0
 800772e:	460f      	mov	r7, r1
 8007730:	e764      	b.n	80075fc <__ieee754_rem_pio2+0x194>
 8007732:	4b1b      	ldr	r3, [pc, #108]	@ (80077a0 <__ieee754_rem_pio2+0x338>)
 8007734:	4598      	cmp	r8, r3
 8007736:	d935      	bls.n	80077a4 <__ieee754_rem_pio2+0x33c>
 8007738:	4632      	mov	r2, r6
 800773a:	463b      	mov	r3, r7
 800773c:	4630      	mov	r0, r6
 800773e:	4639      	mov	r1, r7
 8007740:	f7f8 fd9a 	bl	8000278 <__aeabi_dsub>
 8007744:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007748:	e9c4 0100 	strd	r0, r1, [r4]
 800774c:	e69e      	b.n	800748c <__ieee754_rem_pio2+0x24>
 800774e:	bf00      	nop
 8007750:	54400000 	.word	0x54400000
 8007754:	3ff921fb 	.word	0x3ff921fb
 8007758:	1a626331 	.word	0x1a626331
 800775c:	3dd0b461 	.word	0x3dd0b461
 8007760:	1a600000 	.word	0x1a600000
 8007764:	3dd0b461 	.word	0x3dd0b461
 8007768:	2e037073 	.word	0x2e037073
 800776c:	3ba3198a 	.word	0x3ba3198a
 8007770:	6dc9c883 	.word	0x6dc9c883
 8007774:	3fe45f30 	.word	0x3fe45f30
 8007778:	2e000000 	.word	0x2e000000
 800777c:	3ba3198a 	.word	0x3ba3198a
 8007780:	252049c1 	.word	0x252049c1
 8007784:	397b839a 	.word	0x397b839a
 8007788:	3fe921fb 	.word	0x3fe921fb
 800778c:	4002d97b 	.word	0x4002d97b
 8007790:	3ff921fb 	.word	0x3ff921fb
 8007794:	413921fb 	.word	0x413921fb
 8007798:	3fe00000 	.word	0x3fe00000
 800779c:	08008200 	.word	0x08008200
 80077a0:	7fefffff 	.word	0x7fefffff
 80077a4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80077a8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80077ac:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80077b0:	4630      	mov	r0, r6
 80077b2:	460f      	mov	r7, r1
 80077b4:	f7f9 f9b2 	bl	8000b1c <__aeabi_d2iz>
 80077b8:	f7f8 feac 	bl	8000514 <__aeabi_i2d>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	4630      	mov	r0, r6
 80077c2:	4639      	mov	r1, r7
 80077c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80077c8:	f7f8 fd56 	bl	8000278 <__aeabi_dsub>
 80077cc:	4b22      	ldr	r3, [pc, #136]	@ (8007858 <__ieee754_rem_pio2+0x3f0>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	f7f8 ff0a 	bl	80005e8 <__aeabi_dmul>
 80077d4:	460f      	mov	r7, r1
 80077d6:	4606      	mov	r6, r0
 80077d8:	f7f9 f9a0 	bl	8000b1c <__aeabi_d2iz>
 80077dc:	f7f8 fe9a 	bl	8000514 <__aeabi_i2d>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4630      	mov	r0, r6
 80077e6:	4639      	mov	r1, r7
 80077e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80077ec:	f7f8 fd44 	bl	8000278 <__aeabi_dsub>
 80077f0:	4b19      	ldr	r3, [pc, #100]	@ (8007858 <__ieee754_rem_pio2+0x3f0>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	f7f8 fef8 	bl	80005e8 <__aeabi_dmul>
 80077f8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80077fc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8007800:	f04f 0803 	mov.w	r8, #3
 8007804:	2600      	movs	r6, #0
 8007806:	2700      	movs	r7, #0
 8007808:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800780c:	4632      	mov	r2, r6
 800780e:	463b      	mov	r3, r7
 8007810:	46c2      	mov	sl, r8
 8007812:	f108 38ff 	add.w	r8, r8, #4294967295
 8007816:	f7f9 f94f 	bl	8000ab8 <__aeabi_dcmpeq>
 800781a:	2800      	cmp	r0, #0
 800781c:	d1f4      	bne.n	8007808 <__ieee754_rem_pio2+0x3a0>
 800781e:	4b0f      	ldr	r3, [pc, #60]	@ (800785c <__ieee754_rem_pio2+0x3f4>)
 8007820:	9301      	str	r3, [sp, #4]
 8007822:	2302      	movs	r3, #2
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	462a      	mov	r2, r5
 8007828:	4653      	mov	r3, sl
 800782a:	4621      	mov	r1, r4
 800782c:	a806      	add	r0, sp, #24
 800782e:	f000 f81f 	bl	8007870 <__kernel_rem_pio2>
 8007832:	9b04      	ldr	r3, [sp, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	4605      	mov	r5, r0
 8007838:	f6bf ae53 	bge.w	80074e2 <__ieee754_rem_pio2+0x7a>
 800783c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007840:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007844:	e9c4 2300 	strd	r2, r3, [r4]
 8007848:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800784c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007850:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007854:	e740      	b.n	80076d8 <__ieee754_rem_pio2+0x270>
 8007856:	bf00      	nop
 8007858:	41700000 	.word	0x41700000
 800785c:	08008280 	.word	0x08008280

08007860 <fabs>:
 8007860:	ec51 0b10 	vmov	r0, r1, d0
 8007864:	4602      	mov	r2, r0
 8007866:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800786a:	ec43 2b10 	vmov	d0, r2, r3
 800786e:	4770      	bx	lr

08007870 <__kernel_rem_pio2>:
 8007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007874:	ed2d 8b02 	vpush	{d8}
 8007878:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800787c:	f112 0f14 	cmn.w	r2, #20
 8007880:	9306      	str	r3, [sp, #24]
 8007882:	9104      	str	r1, [sp, #16]
 8007884:	4bc2      	ldr	r3, [pc, #776]	@ (8007b90 <__kernel_rem_pio2+0x320>)
 8007886:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8007888:	9008      	str	r0, [sp, #32]
 800788a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	9b06      	ldr	r3, [sp, #24]
 8007892:	f103 33ff 	add.w	r3, r3, #4294967295
 8007896:	bfa8      	it	ge
 8007898:	1ed4      	subge	r4, r2, #3
 800789a:	9305      	str	r3, [sp, #20]
 800789c:	bfb2      	itee	lt
 800789e:	2400      	movlt	r4, #0
 80078a0:	2318      	movge	r3, #24
 80078a2:	fb94 f4f3 	sdivge	r4, r4, r3
 80078a6:	f06f 0317 	mvn.w	r3, #23
 80078aa:	fb04 3303 	mla	r3, r4, r3, r3
 80078ae:	eb03 0b02 	add.w	fp, r3, r2
 80078b2:	9b00      	ldr	r3, [sp, #0]
 80078b4:	9a05      	ldr	r2, [sp, #20]
 80078b6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8007b80 <__kernel_rem_pio2+0x310>
 80078ba:	eb03 0802 	add.w	r8, r3, r2
 80078be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80078c0:	1aa7      	subs	r7, r4, r2
 80078c2:	ae20      	add	r6, sp, #128	@ 0x80
 80078c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80078c8:	2500      	movs	r5, #0
 80078ca:	4545      	cmp	r5, r8
 80078cc:	dd12      	ble.n	80078f4 <__kernel_rem_pio2+0x84>
 80078ce:	9b06      	ldr	r3, [sp, #24]
 80078d0:	aa20      	add	r2, sp, #128	@ 0x80
 80078d2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80078d6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80078da:	2700      	movs	r7, #0
 80078dc:	9b00      	ldr	r3, [sp, #0]
 80078de:	429f      	cmp	r7, r3
 80078e0:	dc2e      	bgt.n	8007940 <__kernel_rem_pio2+0xd0>
 80078e2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8007b80 <__kernel_rem_pio2+0x310>
 80078e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 80078ee:	46a8      	mov	r8, r5
 80078f0:	2600      	movs	r6, #0
 80078f2:	e01b      	b.n	800792c <__kernel_rem_pio2+0xbc>
 80078f4:	42ef      	cmn	r7, r5
 80078f6:	d407      	bmi.n	8007908 <__kernel_rem_pio2+0x98>
 80078f8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80078fc:	f7f8 fe0a 	bl	8000514 <__aeabi_i2d>
 8007900:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007904:	3501      	adds	r5, #1
 8007906:	e7e0      	b.n	80078ca <__kernel_rem_pio2+0x5a>
 8007908:	ec51 0b18 	vmov	r0, r1, d8
 800790c:	e7f8      	b.n	8007900 <__kernel_rem_pio2+0x90>
 800790e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8007912:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007916:	f7f8 fe67 	bl	80005e8 <__aeabi_dmul>
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007922:	f7f8 fcab 	bl	800027c <__adddf3>
 8007926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800792a:	3601      	adds	r6, #1
 800792c:	9b05      	ldr	r3, [sp, #20]
 800792e:	429e      	cmp	r6, r3
 8007930:	dded      	ble.n	800790e <__kernel_rem_pio2+0x9e>
 8007932:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007936:	3701      	adds	r7, #1
 8007938:	ecaa 7b02 	vstmia	sl!, {d7}
 800793c:	3508      	adds	r5, #8
 800793e:	e7cd      	b.n	80078dc <__kernel_rem_pio2+0x6c>
 8007940:	9b00      	ldr	r3, [sp, #0]
 8007942:	f8dd 8000 	ldr.w	r8, [sp]
 8007946:	aa0c      	add	r2, sp, #48	@ 0x30
 8007948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800794c:	930a      	str	r3, [sp, #40]	@ 0x28
 800794e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007950:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007954:	9309      	str	r3, [sp, #36]	@ 0x24
 8007956:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800795a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800795c:	ab98      	add	r3, sp, #608	@ 0x260
 800795e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007962:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8007966:	ed8d 7b02 	vstr	d7, [sp, #8]
 800796a:	ac0c      	add	r4, sp, #48	@ 0x30
 800796c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800796e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8007972:	46a1      	mov	r9, r4
 8007974:	46c2      	mov	sl, r8
 8007976:	f1ba 0f00 	cmp.w	sl, #0
 800797a:	dc77      	bgt.n	8007a6c <__kernel_rem_pio2+0x1fc>
 800797c:	4658      	mov	r0, fp
 800797e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8007982:	f000 fac5 	bl	8007f10 <scalbn>
 8007986:	ec57 6b10 	vmov	r6, r7, d0
 800798a:	2200      	movs	r2, #0
 800798c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007990:	4630      	mov	r0, r6
 8007992:	4639      	mov	r1, r7
 8007994:	f7f8 fe28 	bl	80005e8 <__aeabi_dmul>
 8007998:	ec41 0b10 	vmov	d0, r0, r1
 800799c:	f000 fb34 	bl	8008008 <floor>
 80079a0:	4b7c      	ldr	r3, [pc, #496]	@ (8007b94 <__kernel_rem_pio2+0x324>)
 80079a2:	ec51 0b10 	vmov	r0, r1, d0
 80079a6:	2200      	movs	r2, #0
 80079a8:	f7f8 fe1e 	bl	80005e8 <__aeabi_dmul>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4630      	mov	r0, r6
 80079b2:	4639      	mov	r1, r7
 80079b4:	f7f8 fc60 	bl	8000278 <__aeabi_dsub>
 80079b8:	460f      	mov	r7, r1
 80079ba:	4606      	mov	r6, r0
 80079bc:	f7f9 f8ae 	bl	8000b1c <__aeabi_d2iz>
 80079c0:	9002      	str	r0, [sp, #8]
 80079c2:	f7f8 fda7 	bl	8000514 <__aeabi_i2d>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4630      	mov	r0, r6
 80079cc:	4639      	mov	r1, r7
 80079ce:	f7f8 fc53 	bl	8000278 <__aeabi_dsub>
 80079d2:	f1bb 0f00 	cmp.w	fp, #0
 80079d6:	4606      	mov	r6, r0
 80079d8:	460f      	mov	r7, r1
 80079da:	dd6c      	ble.n	8007ab6 <__kernel_rem_pio2+0x246>
 80079dc:	f108 31ff 	add.w	r1, r8, #4294967295
 80079e0:	ab0c      	add	r3, sp, #48	@ 0x30
 80079e2:	9d02      	ldr	r5, [sp, #8]
 80079e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80079e8:	f1cb 0018 	rsb	r0, fp, #24
 80079ec:	fa43 f200 	asr.w	r2, r3, r0
 80079f0:	4415      	add	r5, r2
 80079f2:	4082      	lsls	r2, r0
 80079f4:	1a9b      	subs	r3, r3, r2
 80079f6:	aa0c      	add	r2, sp, #48	@ 0x30
 80079f8:	9502      	str	r5, [sp, #8]
 80079fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80079fe:	f1cb 0217 	rsb	r2, fp, #23
 8007a02:	fa43 f902 	asr.w	r9, r3, r2
 8007a06:	f1b9 0f00 	cmp.w	r9, #0
 8007a0a:	dd64      	ble.n	8007ad6 <__kernel_rem_pio2+0x266>
 8007a0c:	9b02      	ldr	r3, [sp, #8]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	3301      	adds	r3, #1
 8007a12:	9302      	str	r3, [sp, #8]
 8007a14:	4615      	mov	r5, r2
 8007a16:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007a1a:	4590      	cmp	r8, r2
 8007a1c:	f300 80a1 	bgt.w	8007b62 <__kernel_rem_pio2+0x2f2>
 8007a20:	f1bb 0f00 	cmp.w	fp, #0
 8007a24:	dd07      	ble.n	8007a36 <__kernel_rem_pio2+0x1c6>
 8007a26:	f1bb 0f01 	cmp.w	fp, #1
 8007a2a:	f000 80c1 	beq.w	8007bb0 <__kernel_rem_pio2+0x340>
 8007a2e:	f1bb 0f02 	cmp.w	fp, #2
 8007a32:	f000 80c8 	beq.w	8007bc6 <__kernel_rem_pio2+0x356>
 8007a36:	f1b9 0f02 	cmp.w	r9, #2
 8007a3a:	d14c      	bne.n	8007ad6 <__kernel_rem_pio2+0x266>
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	463b      	mov	r3, r7
 8007a40:	4955      	ldr	r1, [pc, #340]	@ (8007b98 <__kernel_rem_pio2+0x328>)
 8007a42:	2000      	movs	r0, #0
 8007a44:	f7f8 fc18 	bl	8000278 <__aeabi_dsub>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	460f      	mov	r7, r1
 8007a4c:	2d00      	cmp	r5, #0
 8007a4e:	d042      	beq.n	8007ad6 <__kernel_rem_pio2+0x266>
 8007a50:	4658      	mov	r0, fp
 8007a52:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8007b88 <__kernel_rem_pio2+0x318>
 8007a56:	f000 fa5b 	bl	8007f10 <scalbn>
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	4639      	mov	r1, r7
 8007a5e:	ec53 2b10 	vmov	r2, r3, d0
 8007a62:	f7f8 fc09 	bl	8000278 <__aeabi_dsub>
 8007a66:	4606      	mov	r6, r0
 8007a68:	460f      	mov	r7, r1
 8007a6a:	e034      	b.n	8007ad6 <__kernel_rem_pio2+0x266>
 8007a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8007b9c <__kernel_rem_pio2+0x32c>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a74:	f7f8 fdb8 	bl	80005e8 <__aeabi_dmul>
 8007a78:	f7f9 f850 	bl	8000b1c <__aeabi_d2iz>
 8007a7c:	f7f8 fd4a 	bl	8000514 <__aeabi_i2d>
 8007a80:	4b47      	ldr	r3, [pc, #284]	@ (8007ba0 <__kernel_rem_pio2+0x330>)
 8007a82:	2200      	movs	r2, #0
 8007a84:	4606      	mov	r6, r0
 8007a86:	460f      	mov	r7, r1
 8007a88:	f7f8 fdae 	bl	80005e8 <__aeabi_dmul>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a94:	f7f8 fbf0 	bl	8000278 <__aeabi_dsub>
 8007a98:	f7f9 f840 	bl	8000b1c <__aeabi_d2iz>
 8007a9c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007aa0:	f849 0b04 	str.w	r0, [r9], #4
 8007aa4:	4639      	mov	r1, r7
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f7f8 fbe8 	bl	800027c <__adddf3>
 8007aac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ab0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ab4:	e75f      	b.n	8007976 <__kernel_rem_pio2+0x106>
 8007ab6:	d107      	bne.n	8007ac8 <__kernel_rem_pio2+0x258>
 8007ab8:	f108 33ff 	add.w	r3, r8, #4294967295
 8007abc:	aa0c      	add	r2, sp, #48	@ 0x30
 8007abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ac2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007ac6:	e79e      	b.n	8007a06 <__kernel_rem_pio2+0x196>
 8007ac8:	4b36      	ldr	r3, [pc, #216]	@ (8007ba4 <__kernel_rem_pio2+0x334>)
 8007aca:	2200      	movs	r2, #0
 8007acc:	f7f9 f812 	bl	8000af4 <__aeabi_dcmpge>
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	d143      	bne.n	8007b5c <__kernel_rem_pio2+0x2ec>
 8007ad4:	4681      	mov	r9, r0
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	2300      	movs	r3, #0
 8007ada:	4630      	mov	r0, r6
 8007adc:	4639      	mov	r1, r7
 8007ade:	f7f8 ffeb 	bl	8000ab8 <__aeabi_dcmpeq>
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	f000 80c1 	beq.w	8007c6a <__kernel_rem_pio2+0x3fa>
 8007ae8:	f108 33ff 	add.w	r3, r8, #4294967295
 8007aec:	2200      	movs	r2, #0
 8007aee:	9900      	ldr	r1, [sp, #0]
 8007af0:	428b      	cmp	r3, r1
 8007af2:	da70      	bge.n	8007bd6 <__kernel_rem_pio2+0x366>
 8007af4:	2a00      	cmp	r2, #0
 8007af6:	f000 808b 	beq.w	8007c10 <__kernel_rem_pio2+0x3a0>
 8007afa:	f108 38ff 	add.w	r8, r8, #4294967295
 8007afe:	ab0c      	add	r3, sp, #48	@ 0x30
 8007b00:	f1ab 0b18 	sub.w	fp, fp, #24
 8007b04:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d0f6      	beq.n	8007afa <__kernel_rem_pio2+0x28a>
 8007b0c:	4658      	mov	r0, fp
 8007b0e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8007b88 <__kernel_rem_pio2+0x318>
 8007b12:	f000 f9fd 	bl	8007f10 <scalbn>
 8007b16:	f108 0301 	add.w	r3, r8, #1
 8007b1a:	00da      	lsls	r2, r3, #3
 8007b1c:	9205      	str	r2, [sp, #20]
 8007b1e:	ec55 4b10 	vmov	r4, r5, d0
 8007b22:	aa70      	add	r2, sp, #448	@ 0x1c0
 8007b24:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8007b9c <__kernel_rem_pio2+0x32c>
 8007b28:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8007b2c:	4646      	mov	r6, r8
 8007b2e:	f04f 0a00 	mov.w	sl, #0
 8007b32:	2e00      	cmp	r6, #0
 8007b34:	f280 80d1 	bge.w	8007cda <__kernel_rem_pio2+0x46a>
 8007b38:	4644      	mov	r4, r8
 8007b3a:	2c00      	cmp	r4, #0
 8007b3c:	f2c0 80ff 	blt.w	8007d3e <__kernel_rem_pio2+0x4ce>
 8007b40:	4b19      	ldr	r3, [pc, #100]	@ (8007ba8 <__kernel_rem_pio2+0x338>)
 8007b42:	461f      	mov	r7, r3
 8007b44:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007b46:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b4a:	9306      	str	r3, [sp, #24]
 8007b4c:	f04f 0a00 	mov.w	sl, #0
 8007b50:	f04f 0b00 	mov.w	fp, #0
 8007b54:	2600      	movs	r6, #0
 8007b56:	eba8 0504 	sub.w	r5, r8, r4
 8007b5a:	e0e4      	b.n	8007d26 <__kernel_rem_pio2+0x4b6>
 8007b5c:	f04f 0902 	mov.w	r9, #2
 8007b60:	e754      	b.n	8007a0c <__kernel_rem_pio2+0x19c>
 8007b62:	f854 3b04 	ldr.w	r3, [r4], #4
 8007b66:	bb0d      	cbnz	r5, 8007bac <__kernel_rem_pio2+0x33c>
 8007b68:	b123      	cbz	r3, 8007b74 <__kernel_rem_pio2+0x304>
 8007b6a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8007b6e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007b72:	2301      	movs	r3, #1
 8007b74:	3201      	adds	r2, #1
 8007b76:	461d      	mov	r5, r3
 8007b78:	e74f      	b.n	8007a1a <__kernel_rem_pio2+0x1aa>
 8007b7a:	bf00      	nop
 8007b7c:	f3af 8000 	nop.w
	...
 8007b8c:	3ff00000 	.word	0x3ff00000
 8007b90:	080083c8 	.word	0x080083c8
 8007b94:	40200000 	.word	0x40200000
 8007b98:	3ff00000 	.word	0x3ff00000
 8007b9c:	3e700000 	.word	0x3e700000
 8007ba0:	41700000 	.word	0x41700000
 8007ba4:	3fe00000 	.word	0x3fe00000
 8007ba8:	08008388 	.word	0x08008388
 8007bac:	1acb      	subs	r3, r1, r3
 8007bae:	e7de      	b.n	8007b6e <__kernel_rem_pio2+0x2fe>
 8007bb0:	f108 32ff 	add.w	r2, r8, #4294967295
 8007bb4:	ab0c      	add	r3, sp, #48	@ 0x30
 8007bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007bbe:	a90c      	add	r1, sp, #48	@ 0x30
 8007bc0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007bc4:	e737      	b.n	8007a36 <__kernel_rem_pio2+0x1c6>
 8007bc6:	f108 32ff 	add.w	r2, r8, #4294967295
 8007bca:	ab0c      	add	r3, sp, #48	@ 0x30
 8007bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bd0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007bd4:	e7f3      	b.n	8007bbe <__kernel_rem_pio2+0x34e>
 8007bd6:	a90c      	add	r1, sp, #48	@ 0x30
 8007bd8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	430a      	orrs	r2, r1
 8007be0:	e785      	b.n	8007aee <__kernel_rem_pio2+0x27e>
 8007be2:	3401      	adds	r4, #1
 8007be4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007be8:	2a00      	cmp	r2, #0
 8007bea:	d0fa      	beq.n	8007be2 <__kernel_rem_pio2+0x372>
 8007bec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007bf2:	eb0d 0503 	add.w	r5, sp, r3
 8007bf6:	9b06      	ldr	r3, [sp, #24]
 8007bf8:	aa20      	add	r2, sp, #128	@ 0x80
 8007bfa:	4443      	add	r3, r8
 8007bfc:	f108 0701 	add.w	r7, r8, #1
 8007c00:	3d98      	subs	r5, #152	@ 0x98
 8007c02:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8007c06:	4444      	add	r4, r8
 8007c08:	42bc      	cmp	r4, r7
 8007c0a:	da04      	bge.n	8007c16 <__kernel_rem_pio2+0x3a6>
 8007c0c:	46a0      	mov	r8, r4
 8007c0e:	e6a2      	b.n	8007956 <__kernel_rem_pio2+0xe6>
 8007c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c12:	2401      	movs	r4, #1
 8007c14:	e7e6      	b.n	8007be4 <__kernel_rem_pio2+0x374>
 8007c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c18:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8007c1c:	f7f8 fc7a 	bl	8000514 <__aeabi_i2d>
 8007c20:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8007ee0 <__kernel_rem_pio2+0x670>
 8007c24:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007c28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007c2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c30:	46b2      	mov	sl, r6
 8007c32:	f04f 0800 	mov.w	r8, #0
 8007c36:	9b05      	ldr	r3, [sp, #20]
 8007c38:	4598      	cmp	r8, r3
 8007c3a:	dd05      	ble.n	8007c48 <__kernel_rem_pio2+0x3d8>
 8007c3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c40:	3701      	adds	r7, #1
 8007c42:	eca5 7b02 	vstmia	r5!, {d7}
 8007c46:	e7df      	b.n	8007c08 <__kernel_rem_pio2+0x398>
 8007c48:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8007c4c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007c50:	f7f8 fcca 	bl	80005e8 <__aeabi_dmul>
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c5c:	f7f8 fb0e 	bl	800027c <__adddf3>
 8007c60:	f108 0801 	add.w	r8, r8, #1
 8007c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c68:	e7e5      	b.n	8007c36 <__kernel_rem_pio2+0x3c6>
 8007c6a:	f1cb 0000 	rsb	r0, fp, #0
 8007c6e:	ec47 6b10 	vmov	d0, r6, r7
 8007c72:	f000 f94d 	bl	8007f10 <scalbn>
 8007c76:	ec55 4b10 	vmov	r4, r5, d0
 8007c7a:	4b9b      	ldr	r3, [pc, #620]	@ (8007ee8 <__kernel_rem_pio2+0x678>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	4620      	mov	r0, r4
 8007c80:	4629      	mov	r1, r5
 8007c82:	f7f8 ff37 	bl	8000af4 <__aeabi_dcmpge>
 8007c86:	b300      	cbz	r0, 8007cca <__kernel_rem_pio2+0x45a>
 8007c88:	4b98      	ldr	r3, [pc, #608]	@ (8007eec <__kernel_rem_pio2+0x67c>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	4629      	mov	r1, r5
 8007c90:	f7f8 fcaa 	bl	80005e8 <__aeabi_dmul>
 8007c94:	f7f8 ff42 	bl	8000b1c <__aeabi_d2iz>
 8007c98:	4606      	mov	r6, r0
 8007c9a:	f7f8 fc3b 	bl	8000514 <__aeabi_i2d>
 8007c9e:	4b92      	ldr	r3, [pc, #584]	@ (8007ee8 <__kernel_rem_pio2+0x678>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f7f8 fca1 	bl	80005e8 <__aeabi_dmul>
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4602      	mov	r2, r0
 8007caa:	4629      	mov	r1, r5
 8007cac:	4620      	mov	r0, r4
 8007cae:	f7f8 fae3 	bl	8000278 <__aeabi_dsub>
 8007cb2:	f7f8 ff33 	bl	8000b1c <__aeabi_d2iz>
 8007cb6:	ab0c      	add	r3, sp, #48	@ 0x30
 8007cb8:	f10b 0b18 	add.w	fp, fp, #24
 8007cbc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007cc0:	f108 0801 	add.w	r8, r8, #1
 8007cc4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8007cc8:	e720      	b.n	8007b0c <__kernel_rem_pio2+0x29c>
 8007cca:	4620      	mov	r0, r4
 8007ccc:	4629      	mov	r1, r5
 8007cce:	f7f8 ff25 	bl	8000b1c <__aeabi_d2iz>
 8007cd2:	ab0c      	add	r3, sp, #48	@ 0x30
 8007cd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007cd8:	e718      	b.n	8007b0c <__kernel_rem_pio2+0x29c>
 8007cda:	ab0c      	add	r3, sp, #48	@ 0x30
 8007cdc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ce0:	f7f8 fc18 	bl	8000514 <__aeabi_i2d>
 8007ce4:	4622      	mov	r2, r4
 8007ce6:	462b      	mov	r3, r5
 8007ce8:	f7f8 fc7e 	bl	80005e8 <__aeabi_dmul>
 8007cec:	4652      	mov	r2, sl
 8007cee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8007cf2:	465b      	mov	r3, fp
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	f7f8 fc76 	bl	80005e8 <__aeabi_dmul>
 8007cfc:	3e01      	subs	r6, #1
 8007cfe:	4604      	mov	r4, r0
 8007d00:	460d      	mov	r5, r1
 8007d02:	e716      	b.n	8007b32 <__kernel_rem_pio2+0x2c2>
 8007d04:	9906      	ldr	r1, [sp, #24]
 8007d06:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007d0a:	9106      	str	r1, [sp, #24]
 8007d0c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007d10:	f7f8 fc6a 	bl	80005e8 <__aeabi_dmul>
 8007d14:	4602      	mov	r2, r0
 8007d16:	460b      	mov	r3, r1
 8007d18:	4650      	mov	r0, sl
 8007d1a:	4659      	mov	r1, fp
 8007d1c:	f7f8 faae 	bl	800027c <__adddf3>
 8007d20:	3601      	adds	r6, #1
 8007d22:	4682      	mov	sl, r0
 8007d24:	468b      	mov	fp, r1
 8007d26:	9b00      	ldr	r3, [sp, #0]
 8007d28:	429e      	cmp	r6, r3
 8007d2a:	dc01      	bgt.n	8007d30 <__kernel_rem_pio2+0x4c0>
 8007d2c:	42ae      	cmp	r6, r5
 8007d2e:	dde9      	ble.n	8007d04 <__kernel_rem_pio2+0x494>
 8007d30:	ab48      	add	r3, sp, #288	@ 0x120
 8007d32:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007d36:	e9c5 ab00 	strd	sl, fp, [r5]
 8007d3a:	3c01      	subs	r4, #1
 8007d3c:	e6fd      	b.n	8007b3a <__kernel_rem_pio2+0x2ca>
 8007d3e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	dc0b      	bgt.n	8007d5c <__kernel_rem_pio2+0x4ec>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	dc35      	bgt.n	8007db4 <__kernel_rem_pio2+0x544>
 8007d48:	d059      	beq.n	8007dfe <__kernel_rem_pio2+0x58e>
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	f003 0007 	and.w	r0, r3, #7
 8007d50:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8007d54:	ecbd 8b02 	vpop	{d8}
 8007d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d5c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	d1f3      	bne.n	8007d4a <__kernel_rem_pio2+0x4da>
 8007d62:	9b05      	ldr	r3, [sp, #20]
 8007d64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007d68:	eb0d 0403 	add.w	r4, sp, r3
 8007d6c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8007d70:	4625      	mov	r5, r4
 8007d72:	46c2      	mov	sl, r8
 8007d74:	f1ba 0f00 	cmp.w	sl, #0
 8007d78:	dc69      	bgt.n	8007e4e <__kernel_rem_pio2+0x5de>
 8007d7a:	4645      	mov	r5, r8
 8007d7c:	2d01      	cmp	r5, #1
 8007d7e:	f300 8087 	bgt.w	8007e90 <__kernel_rem_pio2+0x620>
 8007d82:	9c05      	ldr	r4, [sp, #20]
 8007d84:	ab48      	add	r3, sp, #288	@ 0x120
 8007d86:	441c      	add	r4, r3
 8007d88:	2000      	movs	r0, #0
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	f1b8 0f01 	cmp.w	r8, #1
 8007d90:	f300 809c 	bgt.w	8007ecc <__kernel_rem_pio2+0x65c>
 8007d94:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8007d98:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8007d9c:	f1b9 0f00 	cmp.w	r9, #0
 8007da0:	f040 80a6 	bne.w	8007ef0 <__kernel_rem_pio2+0x680>
 8007da4:	9b04      	ldr	r3, [sp, #16]
 8007da6:	e9c3 5600 	strd	r5, r6, [r3]
 8007daa:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007dae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007db2:	e7ca      	b.n	8007d4a <__kernel_rem_pio2+0x4da>
 8007db4:	9d05      	ldr	r5, [sp, #20]
 8007db6:	ab48      	add	r3, sp, #288	@ 0x120
 8007db8:	441d      	add	r5, r3
 8007dba:	4644      	mov	r4, r8
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	2c00      	cmp	r4, #0
 8007dc2:	da35      	bge.n	8007e30 <__kernel_rem_pio2+0x5c0>
 8007dc4:	f1b9 0f00 	cmp.w	r9, #0
 8007dc8:	d038      	beq.n	8007e3c <__kernel_rem_pio2+0x5cc>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007dd0:	9c04      	ldr	r4, [sp, #16]
 8007dd2:	e9c4 2300 	strd	r2, r3, [r4]
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8007dde:	f7f8 fa4b 	bl	8000278 <__aeabi_dsub>
 8007de2:	ad4a      	add	r5, sp, #296	@ 0x128
 8007de4:	2401      	movs	r4, #1
 8007de6:	45a0      	cmp	r8, r4
 8007de8:	da2b      	bge.n	8007e42 <__kernel_rem_pio2+0x5d2>
 8007dea:	f1b9 0f00 	cmp.w	r9, #0
 8007dee:	d002      	beq.n	8007df6 <__kernel_rem_pio2+0x586>
 8007df0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007df4:	4619      	mov	r1, r3
 8007df6:	9b04      	ldr	r3, [sp, #16]
 8007df8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007dfc:	e7a5      	b.n	8007d4a <__kernel_rem_pio2+0x4da>
 8007dfe:	9c05      	ldr	r4, [sp, #20]
 8007e00:	ab48      	add	r3, sp, #288	@ 0x120
 8007e02:	441c      	add	r4, r3
 8007e04:	2000      	movs	r0, #0
 8007e06:	2100      	movs	r1, #0
 8007e08:	f1b8 0f00 	cmp.w	r8, #0
 8007e0c:	da09      	bge.n	8007e22 <__kernel_rem_pio2+0x5b2>
 8007e0e:	f1b9 0f00 	cmp.w	r9, #0
 8007e12:	d002      	beq.n	8007e1a <__kernel_rem_pio2+0x5aa>
 8007e14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007e18:	4619      	mov	r1, r3
 8007e1a:	9b04      	ldr	r3, [sp, #16]
 8007e1c:	e9c3 0100 	strd	r0, r1, [r3]
 8007e20:	e793      	b.n	8007d4a <__kernel_rem_pio2+0x4da>
 8007e22:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007e26:	f7f8 fa29 	bl	800027c <__adddf3>
 8007e2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e2e:	e7eb      	b.n	8007e08 <__kernel_rem_pio2+0x598>
 8007e30:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007e34:	f7f8 fa22 	bl	800027c <__adddf3>
 8007e38:	3c01      	subs	r4, #1
 8007e3a:	e7c1      	b.n	8007dc0 <__kernel_rem_pio2+0x550>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	e7c6      	b.n	8007dd0 <__kernel_rem_pio2+0x560>
 8007e42:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007e46:	f7f8 fa19 	bl	800027c <__adddf3>
 8007e4a:	3401      	adds	r4, #1
 8007e4c:	e7cb      	b.n	8007de6 <__kernel_rem_pio2+0x576>
 8007e4e:	ed35 7b02 	vldmdb	r5!, {d7}
 8007e52:	ed8d 7b00 	vstr	d7, [sp]
 8007e56:	ed95 7b02 	vldr	d7, [r5, #8]
 8007e5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e5e:	ec53 2b17 	vmov	r2, r3, d7
 8007e62:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007e66:	f7f8 fa09 	bl	800027c <__adddf3>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	4606      	mov	r6, r0
 8007e70:	460f      	mov	r7, r1
 8007e72:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e76:	f7f8 f9ff 	bl	8000278 <__aeabi_dsub>
 8007e7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e7e:	f7f8 f9fd 	bl	800027c <__adddf3>
 8007e82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e86:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8007e8a:	e9c5 6700 	strd	r6, r7, [r5]
 8007e8e:	e771      	b.n	8007d74 <__kernel_rem_pio2+0x504>
 8007e90:	ed34 7b02 	vldmdb	r4!, {d7}
 8007e94:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8007e98:	ec51 0b17 	vmov	r0, r1, d7
 8007e9c:	4652      	mov	r2, sl
 8007e9e:	465b      	mov	r3, fp
 8007ea0:	ed8d 7b00 	vstr	d7, [sp]
 8007ea4:	f7f8 f9ea 	bl	800027c <__adddf3>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	4606      	mov	r6, r0
 8007eae:	460f      	mov	r7, r1
 8007eb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007eb4:	f7f8 f9e0 	bl	8000278 <__aeabi_dsub>
 8007eb8:	4652      	mov	r2, sl
 8007eba:	465b      	mov	r3, fp
 8007ebc:	f7f8 f9de 	bl	800027c <__adddf3>
 8007ec0:	3d01      	subs	r5, #1
 8007ec2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007ec6:	e9c4 6700 	strd	r6, r7, [r4]
 8007eca:	e757      	b.n	8007d7c <__kernel_rem_pio2+0x50c>
 8007ecc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007ed0:	f7f8 f9d4 	bl	800027c <__adddf3>
 8007ed4:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ed8:	e758      	b.n	8007d8c <__kernel_rem_pio2+0x51c>
 8007eda:	bf00      	nop
 8007edc:	f3af 8000 	nop.w
	...
 8007ee8:	41700000 	.word	0x41700000
 8007eec:	3e700000 	.word	0x3e700000
 8007ef0:	9b04      	ldr	r3, [sp, #16]
 8007ef2:	9a04      	ldr	r2, [sp, #16]
 8007ef4:	601d      	str	r5, [r3, #0]
 8007ef6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8007efa:	605c      	str	r4, [r3, #4]
 8007efc:	609f      	str	r7, [r3, #8]
 8007efe:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8007f02:	60d3      	str	r3, [r2, #12]
 8007f04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f08:	6110      	str	r0, [r2, #16]
 8007f0a:	6153      	str	r3, [r2, #20]
 8007f0c:	e71d      	b.n	8007d4a <__kernel_rem_pio2+0x4da>
 8007f0e:	bf00      	nop

08007f10 <scalbn>:
 8007f10:	b570      	push	{r4, r5, r6, lr}
 8007f12:	ec55 4b10 	vmov	r4, r5, d0
 8007f16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007f1a:	4606      	mov	r6, r0
 8007f1c:	462b      	mov	r3, r5
 8007f1e:	b991      	cbnz	r1, 8007f46 <scalbn+0x36>
 8007f20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007f24:	4323      	orrs	r3, r4
 8007f26:	d03b      	beq.n	8007fa0 <scalbn+0x90>
 8007f28:	4b33      	ldr	r3, [pc, #204]	@ (8007ff8 <scalbn+0xe8>)
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f7f8 fb5a 	bl	80005e8 <__aeabi_dmul>
 8007f34:	4b31      	ldr	r3, [pc, #196]	@ (8007ffc <scalbn+0xec>)
 8007f36:	429e      	cmp	r6, r3
 8007f38:	4604      	mov	r4, r0
 8007f3a:	460d      	mov	r5, r1
 8007f3c:	da0f      	bge.n	8007f5e <scalbn+0x4e>
 8007f3e:	a326      	add	r3, pc, #152	@ (adr r3, 8007fd8 <scalbn+0xc8>)
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	e01e      	b.n	8007f84 <scalbn+0x74>
 8007f46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007f4a:	4291      	cmp	r1, r2
 8007f4c:	d10b      	bne.n	8007f66 <scalbn+0x56>
 8007f4e:	4622      	mov	r2, r4
 8007f50:	4620      	mov	r0, r4
 8007f52:	4629      	mov	r1, r5
 8007f54:	f7f8 f992 	bl	800027c <__adddf3>
 8007f58:	4604      	mov	r4, r0
 8007f5a:	460d      	mov	r5, r1
 8007f5c:	e020      	b.n	8007fa0 <scalbn+0x90>
 8007f5e:	460b      	mov	r3, r1
 8007f60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007f64:	3936      	subs	r1, #54	@ 0x36
 8007f66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007f6a:	4296      	cmp	r6, r2
 8007f6c:	dd0d      	ble.n	8007f8a <scalbn+0x7a>
 8007f6e:	2d00      	cmp	r5, #0
 8007f70:	a11b      	add	r1, pc, #108	@ (adr r1, 8007fe0 <scalbn+0xd0>)
 8007f72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f76:	da02      	bge.n	8007f7e <scalbn+0x6e>
 8007f78:	a11b      	add	r1, pc, #108	@ (adr r1, 8007fe8 <scalbn+0xd8>)
 8007f7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f7e:	a318      	add	r3, pc, #96	@ (adr r3, 8007fe0 <scalbn+0xd0>)
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	f7f8 fb30 	bl	80005e8 <__aeabi_dmul>
 8007f88:	e7e6      	b.n	8007f58 <scalbn+0x48>
 8007f8a:	1872      	adds	r2, r6, r1
 8007f8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007f90:	428a      	cmp	r2, r1
 8007f92:	dcec      	bgt.n	8007f6e <scalbn+0x5e>
 8007f94:	2a00      	cmp	r2, #0
 8007f96:	dd06      	ble.n	8007fa6 <scalbn+0x96>
 8007f98:	f36f 531e 	bfc	r3, #20, #11
 8007f9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007fa0:	ec45 4b10 	vmov	d0, r4, r5
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007faa:	da08      	bge.n	8007fbe <scalbn+0xae>
 8007fac:	2d00      	cmp	r5, #0
 8007fae:	a10a      	add	r1, pc, #40	@ (adr r1, 8007fd8 <scalbn+0xc8>)
 8007fb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fb4:	dac3      	bge.n	8007f3e <scalbn+0x2e>
 8007fb6:	a10e      	add	r1, pc, #56	@ (adr r1, 8007ff0 <scalbn+0xe0>)
 8007fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fbc:	e7bf      	b.n	8007f3e <scalbn+0x2e>
 8007fbe:	3236      	adds	r2, #54	@ 0x36
 8007fc0:	f36f 531e 	bfc	r3, #20, #11
 8007fc4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007fc8:	4620      	mov	r0, r4
 8007fca:	4b0d      	ldr	r3, [pc, #52]	@ (8008000 <scalbn+0xf0>)
 8007fcc:	4629      	mov	r1, r5
 8007fce:	2200      	movs	r2, #0
 8007fd0:	e7d8      	b.n	8007f84 <scalbn+0x74>
 8007fd2:	bf00      	nop
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	c2f8f359 	.word	0xc2f8f359
 8007fdc:	01a56e1f 	.word	0x01a56e1f
 8007fe0:	8800759c 	.word	0x8800759c
 8007fe4:	7e37e43c 	.word	0x7e37e43c
 8007fe8:	8800759c 	.word	0x8800759c
 8007fec:	fe37e43c 	.word	0xfe37e43c
 8007ff0:	c2f8f359 	.word	0xc2f8f359
 8007ff4:	81a56e1f 	.word	0x81a56e1f
 8007ff8:	43500000 	.word	0x43500000
 8007ffc:	ffff3cb0 	.word	0xffff3cb0
 8008000:	3c900000 	.word	0x3c900000
 8008004:	00000000 	.word	0x00000000

08008008 <floor>:
 8008008:	ec51 0b10 	vmov	r0, r1, d0
 800800c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008014:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008018:	2e13      	cmp	r6, #19
 800801a:	460c      	mov	r4, r1
 800801c:	4605      	mov	r5, r0
 800801e:	4680      	mov	r8, r0
 8008020:	dc34      	bgt.n	800808c <floor+0x84>
 8008022:	2e00      	cmp	r6, #0
 8008024:	da17      	bge.n	8008056 <floor+0x4e>
 8008026:	a332      	add	r3, pc, #200	@ (adr r3, 80080f0 <floor+0xe8>)
 8008028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802c:	f7f8 f926 	bl	800027c <__adddf3>
 8008030:	2200      	movs	r2, #0
 8008032:	2300      	movs	r3, #0
 8008034:	f7f8 fd68 	bl	8000b08 <__aeabi_dcmpgt>
 8008038:	b150      	cbz	r0, 8008050 <floor+0x48>
 800803a:	2c00      	cmp	r4, #0
 800803c:	da55      	bge.n	80080ea <floor+0xe2>
 800803e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008042:	432c      	orrs	r4, r5
 8008044:	2500      	movs	r5, #0
 8008046:	42ac      	cmp	r4, r5
 8008048:	4c2b      	ldr	r4, [pc, #172]	@ (80080f8 <floor+0xf0>)
 800804a:	bf08      	it	eq
 800804c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008050:	4621      	mov	r1, r4
 8008052:	4628      	mov	r0, r5
 8008054:	e023      	b.n	800809e <floor+0x96>
 8008056:	4f29      	ldr	r7, [pc, #164]	@ (80080fc <floor+0xf4>)
 8008058:	4137      	asrs	r7, r6
 800805a:	ea01 0307 	and.w	r3, r1, r7
 800805e:	4303      	orrs	r3, r0
 8008060:	d01d      	beq.n	800809e <floor+0x96>
 8008062:	a323      	add	r3, pc, #140	@ (adr r3, 80080f0 <floor+0xe8>)
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	f7f8 f908 	bl	800027c <__adddf3>
 800806c:	2200      	movs	r2, #0
 800806e:	2300      	movs	r3, #0
 8008070:	f7f8 fd4a 	bl	8000b08 <__aeabi_dcmpgt>
 8008074:	2800      	cmp	r0, #0
 8008076:	d0eb      	beq.n	8008050 <floor+0x48>
 8008078:	2c00      	cmp	r4, #0
 800807a:	bfbe      	ittt	lt
 800807c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008080:	4133      	asrlt	r3, r6
 8008082:	18e4      	addlt	r4, r4, r3
 8008084:	ea24 0407 	bic.w	r4, r4, r7
 8008088:	2500      	movs	r5, #0
 800808a:	e7e1      	b.n	8008050 <floor+0x48>
 800808c:	2e33      	cmp	r6, #51	@ 0x33
 800808e:	dd0a      	ble.n	80080a6 <floor+0x9e>
 8008090:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008094:	d103      	bne.n	800809e <floor+0x96>
 8008096:	4602      	mov	r2, r0
 8008098:	460b      	mov	r3, r1
 800809a:	f7f8 f8ef 	bl	800027c <__adddf3>
 800809e:	ec41 0b10 	vmov	d0, r0, r1
 80080a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80080aa:	f04f 37ff 	mov.w	r7, #4294967295
 80080ae:	40df      	lsrs	r7, r3
 80080b0:	4207      	tst	r7, r0
 80080b2:	d0f4      	beq.n	800809e <floor+0x96>
 80080b4:	a30e      	add	r3, pc, #56	@ (adr r3, 80080f0 <floor+0xe8>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f8df 	bl	800027c <__adddf3>
 80080be:	2200      	movs	r2, #0
 80080c0:	2300      	movs	r3, #0
 80080c2:	f7f8 fd21 	bl	8000b08 <__aeabi_dcmpgt>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d0c2      	beq.n	8008050 <floor+0x48>
 80080ca:	2c00      	cmp	r4, #0
 80080cc:	da0a      	bge.n	80080e4 <floor+0xdc>
 80080ce:	2e14      	cmp	r6, #20
 80080d0:	d101      	bne.n	80080d6 <floor+0xce>
 80080d2:	3401      	adds	r4, #1
 80080d4:	e006      	b.n	80080e4 <floor+0xdc>
 80080d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80080da:	2301      	movs	r3, #1
 80080dc:	40b3      	lsls	r3, r6
 80080de:	441d      	add	r5, r3
 80080e0:	4545      	cmp	r5, r8
 80080e2:	d3f6      	bcc.n	80080d2 <floor+0xca>
 80080e4:	ea25 0507 	bic.w	r5, r5, r7
 80080e8:	e7b2      	b.n	8008050 <floor+0x48>
 80080ea:	2500      	movs	r5, #0
 80080ec:	462c      	mov	r4, r5
 80080ee:	e7af      	b.n	8008050 <floor+0x48>
 80080f0:	8800759c 	.word	0x8800759c
 80080f4:	7e37e43c 	.word	0x7e37e43c
 80080f8:	bff00000 	.word	0xbff00000
 80080fc:	000fffff 	.word	0x000fffff

08008100 <_init>:
 8008100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008102:	bf00      	nop
 8008104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008106:	bc08      	pop	{r3}
 8008108:	469e      	mov	lr, r3
 800810a:	4770      	bx	lr

0800810c <_fini>:
 800810c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810e:	bf00      	nop
 8008110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008112:	bc08      	pop	{r3}
 8008114:	469e      	mov	lr, r3
 8008116:	4770      	bx	lr
