[Yosys -- Yosys Open SYnthesis Suite]
[About][1] [Documentation][2] [F.A.Q.][3] [Screenshots][4] [Download][5] [Links][6] [Commercial
Support and Development][7] [YosysHQ Community Slack][8] [IRC (Libera Chat)][9] [GitHub][10]
Related Projects:
[VlogHammer][11] [YosysJS][12]

# Documentation

This page has links to some documentaton resources available for Yosys.

## Yosys Manual

A quick first-steps tutorial can be found in the [README file][13].

The [Yosys manual][14] contains information about the internals of Yosys, and a detailed guide
through how to use the tool. Descriptions of all commands available within Yosys are available
through the [command reference][15] in the manual. Or, download the [manual pdf][16].

The [YosysHQ ReadTheDocs][17] has links to many resources for Yosys and Yosys-based tools.

## Support

The best places to ask questions are the [YosysHQ Community Slack][18] and [#yosys on Libera
Chat][19]. The best place to report a bug is on [GitHub][20].

## Papers and other Publications

Yosys is used in many academic projects. Below are a few papers from the authors of Yosys. If you
would like to use Yosys in your research or teaching, but you need VHDL features not implemented in
the open source frontend such as VHDL or SystemVerilog Assertion support, [contact YosysHQ][21] for
an academic license!

* C. Wolf, J. Glaser. Yosys - A Free Verilog Synthesis Suite. In *Proceedings of Austrochip 2013*.
  [[download pdf][22]]
* J. Glaser and C. Wolf. Methodology and Example-Driven Interconnect Synthesis for Designing
  Heterogeneous Coarse-Grain Reconfigurable Architectures. In Jan Haase, editor, *Models, Methods,
  and Tools for Complex Chip Design. Lecture Notes in Electrical Engineering. Volume 265, 2014, pp
  201-221. Springer, 2013.* [[download pdf][23]]
* D. Shah, E. Hung, C. Wolf, S. Bazanski, D. Gisselquist, and M. Milanovic. Yosys + nextpnr: an Open
  Source Framework from Verilog to Bitstream for Commercial FPGAs. In *2019 IEEE 27th Annual
  International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 2019.*
  [[arXiv][24]]
In papers and reports, please refer to Yosys as follows: Claire Wolf. Yosys Open SYnthesis Suite.
https://yosyshq.net/yosys/, e.g. using the following BibTeX code:
@MISC{Yosys,
        author = {Claire Wolf},
        title = {Yosys Open SYnthesis Suite},
        howpublished = "\url{https://yosyshq.net/yosys/}"
}

[1]: about.html
[2]: documentation.html
[3]: faq.html
[4]: screenshots.html
[5]: download.html
[6]: links.html
[7]: commercial.html
[8]: https://join.slack.com/t/yosyshq/shared_invite/zt-oe2nxfpv-BJd_9CZpkk_MoTT0s88GcA
[9]: https://web.libera.chat/#yosys
[10]: https://github.com/YosysHQ/yosys
[11]: vloghammer.html
[12]: yosysjs.html
[13]: https://github.com/YosysHQ/yosys/blob/master/README.md#getting-started
[14]: https://yosys.readthedocs.io/en/latest/
[15]: https://yosys.readthedocs.io/en/latest/cmd_ref.html
[16]: https://yosys.readthedocs.io/_/downloads/en/latest/pdf/
[17]: https://yosyshq.readthedocs.io/en/latest/
[18]: https://join.slack.com/t/yosyshq/shared_invite/zt-oe2nxfpv-BJd_9CZpkk_MoTT0s88GcA
[19]: https://web.libera.chat/#yosys
[20]: https://github.com/YosysHQ/yosys/issues/new
[21]: https://www.yosyshq.com/contact
[22]: files/yosys-austrochip2013.pdf
[23]: files/intersynth-yosys-springer2013.pdf
[24]: https://arxiv.org/abs/1903.10407
