<stg><name>keygen</name>


<trans_list>

<trans id="1045" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="17" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="1"/>
<literal name="tmp_205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="19" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="23" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="24" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
<literal name="or_ln5913" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="24" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
<literal name="or_ln5913" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="28" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="32" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="36" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="47" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="52" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="54" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="57" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="58" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="60" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="61" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="63" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="65" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="70" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="73" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="76" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="77" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="84" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="85" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="92" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1829" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="94" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1829" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="96" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="102" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="109" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="117" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %rng_st_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %rng_st_51_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_51_0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %rng_st_52_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_52_0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %rng_st_53_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_53_0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %rng_st_54_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_54_0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %rng_st_55_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_55_0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %rng_st_57_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_57_0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %rng_st_58_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_58_0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %rng_st_59_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_59_0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %rng_st_60_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_60_0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
entry:11 %rng_st_61_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_61_0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %rng_st_62_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_62_0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %rng_st_63_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_63_0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:14 %rng_st_64_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_64_0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %rng_st_65_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_65_0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %rng_st_67_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_67_0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
entry:17 %rng_st_68_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_68_0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
entry:18 %rng_st_69_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_69_0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
entry:19 %rng_st_70_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_70_0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
entry:20 %rng_st_71_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_71_0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
entry:21 %rng_st_72_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_72_0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:22 %rng_st_73_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_73_0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
entry:23 %rng_st_74_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_74_0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
entry:24 %rng_st_56_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_56_0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
entry:25 %rng_st_66_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_66_0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:26 %spectopmodule_ln5741 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_54

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5741"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %f_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %f_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %g_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_7, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %g_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %F_upper_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %F_upper_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %G_upper_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_9, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %G_upper_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %seed, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_29, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %seed, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %seed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %seed

]]></Node>
<StgValue><ssdm name="seed_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:43 %h_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %h_out

]]></Node>
<StgValue><ssdm name="h_out_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %G_upper_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %G_upper_out

]]></Node>
<StgValue><ssdm name="G_upper_out_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:45 %F_upper_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %F_upper_out

]]></Node>
<StgValue><ssdm name="F_upper_out_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46 %g_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %g_out

]]></Node>
<StgValue><ssdm name="g_out_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %f_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %f_out

]]></Node>
<StgValue><ssdm name="f_out_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %tmp2108 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp2108"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:49 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %tmp2108

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
entry:50 %f = alloca i64 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="64">
<![CDATA[
entry:51 %g = alloca i64 1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
entry:52 %F_upper = alloca i64 1

]]></Node>
<StgValue><ssdm name="F_upper"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:53 %G_upper = alloca i64 1

]]></Node>
<StgValue><ssdm name="G_upper"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %h = alloca i64 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
entry:55 %rt1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rt1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
entry:56 %rt2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rt2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
entry:57 %rt3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="rt3"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:58 %store_ln788 = store i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln788"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
entry:59 %br_ln788 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln788"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
memset.loop.i:0 %p_load = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:1 %rng_st_0_load = load i64 %rng_st_0

]]></Node>
<StgValue><ssdm name="rng_st_0_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:2 %rng_st_51_0_load = load i64 %rng_st_51_0

]]></Node>
<StgValue><ssdm name="rng_st_51_0_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:3 %rng_st_52_0_load = load i64 %rng_st_52_0

]]></Node>
<StgValue><ssdm name="rng_st_52_0_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:4 %rng_st_53_0_load = load i64 %rng_st_53_0

]]></Node>
<StgValue><ssdm name="rng_st_53_0_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:5 %rng_st_54_0_load = load i64 %rng_st_54_0

]]></Node>
<StgValue><ssdm name="rng_st_54_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:6 %rng_st_55_0_load = load i64 %rng_st_55_0

]]></Node>
<StgValue><ssdm name="rng_st_55_0_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:7 %rng_st_57_0_load = load i64 %rng_st_57_0

]]></Node>
<StgValue><ssdm name="rng_st_57_0_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:8 %rng_st_58_0_load = load i64 %rng_st_58_0

]]></Node>
<StgValue><ssdm name="rng_st_58_0_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:9 %rng_st_59_0_load = load i64 %rng_st_59_0

]]></Node>
<StgValue><ssdm name="rng_st_59_0_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:10 %rng_st_60_0_load = load i64 %rng_st_60_0

]]></Node>
<StgValue><ssdm name="rng_st_60_0_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:11 %rng_st_61_0_load = load i64 %rng_st_61_0

]]></Node>
<StgValue><ssdm name="rng_st_61_0_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:12 %rng_st_62_0_load = load i64 %rng_st_62_0

]]></Node>
<StgValue><ssdm name="rng_st_62_0_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:13 %rng_st_63_0_load = load i64 %rng_st_63_0

]]></Node>
<StgValue><ssdm name="rng_st_63_0_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:14 %rng_st_64_0_load = load i64 %rng_st_64_0

]]></Node>
<StgValue><ssdm name="rng_st_64_0_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:15 %rng_st_65_0_load = load i64 %rng_st_65_0

]]></Node>
<StgValue><ssdm name="rng_st_65_0_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:16 %rng_st_67_0_load = load i64 %rng_st_67_0

]]></Node>
<StgValue><ssdm name="rng_st_67_0_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:17 %rng_st_68_0_load = load i64 %rng_st_68_0

]]></Node>
<StgValue><ssdm name="rng_st_68_0_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:18 %rng_st_69_0_load = load i64 %rng_st_69_0

]]></Node>
<StgValue><ssdm name="rng_st_69_0_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:19 %rng_st_70_0_load = load i64 %rng_st_70_0

]]></Node>
<StgValue><ssdm name="rng_st_70_0_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:20 %rng_st_71_0_load = load i64 %rng_st_71_0

]]></Node>
<StgValue><ssdm name="rng_st_71_0_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:21 %rng_st_72_0_load = load i64 %rng_st_72_0

]]></Node>
<StgValue><ssdm name="rng_st_72_0_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:22 %rng_st_73_0_load = load i64 %rng_st_73_0

]]></Node>
<StgValue><ssdm name="rng_st_73_0_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
memset.loop.i:23 %rng_st_74_0_load = load i64 %rng_st_74_0

]]></Node>
<StgValue><ssdm name="rng_st_74_0_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop.i:24 %exitcond19826 = icmp_eq  i5 %p_load, i5 25

]]></Node>
<StgValue><ssdm name="exitcond19826"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop.i:26 %empty_358 = add i5 %p_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:27 %br_ln0 = br i1 %exitcond19826, void %memset.loop.i.split, void %for.inc.i.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
memset.loop.i.split:0 %switch_ln0 = switch i5 %p_load, void %.case.24, i5 0, void %memset.loop.i.split..exit_crit_edge, i5 1, void %.case.1, i5 2, void %.case.2, i5 3, void %.case.3, i5 4, void %.case.4, i5 5, void %.case.5, i5 6, void %.case.6, i5 7, void %.case.7, i5 8, void %.case.8, i5 9, void %.case.9, i5 10, void %.case.10, i5 11, void %.case.11, i5 12, void %.case.12, i5 13, void %.case.13, i5 14, void %.case.14, i5 15, void %.case.15, i5 16, void %.case.16, i5 17, void %.case.17, i5 18, void %.case.18, i5 19, void %.case.19, i5 20, void %.case.20, i5 21, void %.case.21, i5 22, void %.case.22, i5 23, void %.case.23

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.23:0 %store_ln0 = store i64 0, i64 %rng_st_73_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.case.23:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.22:0 %store_ln0 = store i64 0, i64 %rng_st_72_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.case.22:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.21:0 %store_ln0 = store i64 0, i64 %rng_st_71_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.case.21:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.20:0 %store_ln0 = store i64 0, i64 %rng_st_70_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.case.20:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.19:0 %store_ln0 = store i64 0, i64 %rng_st_69_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.case.19:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.18:0 %store_ln0 = store i64 0, i64 %rng_st_68_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.case.18:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.17:0 %store_ln0 = store i64 0, i64 %rng_st_67_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.case.17:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.case.16:0 %store_ln0 = store i64 0, i64 %rng_st_66_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.case.16:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.15:0 %store_ln0 = store i64 0, i64 %rng_st_65_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.case.15:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.14:0 %store_ln0 = store i64 0, i64 %rng_st_64_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.case.14:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.13:0 %store_ln0 = store i64 0, i64 %rng_st_63_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.case.13:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.12:0 %store_ln0 = store i64 0, i64 %rng_st_62_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.case.12:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.11:0 %store_ln0 = store i64 0, i64 %rng_st_61_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.case.11:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.10:0 %store_ln0 = store i64 0, i64 %rng_st_60_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.case.10:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.9:0 %store_ln0 = store i64 0, i64 %rng_st_59_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.case.9:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.8:0 %store_ln0 = store i64 0, i64 %rng_st_58_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.case.8:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.7:0 %store_ln0 = store i64 0, i64 %rng_st_57_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.case.6:0 %store_ln0 = store i64 0, i64 %rng_st_56_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.5:0 %store_ln0 = store i64 0, i64 %rng_st_55_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.4:0 %store_ln0 = store i64 0, i64 %rng_st_54_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.3:0 %store_ln0 = store i64 0, i64 %rng_st_53_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.2:0 %store_ln0 = store i64 0, i64 %rng_st_52_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.1:0 %store_ln0 = store i64 0, i64 %rng_st_51_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
memset.loop.i.split..exit_crit_edge:0 %store_ln0 = store i64 0, i64 %rng_st_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split..exit_crit_edge:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-1"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-2"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-3"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-4"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-5"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-6"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-7"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.case.24:0 %store_ln0 = store i64 0, i64 %rng_st_74_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-1"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-2"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-3"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-4"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-5"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-6"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-7"/>
</and_exp><and_exp><literal name="exitcond19826" val="0"/>
<literal name="p_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.case.24:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:0 %u_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_0"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:1 %rng_st_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_3_0"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:2 %rng_st_51_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_51_3_0"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:3 %rng_st_52_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_52_3_0"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:4 %rng_st_53_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_53_3_0"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:5 %rng_st_54_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_54_3_0"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.0.preheader:6 %rng_st_55_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_55_3_0"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64">
<![CDATA[
for.inc.i.0.preheader:7 %trunc_ln805 = trunc i64 %seed_read

]]></Node>
<StgValue><ssdm name="trunc_ln805"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:8 %store_ln805 = store i64 %rng_st_55_0_load, i64 %rng_st_55_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:9 %store_ln805 = store i64 %rng_st_54_0_load, i64 %rng_st_54_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:10 %store_ln805 = store i64 %rng_st_53_0_load, i64 %rng_st_53_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:11 %store_ln805 = store i64 %rng_st_52_0_load, i64 %rng_st_52_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:12 %store_ln805 = store i64 %rng_st_51_0_load, i64 %rng_st_51_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0.preheader:13 %store_ln805 = store i64 %rng_st_0_load, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.0.preheader:14 %store_ln805 = store i6 0, i6 %u_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond19826" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.0.preheader:15 %br_ln805 = br void %for.inc.i.0

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:0 %store_ln0 = store i5 %empty_358, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.exit:1 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i.0:0 %u_0_load = load i6 %u_0

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:1 %rng_st_3_0_load = load i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="rng_st_3_0_load"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:2 %rng_st_51_3_0_load = load i64 %rng_st_51_3_0

]]></Node>
<StgValue><ssdm name="rng_st_51_3_0_load"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:3 %rng_st_52_3_0_load = load i64 %rng_st_52_3_0

]]></Node>
<StgValue><ssdm name="rng_st_52_3_0_load"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:4 %rng_st_53_3_0_load = load i64 %rng_st_53_3_0

]]></Node>
<StgValue><ssdm name="rng_st_53_3_0_load"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:5 %rng_st_54_3_0_load = load i64 %rng_st_54_3_0

]]></Node>
<StgValue><ssdm name="rng_st_54_3_0_load"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.0:6 %rng_st_55_3_0_load = load i64 %rng_st_55_3_0

]]></Node>
<StgValue><ssdm name="rng_st_55_3_0_load"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.0:7 %zext_ln805 = zext i6 %u_0_load

]]></Node>
<StgValue><ssdm name="zext_ln805"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.0:8 %icmp_ln805 = icmp_eq  i6 %u_0_load, i6 48

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.0:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.0:10 %add_ln805 = add i6 %u_0_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln805"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.0:11 %br_ln805 = br i1 %icmp_ln805, void %for.inc.i.split.0, void %i_shake256_inject.exit

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split.0:2 %add_ln809 = add i64 %zext_ln805, i64 %seed_read

]]></Node>
<StgValue><ssdm name="add_ln809"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split.0:3 %trunc_ln809_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln809, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln809_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="63">
<![CDATA[
for.inc.i.split.0:4 %sext_ln809 = sext i63 %trunc_ln809_1

]]></Node>
<StgValue><ssdm name="sext_ln809"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.i.split.0:5 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln809

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split.0:17 %lshr_ln809_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %u_0_load, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln809_2"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="3">
<![CDATA[
for.inc.i.split.0:18 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 %rng_st_3_0_load, i64 %rng_st_51_3_0_load, i64 %rng_st_52_3_0_load, i64 %rng_st_53_3_0_load, i64 %rng_st_54_3_0_load, i64 %rng_st_55_3_0_load, i3 %lshr_ln809_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:0 %rng_st_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_1"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:1 %rng_st_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_7"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:2 %rng_st_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_54"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:3 %rng_st_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_55"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:4 %rng_st_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_56"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:5 %rng_st_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_57"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:6 %rng_st_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_58"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:7 %rng_st_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_59"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:8 %rng_st_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_60"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:9 %rng_st_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_61"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:10 %rng_st_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_62"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:11 %rng_st_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_63"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:12 %rng_st_64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_64"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:13 %rng_st_65 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_65"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:14 %rng_st_66 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_66"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:15 %rng_st_67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_67"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:16 %rng_st_68 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_68"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:17 %rng_st_69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_69"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:18 %rng_st_70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_70"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:19 %rng_st_71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_71"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:20 %rng_st_72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_72"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:21 %rng_st_73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_73"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:22 %rng_st_74 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_74"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:23 %rng_st_75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_75"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:24 %rng_st_76 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_76"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:25 %rng_dptr_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_dptr_2"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
i_shake256_inject.exit:26 %slove_NTRU_break_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="slove_NTRU_break_0_1"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64">
<![CDATA[
i_shake256_inject.exit:27 %rng_st_56_0_load = load i64 %rng_st_56_0

]]></Node>
<StgValue><ssdm name="rng_st_56_0_load"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64">
<![CDATA[
i_shake256_inject.exit:28 %rng_st_66_0_load = load i64 %rng_st_66_0

]]></Node>
<StgValue><ssdm name="rng_st_66_0_load"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:29 %rng_st = xor i64 %rng_st_56_0_load, i64 31

]]></Node>
<StgValue><ssdm name="rng_st"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:30 %rng_st_77 = xor i64 %rng_st_66_0_load, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="rng_st_77"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:31 %store_ln5851 = store i64 136, i64 %rng_dptr_2

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:32 %store_ln5851 = store i64 %rng_st_74_0_load, i64 %rng_st_76

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:33 %store_ln5851 = store i64 %rng_st_73_0_load, i64 %rng_st_75

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:34 %store_ln5851 = store i64 %rng_st_72_0_load, i64 %rng_st_74

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:35 %store_ln5851 = store i64 %rng_st_71_0_load, i64 %rng_st_73

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:36 %store_ln5851 = store i64 %rng_st_70_0_load, i64 %rng_st_72

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:37 %store_ln5851 = store i64 %rng_st_69_0_load, i64 %rng_st_71

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:38 %store_ln5851 = store i64 %rng_st_68_0_load, i64 %rng_st_70

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:39 %store_ln5851 = store i64 %rng_st_67_0_load, i64 %rng_st_69

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:40 %store_ln5851 = store i64 %rng_st_77, i64 %rng_st_68

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:41 %store_ln5851 = store i64 %rng_st_65_0_load, i64 %rng_st_67

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:42 %store_ln5851 = store i64 %rng_st_64_0_load, i64 %rng_st_66

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:43 %store_ln5851 = store i64 %rng_st_63_0_load, i64 %rng_st_65

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:44 %store_ln5851 = store i64 %rng_st_62_0_load, i64 %rng_st_64

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:45 %store_ln5851 = store i64 %rng_st_61_0_load, i64 %rng_st_63

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:46 %store_ln5851 = store i64 %rng_st_60_0_load, i64 %rng_st_62

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:47 %store_ln5851 = store i64 %rng_st_59_0_load, i64 %rng_st_61

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:48 %store_ln5851 = store i64 %rng_st_58_0_load, i64 %rng_st_60

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:49 %store_ln5851 = store i64 %rng_st_57_0_load, i64 %rng_st_59

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:50 %store_ln5851 = store i64 %rng_st, i64 %rng_st_58

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:51 %store_ln5851 = store i64 %rng_st_55_3_0_load, i64 %rng_st_57

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:52 %store_ln5851 = store i64 %rng_st_54_3_0_load, i64 %rng_st_56

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:53 %store_ln5851 = store i64 %rng_st_53_3_0_load, i64 %rng_st_55

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:54 %store_ln5851 = store i64 %rng_st_52_3_0_load, i64 %rng_st_54

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:55 %store_ln5851 = store i64 %rng_st_51_3_0_load, i64 %rng_st_7

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
i_shake256_inject.exit:56 %store_ln5851 = store i64 %rng_st_3_0_load, i64 %rng_st_1

]]></Node>
<StgValue><ssdm name="store_ln5851"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
i_shake256_inject.exit:57 %br_ln5851 = br void %VITIS_LOOP_5884_2

]]></Node>
<StgValue><ssdm name="br_ln5851"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="351" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="352" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="353" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="354" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="355" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="356" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="357" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.i.split.0:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="358" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.i.split.0:7 %gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split.0:0 %specloopname_ln799 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57

]]></Node>
<StgValue><ssdm name="specloopname_ln799"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="6">
<![CDATA[
for.inc.i.split.0:1 %trunc_ln809 = trunc i6 %u_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln809"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split.0:8 %xor_ln809 = xor i1 %trunc_ln805, i1 %trunc_ln809

]]></Node>
<StgValue><ssdm name="xor_ln809"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i.split.0:9 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln809, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="4">
<![CDATA[
for.inc.i.split.0:10 %zext_ln809 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln809"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split.0:11 %lshr_ln809 = lshr i16 %gmem0_addr_read, i16 %zext_ln809

]]></Node>
<StgValue><ssdm name="lshr_ln809"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16">
<![CDATA[
for.inc.i.split.0:12 %trunc_ln809_2 = trunc i16 %lshr_ln809

]]></Node>
<StgValue><ssdm name="trunc_ln809_2"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i.split.0:13 %zext_ln809_1 = zext i8 %trunc_ln809_2

]]></Node>
<StgValue><ssdm name="zext_ln809_1"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split.0:14 %shl_ln809_1 = shl i6 %u_0_load, i6 3

]]></Node>
<StgValue><ssdm name="shl_ln809_1"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split.0:15 %zext_ln809_2 = zext i6 %shl_ln809_1

]]></Node>
<StgValue><ssdm name="zext_ln809_2"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split.0:16 %shl_ln809 = shl i64 %zext_ln809_1, i64 %zext_ln809_2

]]></Node>
<StgValue><ssdm name="shl_ln809"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split.0:19 %xor_ln809_1 = xor i64 %tmp_s, i64 %shl_ln809

]]></Node>
<StgValue><ssdm name="xor_ln809_1"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
for.inc.i.split.0:20 %switch_ln809 = switch i3 %lshr_ln809_2, void %for.inc.i.split.0.arrayidx54.i.exit.0_crit_edge, i3 5, void %arrayidx54.i.case.5.0, i3 1, void %arrayidx54.i.case.1.0, i3 2, void %arrayidx54.i.case.2.0, i3 3, void %arrayidx54.i.case.3.0, i3 4, void %arrayidx54.i.case.4.0

]]></Node>
<StgValue><ssdm name="switch_ln809"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.case.4.0:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_54_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.case.4.0:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.case.3.0:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_53_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.case.3.0:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.case.2.0:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_52_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.case.2.0:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.case.1.0:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_51_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.case.1.0:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.case.5.0:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_55_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.case.5.0:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-1"/>
</and_exp><and_exp><literal name="lshr_ln809_2" val="-2"/>
</and_exp><and_exp><literal name="lshr_ln809_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split.0.arrayidx54.i.exit.0_crit_edge:0 %store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln809"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lshr_ln809_2" val="-1"/>
</and_exp><and_exp><literal name="lshr_ln809_2" val="-2"/>
</and_exp><and_exp><literal name="lshr_ln809_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.0.arrayidx54.i.exit.0_crit_edge:1 %br_ln809 = br void %arrayidx54.i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx54.i.exit.0:0 %store_ln805 = store i6 %add_ln805, i6 %u_0

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx54.i.exit.0:1 %br_ln805 = br void %for.inc.i.0

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:0 %rng_st_1_load = load i64 %rng_st_1

]]></Node>
<StgValue><ssdm name="rng_st_1_load"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:1 %rng_st_7_load = load i64 %rng_st_7

]]></Node>
<StgValue><ssdm name="rng_st_7_load"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:2 %rng_st_54_load = load i64 %rng_st_54

]]></Node>
<StgValue><ssdm name="rng_st_54_load"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:3 %rng_st_55_load = load i64 %rng_st_55

]]></Node>
<StgValue><ssdm name="rng_st_55_load"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:4 %rng_st_56_load = load i64 %rng_st_56

]]></Node>
<StgValue><ssdm name="rng_st_56_load"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:5 %rng_st_57_load = load i64 %rng_st_57

]]></Node>
<StgValue><ssdm name="rng_st_57_load"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:6 %rng_st_58_load = load i64 %rng_st_58

]]></Node>
<StgValue><ssdm name="rng_st_58_load"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:7 %rng_st_59_load = load i64 %rng_st_59

]]></Node>
<StgValue><ssdm name="rng_st_59_load"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:8 %rng_st_60_load = load i64 %rng_st_60

]]></Node>
<StgValue><ssdm name="rng_st_60_load"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:9 %rng_st_61_load = load i64 %rng_st_61

]]></Node>
<StgValue><ssdm name="rng_st_61_load"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:10 %rng_st_62_load = load i64 %rng_st_62

]]></Node>
<StgValue><ssdm name="rng_st_62_load"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:11 %rng_st_63_load = load i64 %rng_st_63

]]></Node>
<StgValue><ssdm name="rng_st_63_load"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:12 %rng_st_64_load = load i64 %rng_st_64

]]></Node>
<StgValue><ssdm name="rng_st_64_load"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:13 %rng_st_65_load = load i64 %rng_st_65

]]></Node>
<StgValue><ssdm name="rng_st_65_load"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:14 %rng_st_66_load = load i64 %rng_st_66

]]></Node>
<StgValue><ssdm name="rng_st_66_load"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:15 %rng_st_67_load = load i64 %rng_st_67

]]></Node>
<StgValue><ssdm name="rng_st_67_load"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:16 %rng_st_68_load = load i64 %rng_st_68

]]></Node>
<StgValue><ssdm name="rng_st_68_load"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:17 %rng_st_69_load = load i64 %rng_st_69

]]></Node>
<StgValue><ssdm name="rng_st_69_load"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:18 %rng_st_70_load = load i64 %rng_st_70

]]></Node>
<StgValue><ssdm name="rng_st_70_load"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:19 %rng_st_71_load = load i64 %rng_st_71

]]></Node>
<StgValue><ssdm name="rng_st_71_load"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:20 %rng_st_72_load = load i64 %rng_st_72

]]></Node>
<StgValue><ssdm name="rng_st_72_load"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:21 %rng_st_73_load = load i64 %rng_st_73

]]></Node>
<StgValue><ssdm name="rng_st_73_load"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:22 %rng_st_74_load = load i64 %rng_st_74

]]></Node>
<StgValue><ssdm name="rng_st_74_load"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:23 %rng_st_75_load = load i64 %rng_st_75

]]></Node>
<StgValue><ssdm name="rng_st_75_load"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:24 %rng_st_76_load = load i64 %rng_st_76

]]></Node>
<StgValue><ssdm name="rng_st_76_load"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:25 %rng_dptr_2_load = load i64 %rng_dptr_2

]]></Node>
<StgValue><ssdm name="rng_dptr_2_load"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1664" op_0_bw="1664" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="8" op_28_bw="64" op_29_bw="63">
<![CDATA[
VITIS_LOOP_5884_2:26 %call_ret4 = call i1664 @poly_small_mkgauss, i64 %rng_st_1_load, i64 %rng_st_7_load, i64 %rng_st_54_load, i64 %rng_st_55_load, i64 %rng_st_56_load, i64 %rng_st_57_load, i64 %rng_st_58_load, i64 %rng_st_59_load, i64 %rng_st_60_load, i64 %rng_st_61_load, i64 %rng_st_62_load, i64 %rng_st_63_load, i64 %rng_st_64_load, i64 %rng_st_65_load, i64 %rng_st_66_load, i64 %rng_st_67_load, i64 %rng_st_68_load, i64 %rng_st_69_load, i64 %rng_st_70_load, i64 %rng_st_71_load, i64 %rng_st_72_load, i64 %rng_st_73_load, i64 %rng_st_74_load, i64 %rng_st_75_load, i64 %rng_st_76_load, i64 %rng_dptr_2_load, i8 %f, i64 %RC, i63 %gauss_1024_12289

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="413" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1664" op_0_bw="1664" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="8" op_28_bw="64" op_29_bw="63">
<![CDATA[
VITIS_LOOP_5884_2:26 %call_ret4 = call i1664 @poly_small_mkgauss, i64 %rng_st_1_load, i64 %rng_st_7_load, i64 %rng_st_54_load, i64 %rng_st_55_load, i64 %rng_st_56_load, i64 %rng_st_57_load, i64 %rng_st_58_load, i64 %rng_st_59_load, i64 %rng_st_60_load, i64 %rng_st_61_load, i64 %rng_st_62_load, i64 %rng_st_63_load, i64 %rng_st_64_load, i64 %rng_st_65_load, i64 %rng_st_66_load, i64 %rng_st_67_load, i64 %rng_st_68_load, i64 %rng_st_69_load, i64 %rng_st_70_load, i64 %rng_st_71_load, i64 %rng_st_72_load, i64 %rng_st_73_load, i64 %rng_st_74_load, i64 %rng_st_75_load, i64 %rng_st_76_load, i64 %rng_dptr_2_load, i8 %f, i64 %RC, i63 %gauss_1024_12289

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:27 %rng_dptr = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_dptr"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:28 %rng_st_3 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_3"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:29 %rng_st_4 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_4"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:30 %rng_st_5 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_5"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:31 %rng_st_6 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_6"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:32 %rng_st_8 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_8"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:33 %rng_st_9 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_9"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:34 %rng_st_78 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_78"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:35 %rng_st_79 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_79"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:36 %rng_st_80 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_80"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:37 %rng_st_81 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_81"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:38 %rng_st_82 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_82"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:39 %rng_st_83 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_83"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:40 %rng_st_84 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_84"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:41 %rng_st_85 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_85"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:42 %rng_st_86 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_86"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:43 %rng_st_87 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_87"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:44 %rng_st_88 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_88"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:45 %rng_st_89 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_89"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:46 %rng_st_90 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_90"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:47 %rng_st_91 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_91"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:48 %rng_st_92 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_92"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:49 %rng_st_93 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_93"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:50 %rng_st_94 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_94"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:51 %rng_st_95 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_95"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:52 %rng_st_96 = extractvalue i1664 %call_ret4

]]></Node>
<StgValue><ssdm name="rng_st_96"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1664" op_0_bw="1664" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="8" op_28_bw="64" op_29_bw="63">
<![CDATA[
VITIS_LOOP_5884_2:53 %call_ret6 = call i1664 @poly_small_mkgauss, i64 %rng_st_3, i64 %rng_st_4, i64 %rng_st_5, i64 %rng_st_6, i64 %rng_st_8, i64 %rng_st_9, i64 %rng_st_78, i64 %rng_st_79, i64 %rng_st_80, i64 %rng_st_81, i64 %rng_st_82, i64 %rng_st_83, i64 %rng_st_84, i64 %rng_st_85, i64 %rng_st_86, i64 %rng_st_87, i64 %rng_st_88, i64 %rng_st_89, i64 %rng_st_90, i64 %rng_st_91, i64 %rng_st_92, i64 %rng_st_93, i64 %rng_st_94, i64 %rng_st_95, i64 %rng_st_96, i64 %rng_dptr, i8 %g, i64 %RC, i63 %gauss_1024_12289

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="441" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1664" op_0_bw="1664" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="8" op_28_bw="64" op_29_bw="63">
<![CDATA[
VITIS_LOOP_5884_2:53 %call_ret6 = call i1664 @poly_small_mkgauss, i64 %rng_st_3, i64 %rng_st_4, i64 %rng_st_5, i64 %rng_st_6, i64 %rng_st_8, i64 %rng_st_9, i64 %rng_st_78, i64 %rng_st_79, i64 %rng_st_80, i64 %rng_st_81, i64 %rng_st_82, i64 %rng_st_83, i64 %rng_st_84, i64 %rng_st_85, i64 %rng_st_86, i64 %rng_st_87, i64 %rng_st_88, i64 %rng_st_89, i64 %rng_st_90, i64 %rng_st_91, i64 %rng_st_92, i64 %rng_st_93, i64 %rng_st_94, i64 %rng_st_95, i64 %rng_st_96, i64 %rng_dptr, i8 %g, i64 %RC, i63 %gauss_1024_12289

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:54 %rng_dptr_1 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_dptr_1"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:55 %rng_st_97 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_97"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:56 %rng_st_98 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_98"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:57 %rng_st_99 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_99"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:58 %rng_st_100 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_100"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:59 %rng_st_101 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_101"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:60 %rng_st_102 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_102"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:61 %rng_st_103 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_103"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:62 %rng_st_104 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_104"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:63 %rng_st_105 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_105"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:64 %rng_st_106 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_106"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:65 %rng_st_107 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_107"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:66 %rng_st_108 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_108"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:67 %rng_st_109 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_109"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:68 %rng_st_110 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_110"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:69 %rng_st_111 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_111"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:70 %rng_st_112 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_112"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:71 %rng_st_113 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_113"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:72 %rng_st_114 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_114"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:73 %rng_st_115 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_115"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:74 %rng_st_116 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_116"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:75 %rng_st_117 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_117"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:76 %rng_st_118 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_118"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:77 %rng_st_119 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_119"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:78 %rng_st_120 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_120"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="1664">
<![CDATA[
VITIS_LOOP_5884_2:79 %rng_st_121 = extractvalue i1664 %call_ret6

]]></Node>
<StgValue><ssdm name="rng_st_121"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_5884_2:80 %br_ln5884 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln5884"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body:0 %test = phi i32 0, void %VITIS_LOOP_5884_2, i32 %test_1, void %for.body.split_ifconv

]]></Node>
<StgValue><ssdm name="test"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.body:1 %u_014 = phi i11 0, void %VITIS_LOOP_5884_2, i11 %u_215, void %for.body.split_ifconv

]]></Node>
<StgValue><ssdm name="u_014"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="11">
<![CDATA[
for.body:2 %zext_ln5884 = zext i11 %u_014

]]></Node>
<StgValue><ssdm name="zext_ln5884"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body:3 %icmp_ln5884 = icmp_eq  i11 %u_014, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5884"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body:5 %u_215 = add i11 %u_014, i11 1

]]></Node>
<StgValue><ssdm name="u_215"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln5884 = br i1 %icmp_ln5884, void %for.body.split_ifconv, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln5884"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:1 %f_addr = getelementptr i8 %f, i64 0, i64 %zext_ln5884

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:2 %f_load = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:6 %g_addr = getelementptr i8 %g, i64 0, i64 %zext_ln5884

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:7 %g_load = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:0 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %test, i32 31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:1 %br_ln5897 = br i1 %tmp_205, void %for.inc.i32.preheader, void %VITIS_LOOP_5884_2.backedge

]]></Node>
<StgValue><ssdm name="br_ln5897"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5884" val="1"/>
<literal name="tmp_205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i32.preheader:0 %br_ln2760 = br void %for.inc.i32

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %specloopname_ln5815 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln5815"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:2 %f_load = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:3 %tmp_206 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %f_load, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split_ifconv:4 %icmp_ln5890 = icmp_sgt  i4 %tmp_206, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln5890"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:5 %icmp_ln5890_1 = icmp_slt  i8 %f_load, i8 241

]]></Node>
<StgValue><ssdm name="icmp_ln5890_1"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:7 %g_load = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:8 %tmp_207 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %g_load, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split_ifconv:9 %icmp_ln5891 = icmp_sgt  i4 %tmp_207, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln5891"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:10 %icmp_ln5891_1 = icmp_slt  i8 %g_load, i8 241

]]></Node>
<StgValue><ssdm name="icmp_ln5891_1"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:11 %or_ln5891 = or i1 %icmp_ln5890, i1 %icmp_ln5890_1

]]></Node>
<StgValue><ssdm name="or_ln5891"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:12 %or_ln5891_1 = or i1 %icmp_ln5891_1, i1 %icmp_ln5891

]]></Node>
<StgValue><ssdm name="or_ln5891_1"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:13 %or_ln5891_2 = or i1 %or_ln5891_1, i1 %or_ln5891

]]></Node>
<StgValue><ssdm name="or_ln5891_2"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:14 %test_1 = select i1 %or_ln5891_2, i32 4294967295, i32 %test

]]></Node>
<StgValue><ssdm name="test_1"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:15 %br_ln5884 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln5884"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i32:0 %ng = phi i32 %ng_1, void %for.inc.i32.split, i32 0, void %for.inc.i32.preheader

]]></Node>
<StgValue><ssdm name="ng"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.inc.i32:1 %s = phi i26 %s_1, void %for.inc.i32.split, i26 0, void %for.inc.i32.preheader

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i32:2 %u = phi i11 %u_216, void %for.inc.i32.split, i11 0, void %for.inc.i32.preheader

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i32:3 %zext_ln2760 = zext i11 %u

]]></Node>
<StgValue><ssdm name="zext_ln2760"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i32:4 %icmp_ln2760 = icmp_eq  i11 %u, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2760"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i32:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i32:6 %u_216 = add i11 %u, i11 1

]]></Node>
<StgValue><ssdm name="u_216"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i32:7 %br_ln2760 = br i1 %icmp_ln2760, void %for.inc.i32.split, void %for.inc.i46.preheader

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i32.split:1 %f_addr_4 = getelementptr i8 %f, i64 0, i64 %zext_ln2760

]]></Node>
<StgValue><ssdm name="f_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i32.split:2 %z = load i10 %f_addr_4

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i46.preheader:0 %br_ln2760 = br void %for.inc.i46

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="508" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i32.split:2 %z = load i10 %f_addr_4

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i32.split:3 %sext_ln2761 = sext i8 %z

]]></Node>
<StgValue><ssdm name="sext_ln2761"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i32.split:4 %mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761

]]></Node>
<StgValue><ssdm name="mul_ln2764"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="511" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i32.split:4 %mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761

]]></Node>
<StgValue><ssdm name="mul_ln2764"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="512" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i32.split:4 %mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761

]]></Node>
<StgValue><ssdm name="mul_ln2764"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="16">
<![CDATA[
for.inc.i32.split:5 %sext_ln2764 = sext i16 %mul_ln2764

]]></Node>
<StgValue><ssdm name="sext_ln2764"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i32.split:6 %s_1 = add i26 %sext_ln2764, i26 %s

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i32.split:0 %specloopname_ln2754 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln2754"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i32.split:6 %s_1 = add i26 %sext_ln2764, i26 %s

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="26">
<![CDATA[
for.inc.i32.split:7 %sext_ln2765 = sext i26 %s_1

]]></Node>
<StgValue><ssdm name="sext_ln2765"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i32.split:8 %ng_1 = or i32 %sext_ln2765, i32 %ng

]]></Node>
<StgValue><ssdm name="ng_1"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i32.split:9 %br_ln2760 = br void %for.inc.i32

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="520" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i46:0 %ng_2 = phi i32 %ng_3, void %for.inc.i46.split, i32 0, void %for.inc.i46.preheader

]]></Node>
<StgValue><ssdm name="ng_2"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.inc.i46:1 %s_2 = phi i26 %s_3, void %for.inc.i46.split, i26 0, void %for.inc.i46.preheader

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i46:2 %u_138 = phi i11 %u_217, void %for.inc.i46.split, i11 0, void %for.inc.i46.preheader

]]></Node>
<StgValue><ssdm name="u_138"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i46:3 %zext_ln2760_1 = zext i11 %u_138

]]></Node>
<StgValue><ssdm name="zext_ln2760_1"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i46:4 %icmp_ln2760_1 = icmp_eq  i11 %u_138, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2760_1"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i46:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i46:6 %u_217 = add i11 %u_138, i11 1

]]></Node>
<StgValue><ssdm name="u_217"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i46:7 %br_ln2760 = br i1 %icmp_ln2760_1, void %for.inc.i46.split, void %poly_small_sqnorm.exit51

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i46.split:1 %g_addr_4 = getelementptr i8 %g, i64 0, i64 %zext_ln2760_1

]]></Node>
<StgValue><ssdm name="g_addr_4"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i46.split:2 %z_129 = load i10 %g_addr_4

]]></Node>
<StgValue><ssdm name="z_129"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
poly_small_sqnorm.exit51:0 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ng, i32 31

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
poly_small_sqnorm.exit51:1 %normf = select i1 %tmp_208, i26 67108863, i26 %s

]]></Node>
<StgValue><ssdm name="normf"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="27" op_0_bw="26">
<![CDATA[
poly_small_sqnorm.exit51:2 %sext_ln5861 = sext i26 %normf

]]></Node>
<StgValue><ssdm name="sext_ln5861"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
poly_small_sqnorm.exit51:3 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ng_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
poly_small_sqnorm.exit51:4 %normg = select i1 %tmp_209, i26 67108863, i26 %s_2

]]></Node>
<StgValue><ssdm name="normg"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="27" op_0_bw="26">
<![CDATA[
poly_small_sqnorm.exit51:5 %sext_ln5861_1 = sext i26 %normg

]]></Node>
<StgValue><ssdm name="sext_ln5861_1"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
poly_small_sqnorm.exit51:6 %add_ln5911 = add i27 %sext_ln5861_1, i27 %sext_ln5861

]]></Node>
<StgValue><ssdm name="add_ln5911"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
poly_small_sqnorm.exit51:7 %or_ln5911 = or i26 %normg, i26 %normf

]]></Node>
<StgValue><ssdm name="or_ln5911"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
poly_small_sqnorm.exit51:8 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %or_ln5911, i32 25

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
poly_small_sqnorm.exit51:9 %icmp_ln5913 = icmp_ugt  i27 %add_ln5911, i27 16822

]]></Node>
<StgValue><ssdm name="icmp_ln5913"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
poly_small_sqnorm.exit51:10 %or_ln5913 = or i1 %tmp_210, i1 %icmp_ln5913

]]></Node>
<StgValue><ssdm name="or_ln5913"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_small_sqnorm.exit51:11 %br_ln5913 = br i1 %or_ln5913, void %for.inc.i57.preheader, void %VITIS_LOOP_5884_2.backedge

]]></Node>
<StgValue><ssdm name="br_ln5913"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2760_1" val="1"/>
<literal name="or_ln5913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i57.preheader:0 %br_ln2817 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="543" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i46.split:2 %z_129 = load i10 %g_addr_4

]]></Node>
<StgValue><ssdm name="z_129"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i46.split:3 %sext_ln2761_1 = sext i8 %z_129

]]></Node>
<StgValue><ssdm name="sext_ln2761_1"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i46.split:4 %mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1

]]></Node>
<StgValue><ssdm name="mul_ln2764_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="546" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i46.split:4 %mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1

]]></Node>
<StgValue><ssdm name="mul_ln2764_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="547" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i46.split:4 %mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1

]]></Node>
<StgValue><ssdm name="mul_ln2764_1"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="16">
<![CDATA[
for.inc.i46.split:5 %sext_ln2764_1 = sext i16 %mul_ln2764_1

]]></Node>
<StgValue><ssdm name="sext_ln2764_1"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i46.split:6 %s_3 = add i26 %sext_ln2764_1, i26 %s_2

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i46.split:0 %specloopname_ln2754 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln2754"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i46.split:6 %s_3 = add i26 %sext_ln2764_1, i26 %s_2

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="26">
<![CDATA[
for.inc.i46.split:7 %sext_ln2765_1 = sext i26 %s_3

]]></Node>
<StgValue><ssdm name="sext_ln2765_1"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i46.split:8 %ng_3 = or i32 %sext_ln2765_1, i32 %ng_2

]]></Node>
<StgValue><ssdm name="ng_3"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i46.split:9 %br_ln2760 = br void %for.inc.i46

]]></Node>
<StgValue><ssdm name="br_ln2760"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="555" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i57:0 %u_140 = phi i11 %u_218, void %for.inc.i57.split, i11 0, void %for.inc.i57.preheader

]]></Node>
<StgValue><ssdm name="u_140"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i57:1 %zext_ln2817 = zext i11 %u_140

]]></Node>
<StgValue><ssdm name="zext_ln2817"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i57:2 %icmp_ln2817 = icmp_eq  i11 %u_140, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2817"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i57:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i57:4 %u_218 = add i11 %u_140, i11 1

]]></Node>
<StgValue><ssdm name="u_218"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i57:5 %br_ln2817 = br i1 %icmp_ln2817, void %for.inc.i57.split, void %for.inc.i66.preheader

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:1 %f_addr_5 = getelementptr i8 %f, i64 0, i64 %zext_ln2817

]]></Node>
<StgValue><ssdm name="f_addr_5"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i57.split:2 %f_load_2 = load i10 %f_addr_5

]]></Node>
<StgValue><ssdm name="f_load_2"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i66.preheader:0 %br_ln2817 = br void %for.inc.i66

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="564" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i57.split:2 %f_load_2 = load i10 %f_addr_5

]]></Node>
<StgValue><ssdm name="f_load_2"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i57.split:3 %sext_ln2819 = sext i8 %f_load_2

]]></Node>
<StgValue><ssdm name="sext_ln2819"/></StgValue>
</operation>

<operation id="566" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:4 %tmp_84 = call i64 @fpr_of, i64 %sext_ln2819

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i57.split:0 %specloopname_ln2814 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58

]]></Node>
<StgValue><ssdm name="specloopname_ln2814"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:4 %tmp_84 = call i64 @fpr_of, i64 %sext_ln2819

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:5 %rt1_addr = getelementptr i64 %rt1, i64 0, i64 %zext_ln2817

]]></Node>
<StgValue><ssdm name="rt1_addr"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc.i57.split:6 %store_ln2819 = store i64 %tmp_84, i10 %rt1_addr

]]></Node>
<StgValue><ssdm name="store_ln2819"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i57.split:7 %br_ln2817 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i66:0 %u_142 = phi i11 %u_219, void %for.inc.i66.split, i11 0, void %for.inc.i66.preheader

]]></Node>
<StgValue><ssdm name="u_142"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i66:1 %zext_ln2817_1 = zext i11 %u_142

]]></Node>
<StgValue><ssdm name="zext_ln2817_1"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i66:2 %icmp_ln2817_1 = icmp_eq  i11 %u_142, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2817_1"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i66:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i66:4 %u_219 = add i11 %u_142, i11 1

]]></Node>
<StgValue><ssdm name="u_219"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i66:5 %br_ln2817 = br i1 %icmp_ln2817_1, void %for.inc.i66.split, void %poly_small_to_fp.exit68

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i66.split:1 %g_addr_5 = getelementptr i8 %g, i64 0, i64 %zext_ln2817_1

]]></Node>
<StgValue><ssdm name="g_addr_5"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i66.split:2 %g_load_2 = load i10 %g_addr_5

]]></Node>
<StgValue><ssdm name="g_load_2"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_small_to_fp.exit68:0 %call_ln5925 = call void @FFT, i64 %rt1, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5925"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2817_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_small_to_fp.exit68:1 %call_ln5926 = call void @FFT, i64 %rt2, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5926"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="582" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i66.split:2 %g_load_2 = load i10 %g_addr_5

]]></Node>
<StgValue><ssdm name="g_load_2"/></StgValue>
</operation>

<operation id="583" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i66.split:3 %sext_ln2819_1 = sext i8 %g_load_2

]]></Node>
<StgValue><ssdm name="sext_ln2819_1"/></StgValue>
</operation>

<operation id="584" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i66.split:4 %tmp_85 = call i64 @fpr_of, i64 %sext_ln2819_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="585" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i66.split:0 %specloopname_ln2814 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58

]]></Node>
<StgValue><ssdm name="specloopname_ln2814"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i66.split:4 %tmp_85 = call i64 @fpr_of, i64 %sext_ln2819_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="587" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i66.split:5 %rt2_addr = getelementptr i64 %rt2, i64 0, i64 %zext_ln2817_1

]]></Node>
<StgValue><ssdm name="rt2_addr"/></StgValue>
</operation>

<operation id="588" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc.i66.split:6 %store_ln2819 = store i64 %tmp_85, i10 %rt2_addr

]]></Node>
<StgValue><ssdm name="store_ln2819"/></StgValue>
</operation>

<operation id="589" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i66.split:7 %br_ln2817 = br void %for.inc.i66

]]></Node>
<StgValue><ssdm name="br_ln2817"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="590" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_small_to_fp.exit68:0 %call_ln5925 = call void @FFT, i64 %rt1, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5925"/></StgValue>
</operation>

<operation id="591" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_small_to_fp.exit68:1 %call_ln5926 = call void @FFT, i64 %rt2, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5926"/></StgValue>
</operation>

<operation id="592" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
poly_small_to_fp.exit68:2 %br_ln225 = br void %for.inc.i77

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i77:0 %u_144 = phi i10 0, void %poly_small_to_fp.exit68, i10 %u_220, void %for.inc.i77.split

]]></Node>
<StgValue><ssdm name="u_144"/></StgValue>
</operation>

<operation id="594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77:1 %zext_ln225 = zext i10 %u_144

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="595" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i77:2 %icmp_ln225 = icmp_eq  i10 %u_144, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="596" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i77:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="597" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i77:4 %u_220 = add i10 %u_144, i10 1

]]></Node>
<StgValue><ssdm name="u_220"/></StgValue>
</operation>

<operation id="598" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i77:5 %br_ln225 = br i1 %icmp_ln225, void %for.inc.i77.split, void %for.inc.i85.preheader

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i77.split:1 %rt1_addr_1 = getelementptr i64 %rt1, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="rt1_addr_1"/></StgValue>
</operation>

<operation id="600" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:2 %a_re = load i10 %rt1_addr_1

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="601" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i77.split:3 %xor_ln228 = xor i10 %u_144, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="602" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:4 %zext_ln228 = zext i10 %xor_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="603" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i77.split:5 %rt1_addr_2 = getelementptr i64 %rt1, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="rt1_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:6 %a_im = load i10 %rt1_addr_2

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="605" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i77.split:7 %rt2_addr_1 = getelementptr i64 %rt2, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="rt2_addr_1"/></StgValue>
</operation>

<operation id="606" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:8 %b_re = load i10 %rt2_addr_1

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="607" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i77.split:9 %rt2_addr_2 = getelementptr i64 %rt2, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="rt2_addr_2"/></StgValue>
</operation>

<operation id="608" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:10 %b_im = load i10 %rt2_addr_2

]]></Node>
<StgValue><ssdm name="b_im"/></StgValue>
</operation>

<operation id="609" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i85.preheader:0 %br_ln546 = br void %for.inc.i85

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="610" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:2 %a_re = load i10 %rt1_addr_1

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="611" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:6 %a_im = load i10 %rt1_addr_2

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="612" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:8 %b_re = load i10 %rt2_addr_1

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="613" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i77.split:10 %b_im = load i10 %rt2_addr_2

]]></Node>
<StgValue><ssdm name="b_im"/></StgValue>
</operation>

<operation id="614" st_id="37" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:11 %x_assign_s = dmul i64 %a_re, i64 %a_re

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="615" st_id="37" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:12 %y_assign = dmul i64 %a_im, i64 %a_im

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="616" st_id="37" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:14 %x_assign_3 = dmul i64 %b_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="617" st_id="37" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:15 %y_assign_s = dmul i64 %b_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="618" st_id="38" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:11 %x_assign_s = dmul i64 %a_re, i64 %a_re

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="619" st_id="38" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:12 %y_assign = dmul i64 %a_im, i64 %a_im

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="620" st_id="38" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:13 %x_assign_1 = dadd i64 %x_assign_s, i64 %y_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="621" st_id="38" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:14 %x_assign_3 = dmul i64 %b_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="622" st_id="38" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:15 %y_assign_s = dmul i64 %b_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>

<operation id="623" st_id="38" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:16 %y_assign_6 = dadd i64 %x_assign_3, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="y_assign_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="624" st_id="39" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:13 %x_assign_1 = dadd i64 %x_assign_s, i64 %y_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="625" st_id="39" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:16 %y_assign_6 = dadd i64 %x_assign_3, i64 %y_assign_s

]]></Node>
<StgValue><ssdm name="y_assign_6"/></StgValue>
</operation>

<operation id="626" st_id="39" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:17 %x_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_6

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="627" st_id="40" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:17 %x_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_6

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="628" st_id="41" stage="6" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="629" st_id="42" stage="5" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="630" st_id="43" stage="4" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="631" st_id="44" stage="3" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="632" st_id="45" stage="2" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="633" st_id="46" stage="1" lat="6">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i77.split:18 %div_i_i = ddiv i64 1, i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="634" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i77.split:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="635" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i77.split:19 %rt3_addr = getelementptr i64 %rt3, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="rt3_addr"/></StgValue>
</operation>

<operation id="636" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc.i77.split:20 %store_ln231 = store i64 %div_i_i, i10 %rt3_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="637" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i77.split:21 %br_ln225 = br void %for.inc.i77

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="638" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i85:0 %u_146 = phi i11 %u_221, void %for.inc.i85.split, i11 512, void %for.inc.i85.preheader

]]></Node>
<StgValue><ssdm name="u_146"/></StgValue>
</operation>

<operation id="639" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i85:1 %zext_ln546 = zext i11 %u_146

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="640" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i85:2 %icmp_ln546 = icmp_eq  i11 %u_146, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln546"/></StgValue>
</operation>

<operation id="641" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i85:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="642" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i85:4 %br_ln546 = br i1 %icmp_ln546, void %for.inc.i85.split, void %for.inc.i94.preheader

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="643" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i85.split:1 %rt1_addr_3 = getelementptr i64 %rt1, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="rt1_addr_3"/></StgValue>
</operation>

<operation id="644" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i85.split:2 %rt1_load = load i10 %rt1_addr_3

]]></Node>
<StgValue><ssdm name="rt1_load"/></StgValue>
</operation>

<operation id="645" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i85.split:7 %u_221 = add i11 %u_146, i11 1

]]></Node>
<StgValue><ssdm name="u_221"/></StgValue>
</operation>

<operation id="646" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i94.preheader:0 %br_ln546 = br void %for.inc.i94

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="647" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i85.split:0 %specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln543"/></StgValue>
</operation>

<operation id="648" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i85.split:2 %rt1_load = load i10 %rt1_addr_3

]]></Node>
<StgValue><ssdm name="rt1_load"/></StgValue>
</operation>

<operation id="649" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i85.split:3 %bitcast_ln147 = bitcast i64 %rt1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="650" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i85.split:4 %xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="651" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i85.split:5 %bitcast_ln147_1 = bitcast i64 %xor_ln147

]]></Node>
<StgValue><ssdm name="bitcast_ln147_1"/></StgValue>
</operation>

<operation id="652" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i85.split:6 %store_ln548 = store i64 %bitcast_ln147_1, i10 %rt1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="653" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i85.split:8 %br_ln546 = br void %for.inc.i85

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="654" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i94:0 %u_148 = phi i11 %u_222, void %for.inc.i94.split, i11 512, void %for.inc.i94.preheader

]]></Node>
<StgValue><ssdm name="u_148"/></StgValue>
</operation>

<operation id="655" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i94:1 %zext_ln546_1 = zext i11 %u_148

]]></Node>
<StgValue><ssdm name="zext_ln546_1"/></StgValue>
</operation>

<operation id="656" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i94:2 %icmp_ln546_3 = icmp_eq  i11 %u_148, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln546_3"/></StgValue>
</operation>

<operation id="657" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i94:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="658" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i94:4 %br_ln546 = br i1 %icmp_ln546_3, void %for.inc.i94.split, void %for.inc.i103.preheader

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="659" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i94.split:1 %rt2_addr_3 = getelementptr i64 %rt2, i64 0, i64 %zext_ln546_1

]]></Node>
<StgValue><ssdm name="rt2_addr_3"/></StgValue>
</operation>

<operation id="660" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i94.split:2 %rt2_load = load i10 %rt2_addr_3

]]></Node>
<StgValue><ssdm name="rt2_load"/></StgValue>
</operation>

<operation id="661" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i94.split:7 %u_222 = add i11 %u_148, i11 1

]]></Node>
<StgValue><ssdm name="u_222"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i103.preheader:0 %br_ln562 = br void %for.inc.i103

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="663" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i94.split:0 %specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln543"/></StgValue>
</operation>

<operation id="664" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i94.split:2 %rt2_load = load i10 %rt2_addr_3

]]></Node>
<StgValue><ssdm name="rt2_load"/></StgValue>
</operation>

<operation id="665" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i94.split:3 %bitcast_ln147_2 = bitcast i64 %rt2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln147_2"/></StgValue>
</operation>

<operation id="666" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i94.split:4 %xor_ln147_3 = xor i64 %bitcast_ln147_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln147_3"/></StgValue>
</operation>

<operation id="667" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i94.split:5 %bitcast_ln147_3 = bitcast i64 %xor_ln147_3

]]></Node>
<StgValue><ssdm name="bitcast_ln147_3"/></StgValue>
</operation>

<operation id="668" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i94.split:6 %store_ln548 = store i64 %bitcast_ln147_3, i10 %rt2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="669" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i94.split:8 %br_ln546 = br void %for.inc.i94

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i103:0 %u_150 = phi i11 %u_223, void %for.inc.i103.split, i11 0, void %for.inc.i103.preheader

]]></Node>
<StgValue><ssdm name="u_150"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i103:1 %zext_ln562 = zext i11 %u_150

]]></Node>
<StgValue><ssdm name="zext_ln562"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i103:2 %icmp_ln562 = icmp_eq  i11 %u_150, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln562"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i103:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i103:4 %u_223 = add i11 %u_150, i11 1

]]></Node>
<StgValue><ssdm name="u_223"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i103:5 %br_ln562 = br i1 %icmp_ln562, void %for.inc.i103.split, void %for.inc.i110.preheader

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i103.split:1 %rt1_addr_4 = getelementptr i64 %rt1, i64 0, i64 %zext_ln562

]]></Node>
<StgValue><ssdm name="rt1_addr_4"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i103.split:2 %rt1_load_1 = load i10 %rt1_addr_4

]]></Node>
<StgValue><ssdm name="rt1_load_1"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i110.preheader:0 %br_ln562 = br void %for.inc.i110

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="679" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i103.split:2 %rt1_load_1 = load i10 %rt1_addr_4

]]></Node>
<StgValue><ssdm name="rt1_load_1"/></StgValue>
</operation>

<operation id="680" st_id="53" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i103.split:3 %mul_i_i = dmul i64 %rt1_load_1, i64 12289

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="681" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i103.split:0 %specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln558"/></StgValue>
</operation>

<operation id="682" st_id="54" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i103.split:3 %mul_i_i = dmul i64 %rt1_load_1, i64 12289

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="683" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i103.split:4 %store_ln564 = store i64 %mul_i_i, i10 %rt1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="684" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i103.split:5 %br_ln562 = br void %for.inc.i103

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="685" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc.i110:0 %u_152 = phi i11 %u_224, void %for.inc.i110.split, i11 0, void %for.inc.i110.preheader

]]></Node>
<StgValue><ssdm name="u_152"/></StgValue>
</operation>

<operation id="686" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i110:1 %zext_ln562_1 = zext i11 %u_152

]]></Node>
<StgValue><ssdm name="zext_ln562_1"/></StgValue>
</operation>

<operation id="687" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i110:2 %icmp_ln562_1 = icmp_eq  i11 %u_152, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln562_1"/></StgValue>
</operation>

<operation id="688" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i110:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="689" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i110:4 %u_224 = add i11 %u_152, i11 1

]]></Node>
<StgValue><ssdm name="u_224"/></StgValue>
</operation>

<operation id="690" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i110:5 %br_ln562 = br i1 %icmp_ln562_1, void %for.inc.i110.split, void %for.inc.i122.preheader

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="691" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i110.split:1 %rt2_addr_4 = getelementptr i64 %rt2, i64 0, i64 %zext_ln562_1

]]></Node>
<StgValue><ssdm name="rt2_addr_4"/></StgValue>
</operation>

<operation id="692" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i110.split:2 %rt2_load_1 = load i10 %rt2_addr_4

]]></Node>
<StgValue><ssdm name="rt2_load_1"/></StgValue>
</operation>

<operation id="693" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i122.preheader:0 %br_ln580 = br void %for.inc.i122

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="694" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i110.split:2 %rt2_load_1 = load i10 %rt2_addr_4

]]></Node>
<StgValue><ssdm name="rt2_load_1"/></StgValue>
</operation>

<operation id="695" st_id="56" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:3 %mul_i_i4 = dmul i64 %rt2_load_1, i64 12289

]]></Node>
<StgValue><ssdm name="mul_i_i4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="696" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i110.split:0 %specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln558"/></StgValue>
</operation>

<operation id="697" st_id="57" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:3 %mul_i_i4 = dmul i64 %rt2_load_1, i64 12289

]]></Node>
<StgValue><ssdm name="mul_i_i4"/></StgValue>
</operation>

<operation id="698" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i110.split:4 %store_ln564 = store i64 %mul_i_i4, i10 %rt2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="699" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i110.split:5 %br_ln562 = br void %for.inc.i110

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="700" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i122:0 %u_154 = phi i10 %u_225, void %for.inc.i122.split, i10 0, void %for.inc.i122.preheader

]]></Node>
<StgValue><ssdm name="u_154"/></StgValue>
</operation>

<operation id="701" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122:1 %zext_ln580 = zext i10 %u_154

]]></Node>
<StgValue><ssdm name="zext_ln580"/></StgValue>
</operation>

<operation id="702" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i122:2 %icmp_ln580 = icmp_eq  i10 %u_154, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="703" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i122:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="704" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i122:4 %u_225 = add i10 %u_154, i10 1

]]></Node>
<StgValue><ssdm name="u_225"/></StgValue>
</operation>

<operation id="705" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i122:5 %br_ln580 = br i1 %icmp_ln580, void %for.inc.i122.split, void %for.inc.i135.preheader

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>

<operation id="706" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i122.split:1 %rt1_addr_5 = getelementptr i64 %rt1, i64 0, i64 %zext_ln580

]]></Node>
<StgValue><ssdm name="rt1_addr_5"/></StgValue>
</operation>

<operation id="707" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:2 %rt1_load_2 = load i10 %rt1_addr_5

]]></Node>
<StgValue><ssdm name="rt1_load_2"/></StgValue>
</operation>

<operation id="708" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i122.split:3 %rt3_addr_1 = getelementptr i64 %rt3, i64 0, i64 %zext_ln580

]]></Node>
<StgValue><ssdm name="rt3_addr_1"/></StgValue>
</operation>

<operation id="709" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:4 %rt3_load = load i10 %rt3_addr_1

]]></Node>
<StgValue><ssdm name="rt3_load"/></StgValue>
</operation>

<operation id="710" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i122.split:7 %xor_ln583 = xor i10 %u_154, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln583"/></StgValue>
</operation>

<operation id="711" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:8 %zext_ln583 = zext i10 %xor_ln583

]]></Node>
<StgValue><ssdm name="zext_ln583"/></StgValue>
</operation>

<operation id="712" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i122.split:9 %rt1_addr_6 = getelementptr i64 %rt1, i64 0, i64 %zext_ln583

]]></Node>
<StgValue><ssdm name="rt1_addr_6"/></StgValue>
</operation>

<operation id="713" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:10 %rt1_load_3 = load i10 %rt1_addr_6

]]></Node>
<StgValue><ssdm name="rt1_load_3"/></StgValue>
</operation>

<operation id="714" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i135.preheader:0 %br_ln580 = br void %for.inc.i135

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="715" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:2 %rt1_load_2 = load i10 %rt1_addr_5

]]></Node>
<StgValue><ssdm name="rt1_load_2"/></StgValue>
</operation>

<operation id="716" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:4 %rt3_load = load i10 %rt3_addr_1

]]></Node>
<StgValue><ssdm name="rt3_load"/></StgValue>
</operation>

<operation id="717" st_id="59" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i122.split:5 %mul_i_i5 = dmul i64 %rt1_load_2, i64 %rt3_load

]]></Node>
<StgValue><ssdm name="mul_i_i5"/></StgValue>
</operation>

<operation id="718" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i122.split:10 %rt1_load_3 = load i10 %rt1_addr_6

]]></Node>
<StgValue><ssdm name="rt1_load_3"/></StgValue>
</operation>

<operation id="719" st_id="59" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i122.split:11 %mul_i3_i = dmul i64 %rt1_load_3, i64 %rt3_load

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="720" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i122.split:0 %specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln576"/></StgValue>
</operation>

<operation id="721" st_id="60" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i122.split:5 %mul_i_i5 = dmul i64 %rt1_load_2, i64 %rt3_load

]]></Node>
<StgValue><ssdm name="mul_i_i5"/></StgValue>
</operation>

<operation id="722" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i122.split:6 %store_ln582 = store i64 %mul_i_i5, i10 %rt1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="723" st_id="60" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i122.split:11 %mul_i3_i = dmul i64 %rt1_load_3, i64 %rt3_load

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>

<operation id="724" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i122.split:12 %store_ln583 = store i64 %mul_i3_i, i10 %rt1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="725" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i122.split:13 %br_ln580 = br void %for.inc.i122

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="726" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.i135:0 %u_156 = phi i10 %u_226, void %for.inc.i135.split, i10 0, void %for.inc.i135.preheader

]]></Node>
<StgValue><ssdm name="u_156"/></StgValue>
</operation>

<operation id="727" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135:1 %zext_ln580_1 = zext i10 %u_156

]]></Node>
<StgValue><ssdm name="zext_ln580_1"/></StgValue>
</operation>

<operation id="728" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i135:2 %icmp_ln580_2 = icmp_eq  i10 %u_156, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln580_2"/></StgValue>
</operation>

<operation id="729" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i135:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="730" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i135:4 %u_226 = add i10 %u_156, i10 1

]]></Node>
<StgValue><ssdm name="u_226"/></StgValue>
</operation>

<operation id="731" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i135:5 %br_ln580 = br i1 %icmp_ln580_2, void %for.inc.i135.split, void %poly_mul_autoadj_fft.exit138

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>

<operation id="732" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i135.split:1 %rt2_addr_5 = getelementptr i64 %rt2, i64 0, i64 %zext_ln580_1

]]></Node>
<StgValue><ssdm name="rt2_addr_5"/></StgValue>
</operation>

<operation id="733" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:2 %rt2_load_2 = load i10 %rt2_addr_5

]]></Node>
<StgValue><ssdm name="rt2_load_2"/></StgValue>
</operation>

<operation id="734" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i135.split:3 %rt3_addr_2 = getelementptr i64 %rt3, i64 0, i64 %zext_ln580_1

]]></Node>
<StgValue><ssdm name="rt3_addr_2"/></StgValue>
</operation>

<operation id="735" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:4 %rt3_load_1 = load i10 %rt3_addr_2

]]></Node>
<StgValue><ssdm name="rt3_load_1"/></StgValue>
</operation>

<operation id="736" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i135.split:7 %xor_ln583_1 = xor i10 %u_156, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln583_1"/></StgValue>
</operation>

<operation id="737" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:8 %zext_ln583_4 = zext i10 %xor_ln583_1

]]></Node>
<StgValue><ssdm name="zext_ln583_4"/></StgValue>
</operation>

<operation id="738" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i135.split:9 %rt2_addr_6 = getelementptr i64 %rt2, i64 0, i64 %zext_ln583_4

]]></Node>
<StgValue><ssdm name="rt2_addr_6"/></StgValue>
</operation>

<operation id="739" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:10 %rt2_load_3 = load i10 %rt2_addr_6

]]></Node>
<StgValue><ssdm name="rt2_load_3"/></StgValue>
</operation>

<operation id="740" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit138:0 %call_ln5934 = call void @iFFT, i64 %rt1, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5934"/></StgValue>
</operation>

<operation id="741" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit138:1 %call_ln5935 = call void @iFFT, i64 %rt2, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5935"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="742" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:2 %rt2_load_2 = load i10 %rt2_addr_5

]]></Node>
<StgValue><ssdm name="rt2_load_2"/></StgValue>
</operation>

<operation id="743" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:4 %rt3_load_1 = load i10 %rt3_addr_2

]]></Node>
<StgValue><ssdm name="rt3_load_1"/></StgValue>
</operation>

<operation id="744" st_id="62" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i135.split:5 %mul_i_i6 = dmul i64 %rt2_load_2, i64 %rt3_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i6"/></StgValue>
</operation>

<operation id="745" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i135.split:10 %rt2_load_3 = load i10 %rt2_addr_6

]]></Node>
<StgValue><ssdm name="rt2_load_3"/></StgValue>
</operation>

<operation id="746" st_id="62" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i135.split:11 %mul_i3_i3 = dmul i64 %rt2_load_3, i64 %rt3_load_1

]]></Node>
<StgValue><ssdm name="mul_i3_i3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="747" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i135.split:0 %specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln576"/></StgValue>
</operation>

<operation id="748" st_id="63" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i135.split:5 %mul_i_i6 = dmul i64 %rt2_load_2, i64 %rt3_load_1

]]></Node>
<StgValue><ssdm name="mul_i_i6"/></StgValue>
</operation>

<operation id="749" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i135.split:6 %store_ln582 = store i64 %mul_i_i6, i10 %rt2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln582"/></StgValue>
</operation>

<operation id="750" st_id="63" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i135.split:11 %mul_i3_i3 = dmul i64 %rt2_load_3, i64 %rt3_load_1

]]></Node>
<StgValue><ssdm name="mul_i3_i3"/></StgValue>
</operation>

<operation id="751" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i135.split:12 %store_ln583 = store i64 %mul_i3_i3, i10 %rt2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="752" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i135.split:13 %br_ln580 = br void %for.inc.i135

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="753" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit138:0 %call_ln5934 = call void @iFFT, i64 %rt1, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5934"/></StgValue>
</operation>

<operation id="754" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit138:1 %call_ln5935 = call void @iFFT, i64 %rt2, i64 %fpr_gm_tab

]]></Node>
<StgValue><ssdm name="call_ln5935"/></StgValue>
</operation>

<operation id="755" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
poly_mul_autoadj_fft.exit138:2 %br_ln5942 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln5942"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="756" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc98:0 %bnorm4_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm4, void %for.inc98.split

]]></Node>
<StgValue><ssdm name="bnorm4_1"/></StgValue>
</operation>

<operation id="757" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc98:1 %bnorm3_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm3, void %for.inc98.split

]]></Node>
<StgValue><ssdm name="bnorm3_1"/></StgValue>
</operation>

<operation id="758" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc98:2 %bnorm2_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm2, void %for.inc98.split

]]></Node>
<StgValue><ssdm name="bnorm2_1"/></StgValue>
</operation>

<operation id="759" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc98:3 %bnorm1_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm1, void %for.inc98.split

]]></Node>
<StgValue><ssdm name="bnorm1_1"/></StgValue>
</operation>

<operation id="760" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc98:4 %u_116 = phi i9 0, void %poly_mul_autoadj_fft.exit138, i9 %u_227, void %for.inc98.split

]]></Node>
<StgValue><ssdm name="u_116"/></StgValue>
</operation>

<operation id="761" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="9">
<![CDATA[
for.inc98:5 %zext_ln5942 = zext i9 %u_116

]]></Node>
<StgValue><ssdm name="zext_ln5942"/></StgValue>
</operation>

<operation id="762" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc98:6 %icmp_ln5942 = icmp_eq  i9 %u_116, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln5942"/></StgValue>
</operation>

<operation id="763" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc98:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="764" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc98:8 %u_227 = add i9 %u_116, i9 1

]]></Node>
<StgValue><ssdm name="u_227"/></StgValue>
</operation>

<operation id="765" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc98:9 %br_ln5942 = br i1 %icmp_ln5942, void %for.inc98.split, void %for.end100

]]></Node>
<StgValue><ssdm name="br_ln5942"/></StgValue>
</operation>

<operation id="766" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:1 %rt1_addr_7 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5942

]]></Node>
<StgValue><ssdm name="rt1_addr_7"/></StgValue>
</operation>

<operation id="767" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:2 %rt1_load_4 = load i10 %rt1_addr_7

]]></Node>
<StgValue><ssdm name="rt1_load_4"/></StgValue>
</operation>

<operation id="768" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc98.split:9 %xor_ln5946 = xor i9 %u_116, i9 256

]]></Node>
<StgValue><ssdm name="xor_ln5946"/></StgValue>
</operation>

<operation id="769" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="9">
<![CDATA[
for.inc98.split:10 %zext_ln5946 = zext i9 %xor_ln5946

]]></Node>
<StgValue><ssdm name="zext_ln5946"/></StgValue>
</operation>

<operation id="770" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:11 %rt1_addr_8 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5946

]]></Node>
<StgValue><ssdm name="rt1_addr_8"/></StgValue>
</operation>

<operation id="771" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:12 %rt1_load_5 = load i10 %rt1_addr_8

]]></Node>
<StgValue><ssdm name="rt1_load_5"/></StgValue>
</operation>

<operation id="772" st_id="65" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5942" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:0 %bnorm = dadd i64 %bnorm1_1, i64 %bnorm2_1

]]></Node>
<StgValue><ssdm name="bnorm"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="773" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:2 %rt1_load_4 = load i10 %rt1_addr_7

]]></Node>
<StgValue><ssdm name="rt1_load_4"/></StgValue>
</operation>

<operation id="774" st_id="66" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:3 %y_assign_7 = dmul i64 %rt1_load_4, i64 %rt1_load_4

]]></Node>
<StgValue><ssdm name="y_assign_7"/></StgValue>
</operation>

<operation id="775" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:5 %rt2_addr_7 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5942

]]></Node>
<StgValue><ssdm name="rt2_addr_7"/></StgValue>
</operation>

<operation id="776" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:6 %rt2_load_4 = load i10 %rt2_addr_7

]]></Node>
<StgValue><ssdm name="rt2_load_4"/></StgValue>
</operation>

<operation id="777" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:12 %rt1_load_5 = load i10 %rt1_addr_8

]]></Node>
<StgValue><ssdm name="rt1_load_5"/></StgValue>
</operation>

<operation id="778" st_id="66" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:13 %y_assign_9 = dmul i64 %rt1_load_5, i64 %rt1_load_5

]]></Node>
<StgValue><ssdm name="y_assign_9"/></StgValue>
</operation>

<operation id="779" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:15 %rt2_addr_8 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5946

]]></Node>
<StgValue><ssdm name="rt2_addr_8"/></StgValue>
</operation>

<operation id="780" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:16 %rt2_load_5 = load i10 %rt2_addr_8

]]></Node>
<StgValue><ssdm name="rt2_load_5"/></StgValue>
</operation>

<operation id="781" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc98.split:19 %zext_ln5948_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %u_116

]]></Node>
<StgValue><ssdm name="zext_ln5948_cast"/></StgValue>
</operation>

<operation id="782" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:20 %zext_ln5948 = zext i10 %zext_ln5948_cast

]]></Node>
<StgValue><ssdm name="zext_ln5948"/></StgValue>
</operation>

<operation id="783" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:21 %rt1_addr_9 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5948

]]></Node>
<StgValue><ssdm name="rt1_addr_9"/></StgValue>
</operation>

<operation id="784" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:22 %rt1_load_6 = load i10 %rt1_addr_9

]]></Node>
<StgValue><ssdm name="rt1_load_6"/></StgValue>
</operation>

<operation id="785" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="9">
<![CDATA[
for.inc98.split:29 %sext_ln5950 = sext i9 %xor_ln5946

]]></Node>
<StgValue><ssdm name="sext_ln5950"/></StgValue>
</operation>

<operation id="786" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:30 %zext_ln5950 = zext i10 %sext_ln5950

]]></Node>
<StgValue><ssdm name="zext_ln5950"/></StgValue>
</operation>

<operation id="787" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:31 %rt1_addr_10 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5950

]]></Node>
<StgValue><ssdm name="rt1_addr_10"/></StgValue>
</operation>

<operation id="788" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:32 %rt1_load_7 = load i10 %rt1_addr_10

]]></Node>
<StgValue><ssdm name="rt1_load_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="789" st_id="67" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:3 %y_assign_7 = dmul i64 %rt1_load_4, i64 %rt1_load_4

]]></Node>
<StgValue><ssdm name="y_assign_7"/></StgValue>
</operation>

<operation id="790" st_id="67" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:4 %bnorm1_2 = dadd i64 %bnorm1_1, i64 %y_assign_7

]]></Node>
<StgValue><ssdm name="bnorm1_2"/></StgValue>
</operation>

<operation id="791" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:6 %rt2_load_4 = load i10 %rt2_addr_7

]]></Node>
<StgValue><ssdm name="rt2_load_4"/></StgValue>
</operation>

<operation id="792" st_id="67" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:7 %y_assign_8 = dmul i64 %rt2_load_4, i64 %rt2_load_4

]]></Node>
<StgValue><ssdm name="y_assign_8"/></StgValue>
</operation>

<operation id="793" st_id="67" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:13 %y_assign_9 = dmul i64 %rt1_load_5, i64 %rt1_load_5

]]></Node>
<StgValue><ssdm name="y_assign_9"/></StgValue>
</operation>

<operation id="794" st_id="67" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:14 %bnorm2_2 = dadd i64 %bnorm2_1, i64 %y_assign_9

]]></Node>
<StgValue><ssdm name="bnorm2_2"/></StgValue>
</operation>

<operation id="795" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:16 %rt2_load_5 = load i10 %rt2_addr_8

]]></Node>
<StgValue><ssdm name="rt2_load_5"/></StgValue>
</operation>

<operation id="796" st_id="67" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:17 %y_assign_3 = dmul i64 %rt2_load_5, i64 %rt2_load_5

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="797" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:22 %rt1_load_6 = load i10 %rt1_addr_9

]]></Node>
<StgValue><ssdm name="rt1_load_6"/></StgValue>
</operation>

<operation id="798" st_id="67" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:23 %y_assign_1 = dmul i64 %rt1_load_6, i64 %rt1_load_6

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="799" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:25 %rt2_addr_9 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5948

]]></Node>
<StgValue><ssdm name="rt2_addr_9"/></StgValue>
</operation>

<operation id="800" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:26 %rt2_load_6 = load i10 %rt2_addr_9

]]></Node>
<StgValue><ssdm name="rt2_load_6"/></StgValue>
</operation>

<operation id="801" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:32 %rt1_load_7 = load i10 %rt1_addr_10

]]></Node>
<StgValue><ssdm name="rt1_load_7"/></StgValue>
</operation>

<operation id="802" st_id="67" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:33 %y_assign_4 = dmul i64 %rt1_load_7, i64 %rt1_load_7

]]></Node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>

<operation id="803" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc98.split:35 %rt2_addr_10 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5950

]]></Node>
<StgValue><ssdm name="rt2_addr_10"/></StgValue>
</operation>

<operation id="804" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:36 %rt2_load_7 = load i10 %rt2_addr_10

]]></Node>
<StgValue><ssdm name="rt2_load_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="805" st_id="68" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:4 %bnorm1_2 = dadd i64 %bnorm1_1, i64 %y_assign_7

]]></Node>
<StgValue><ssdm name="bnorm1_2"/></StgValue>
</operation>

<operation id="806" st_id="68" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:7 %y_assign_8 = dmul i64 %rt2_load_4, i64 %rt2_load_4

]]></Node>
<StgValue><ssdm name="y_assign_8"/></StgValue>
</operation>

<operation id="807" st_id="68" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:8 %bnorm1 = dadd i64 %bnorm1_2, i64 %y_assign_8

]]></Node>
<StgValue><ssdm name="bnorm1"/></StgValue>
</operation>

<operation id="808" st_id="68" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:14 %bnorm2_2 = dadd i64 %bnorm2_1, i64 %y_assign_9

]]></Node>
<StgValue><ssdm name="bnorm2_2"/></StgValue>
</operation>

<operation id="809" st_id="68" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:17 %y_assign_3 = dmul i64 %rt2_load_5, i64 %rt2_load_5

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="810" st_id="68" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:18 %bnorm2 = dadd i64 %bnorm2_2, i64 %y_assign_3

]]></Node>
<StgValue><ssdm name="bnorm2"/></StgValue>
</operation>

<operation id="811" st_id="68" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:23 %y_assign_1 = dmul i64 %rt1_load_6, i64 %rt1_load_6

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="812" st_id="68" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:24 %bnorm3_2 = dadd i64 %bnorm3_1, i64 %y_assign_1

]]></Node>
<StgValue><ssdm name="bnorm3_2"/></StgValue>
</operation>

<operation id="813" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:26 %rt2_load_6 = load i10 %rt2_addr_9

]]></Node>
<StgValue><ssdm name="rt2_load_6"/></StgValue>
</operation>

<operation id="814" st_id="68" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:27 %y_assign_2 = dmul i64 %rt2_load_6, i64 %rt2_load_6

]]></Node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="815" st_id="68" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:33 %y_assign_4 = dmul i64 %rt1_load_7, i64 %rt1_load_7

]]></Node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>

<operation id="816" st_id="68" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:34 %bnorm4_2 = dadd i64 %bnorm4_1, i64 %y_assign_4

]]></Node>
<StgValue><ssdm name="bnorm4_2"/></StgValue>
</operation>

<operation id="817" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="10">
<![CDATA[
for.inc98.split:36 %rt2_load_7 = load i10 %rt2_addr_10

]]></Node>
<StgValue><ssdm name="rt2_load_7"/></StgValue>
</operation>

<operation id="818" st_id="68" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:37 %y_assign_5 = dmul i64 %rt2_load_7, i64 %rt2_load_7

]]></Node>
<StgValue><ssdm name="y_assign_5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="819" st_id="69" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:8 %bnorm1 = dadd i64 %bnorm1_2, i64 %y_assign_8

]]></Node>
<StgValue><ssdm name="bnorm1"/></StgValue>
</operation>

<operation id="820" st_id="69" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:18 %bnorm2 = dadd i64 %bnorm2_2, i64 %y_assign_3

]]></Node>
<StgValue><ssdm name="bnorm2"/></StgValue>
</operation>

<operation id="821" st_id="69" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:24 %bnorm3_2 = dadd i64 %bnorm3_1, i64 %y_assign_1

]]></Node>
<StgValue><ssdm name="bnorm3_2"/></StgValue>
</operation>

<operation id="822" st_id="69" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:27 %y_assign_2 = dmul i64 %rt2_load_6, i64 %rt2_load_6

]]></Node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="823" st_id="69" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:28 %bnorm3 = dadd i64 %bnorm3_2, i64 %y_assign_2

]]></Node>
<StgValue><ssdm name="bnorm3"/></StgValue>
</operation>

<operation id="824" st_id="69" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:34 %bnorm4_2 = dadd i64 %bnorm4_1, i64 %y_assign_4

]]></Node>
<StgValue><ssdm name="bnorm4_2"/></StgValue>
</operation>

<operation id="825" st_id="69" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:37 %y_assign_5 = dmul i64 %rt2_load_7, i64 %rt2_load_7

]]></Node>
<StgValue><ssdm name="y_assign_5"/></StgValue>
</operation>

<operation id="826" st_id="69" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:38 %bnorm4 = dadd i64 %bnorm4_2, i64 %y_assign_5

]]></Node>
<StgValue><ssdm name="bnorm4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="827" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc98.split:0 %specloopname_ln5815 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln5815"/></StgValue>
</operation>

<operation id="828" st_id="70" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:28 %bnorm3 = dadd i64 %bnorm3_2, i64 %y_assign_2

]]></Node>
<StgValue><ssdm name="bnorm3"/></StgValue>
</operation>

<operation id="829" st_id="70" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc98.split:38 %bnorm4 = dadd i64 %bnorm4_2, i64 %y_assign_5

]]></Node>
<StgValue><ssdm name="bnorm4"/></StgValue>
</operation>

<operation id="830" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
for.inc98.split:39 %br_ln5942 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln5942"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="831" st_id="71" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:0 %bnorm = dadd i64 %bnorm1_1, i64 %bnorm2_1

]]></Node>
<StgValue><ssdm name="bnorm"/></StgValue>
</operation>

<operation id="832" st_id="71" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:1 %bnorm_1 = dadd i64 %bnorm, i64 %bnorm3_1

]]></Node>
<StgValue><ssdm name="bnorm_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="833" st_id="72" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:1 %bnorm_1 = dadd i64 %bnorm, i64 %bnorm3_1

]]></Node>
<StgValue><ssdm name="bnorm_1"/></StgValue>
</operation>

<operation id="834" st_id="72" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:2 %bnorm_2 = dadd i64 %bnorm_1, i64 %bnorm4_1

]]></Node>
<StgValue><ssdm name="bnorm_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="835" st_id="73" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:2 %bnorm_2 = dadd i64 %bnorm_1, i64 %bnorm4_1

]]></Node>
<StgValue><ssdm name="bnorm_2"/></StgValue>
</operation>

<operation id="836" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64">
<![CDATA[
for.end100:3 %bitcast_ln188 = bitcast i64 %bnorm_2

]]></Node>
<StgValue><ssdm name="bitcast_ln188"/></StgValue>
</operation>

<operation id="837" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end100:4 %tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln188, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="838" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="52" op_0_bw="64">
<![CDATA[
for.end100:5 %trunc_ln188 = trunc i64 %bitcast_ln188

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="839" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end100:6 %icmp_ln188 = icmp_ne  i11 %tmp_92, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="840" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.end100:7 %icmp_ln188_1 = icmp_eq  i52 %trunc_ln188, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="841" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end100:8 %or_ln188 = or i1 %icmp_ln188_1, i1 %icmp_ln188

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="842" st_id="73" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end100:9 %tmp_93 = fcmp_olt  i64 %bnorm_2, i64 16822.4

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="843" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end100:10 %and_ln188 = and i1 %or_ln188, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="844" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end100:11 %br_ln5958 = br i1 %and_ln188, void %VITIS_LOOP_5884_2.backedge, void %if.end106

]]></Node>
<StgValue><ssdm name="br_ln5958"/></StgValue>
</operation>

<operation id="845" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="14" op_6_bw="14" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end106:0 %tmp = call i1 @compute_public.1, i16 %h, i8 %f, i8 %g, i16 %tmp2108, i14 %GMb, i14 %iGMb

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="846" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="14" op_6_bw="14" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end106:0 %tmp = call i1 @compute_public.1, i16 %h, i8 %f, i8 %g, i16 %tmp2108, i14 %GMb, i14 %iGMb

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end106:1 %br_ln5978 = br i1 %tmp, void %VITIS_LOOP_5884_2.backedge, void %if.end115

]]></Node>
<StgValue><ssdm name="br_ln5978"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="848" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
if.end115:0 %slove_NTRU_break_0_1_load = load i32 %slove_NTRU_break_0_1

]]></Node>
<StgValue><ssdm name="slove_NTRU_break_0_1_load"/></StgValue>
</operation>

<operation id="849" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.end115:1 %call_ret = call i64 @solve_NTRU, i8 %F_upper, i8 %G_upper, i8 %f, i8 %g, i32 %slove_NTRU_break_0_1_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="850" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.end115:1 %call_ret = call i64 @solve_NTRU, i8 %F_upper, i8 %G_upper, i8 %f, i8 %g, i32 %slove_NTRU_break_0_1_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="851" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="64">
<![CDATA[
if.end115:2 %tmp_4 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="852" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="64">
<![CDATA[
if.end115:3 %slove_NTRU_break_0 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="slove_NTRU_break_0"/></StgValue>
</operation>

<operation id="853" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end115:4 %icmp_ln5990 = icmp_eq  i32 %tmp_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln5990"/></StgValue>
</operation>

<operation id="854" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end115:5 %br_ln5990 = br i1 %icmp_ln5990, void %load-store-loop11.preheader, void %if.end115.VITIS_LOOP_5884_2.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln5990"/></StgValue>
</operation>

<operation id="855" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end115.VITIS_LOOP_5884_2.backedge_crit_edge:0 %store_ln5990 = store i32 %slove_NTRU_break_0, i32 %slove_NTRU_break_0_1

]]></Node>
<StgValue><ssdm name="store_ln5990"/></StgValue>
</operation>

<operation id="856" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
if.end115.VITIS_LOOP_5884_2.backedge_crit_edge:1 %br_ln0 = br void %VITIS_LOOP_5884_2.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="857" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="32">
<![CDATA[
load-store-loop11.preheader:0 %loop_index12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index12"/></StgValue>
</operation>

<operation id="858" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="64">
<![CDATA[
load-store-loop11.preheader:1 %empty_359 = trunc i64 %f_out_read

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="859" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop11.preheader:2 %store_ln0 = store i11 0, i11 %loop_index12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="860" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_205" val="0"/>
<literal name="or_ln5913" val="0"/>
<literal name="and_ln188" val="1"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln5990" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop11.preheader:3 %br_ln0 = br void %load-store-loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="861" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:0 %store_ln5873 = store i64 %rng_dptr_1, i64 %rng_dptr_2

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="862" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:1 %store_ln5873 = store i64 %rng_st_121, i64 %rng_st_76

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="863" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:2 %store_ln5873 = store i64 %rng_st_120, i64 %rng_st_75

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="864" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:3 %store_ln5873 = store i64 %rng_st_119, i64 %rng_st_74

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="865" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:4 %store_ln5873 = store i64 %rng_st_118, i64 %rng_st_73

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="866" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:5 %store_ln5873 = store i64 %rng_st_117, i64 %rng_st_72

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="867" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:6 %store_ln5873 = store i64 %rng_st_116, i64 %rng_st_71

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="868" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:7 %store_ln5873 = store i64 %rng_st_115, i64 %rng_st_70

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="869" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:8 %store_ln5873 = store i64 %rng_st_114, i64 %rng_st_69

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="870" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:9 %store_ln5873 = store i64 %rng_st_113, i64 %rng_st_68

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="871" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:10 %store_ln5873 = store i64 %rng_st_112, i64 %rng_st_67

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="872" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:11 %store_ln5873 = store i64 %rng_st_111, i64 %rng_st_66

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="873" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:12 %store_ln5873 = store i64 %rng_st_110, i64 %rng_st_65

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="874" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:13 %store_ln5873 = store i64 %rng_st_109, i64 %rng_st_64

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="875" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:14 %store_ln5873 = store i64 %rng_st_108, i64 %rng_st_63

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="876" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:15 %store_ln5873 = store i64 %rng_st_107, i64 %rng_st_62

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="877" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:16 %store_ln5873 = store i64 %rng_st_106, i64 %rng_st_61

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="878" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:17 %store_ln5873 = store i64 %rng_st_105, i64 %rng_st_60

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="879" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:18 %store_ln5873 = store i64 %rng_st_104, i64 %rng_st_59

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="880" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:19 %store_ln5873 = store i64 %rng_st_103, i64 %rng_st_58

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="881" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:20 %store_ln5873 = store i64 %rng_st_102, i64 %rng_st_57

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="882" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:21 %store_ln5873 = store i64 %rng_st_101, i64 %rng_st_56

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="883" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:22 %store_ln5873 = store i64 %rng_st_100, i64 %rng_st_55

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="884" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:23 %store_ln5873 = store i64 %rng_st_99, i64 %rng_st_54

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="885" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:24 %store_ln5873 = store i64 %rng_st_98, i64 %rng_st_7

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="886" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:25 %store_ln5873 = store i64 %rng_st_97, i64 %rng_st_1

]]></Node>
<StgValue><ssdm name="store_ln5873"/></StgValue>
</operation>

<operation id="887" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5990" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln188" val="0"/>
</and_exp><and_exp><literal name="or_ln5913" val="1"/>
</and_exp><and_exp><literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_5884_2.backedge:26 %br_ln0 = br void %VITIS_LOOP_5884_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="888" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop11:0 %loop_index12_load = load i11 %loop_index12

]]></Node>
<StgValue><ssdm name="loop_index12_load"/></StgValue>
</operation>

<operation id="889" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop11:1 %loop_index12_cast12 = zext i11 %loop_index12_load

]]></Node>
<StgValue><ssdm name="loop_index12_cast12"/></StgValue>
</operation>

<operation id="890" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop11:2 %exitcond18411 = icmp_eq  i11 %loop_index12_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond18411"/></StgValue>
</operation>

<operation id="891" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop11:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="892" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop11:4 %empty_360 = add i11 %loop_index12_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="893" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop11:5 %br_ln0 = br i1 %exitcond18411, void %load-store-loop11.split, void %load-store-loop8.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop11.split:0 %f_addr_6 = getelementptr i8 %f, i64 0, i64 %loop_index12_cast12

]]></Node>
<StgValue><ssdm name="f_addr_6"/></StgValue>
</operation>

<operation id="895" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop11.split:1 %f_load_3 = load i10 %f_addr_6

]]></Node>
<StgValue><ssdm name="f_load_3"/></StgValue>
</operation>

<operation id="896" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="11">
<![CDATA[
load-store-loop11.split:2 %empty_362 = trunc i11 %loop_index12_load

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="897" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop11.split:3 %empty_363 = add i64 %loop_index12_cast12, i64 %f_out_read

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="898" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
load-store-loop11.split:5 %empty_364 = xor i1 %empty_362, i1 %empty_359

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="899" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop11.split:11 %p_cast4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_363, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="900" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop11.split:12 %p_cast4_cast = sext i63 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="901" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop11.split:13 %gmem0_addr_1 = getelementptr i16 %gmem0, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="902" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop11.split:17 %store_ln0 = store i11 %empty_360, i11 %loop_index12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="903" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="32">
<![CDATA[
load-store-loop8.preheader:0 %loop_index9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index9"/></StgValue>
</operation>

<operation id="904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="64">
<![CDATA[
load-store-loop8.preheader:1 %empty_361 = trunc i64 %g_out_read

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="905" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop8.preheader:2 %store_ln0 = store i11 0, i11 %loop_index9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="906" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop8.preheader:3 %br_ln0 = br void %load-store-loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="907" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop11.split:1 %f_load_3 = load i10 %f_addr_6

]]></Node>
<StgValue><ssdm name="f_load_3"/></StgValue>
</operation>

<operation id="908" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
load-store-loop11.split:4 %f_load_7_cast = zext i8 %f_load_3

]]></Node>
<StgValue><ssdm name="f_load_7_cast"/></StgValue>
</operation>

<operation id="909" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="2" op_0_bw="1">
<![CDATA[
load-store-loop11.split:6 %p_cast13 = zext i1 %empty_364

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="910" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop11.split:7 %empty_365 = shl i2 1, i2 %p_cast13

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="911" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
load-store-loop11.split:8 %tmp_170 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_364, i3 0

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="912" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="4">
<![CDATA[
load-store-loop11.split:9 %p_cast14 = zext i4 %tmp_170

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="913" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
load-store-loop11.split:10 %empty_366 = shl i16 %f_load_7_cast, i16 %p_cast14

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="914" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop11.split:14 %empty_367 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="915" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
load-store-loop11.split:15 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_1, i16 %empty_366, i2 %empty_365

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="916" st_id="80" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop11.split:16 %empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="917" st_id="81" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop11.split:16 %empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="918" st_id="82" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop11.split:16 %empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="919" st_id="83" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop11.split:16 %empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="920" st_id="84" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop11.split:16 %empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="921" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop11.split:18 %br_ln0 = br void %load-store-loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="922" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop8:0 %loop_index9_load = load i11 %loop_index9

]]></Node>
<StgValue><ssdm name="loop_index9_load"/></StgValue>
</operation>

<operation id="923" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop8:1 %loop_index9_cast15 = zext i11 %loop_index9_load

]]></Node>
<StgValue><ssdm name="loop_index9_cast15"/></StgValue>
</operation>

<operation id="924" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop8:2 %exitcond18310 = icmp_eq  i11 %loop_index9_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond18310"/></StgValue>
</operation>

<operation id="925" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="926" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop8:4 %empty_369 = add i11 %loop_index9_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="927" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop8:5 %br_ln0 = br i1 %exitcond18310, void %load-store-loop8.split, void %memcpy-split7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="928" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop8.split:0 %g_addr_6 = getelementptr i8 %g, i64 0, i64 %loop_index9_cast15

]]></Node>
<StgValue><ssdm name="g_addr_6"/></StgValue>
</operation>

<operation id="929" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop8.split:1 %g_load_3 = load i10 %g_addr_6

]]></Node>
<StgValue><ssdm name="g_load_3"/></StgValue>
</operation>

<operation id="930" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="11">
<![CDATA[
load-store-loop8.split:2 %empty_370 = trunc i11 %loop_index9_load

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="931" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop8.split:3 %empty_371 = add i64 %loop_index9_cast15, i64 %g_out_read

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="932" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
load-store-loop8.split:5 %empty_372 = xor i1 %empty_370, i1 %empty_361

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="933" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop8.split:11 %p_cast6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_371, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="934" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop8.split:12 %p_cast6_cast = sext i63 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="935" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop8.split:13 %gmem0_addr_3 = getelementptr i16 %gmem0, i64 %p_cast6_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>

<operation id="936" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop8.split:17 %store_ln0 = store i11 %empty_369, i11 %loop_index9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="937" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="32">
<![CDATA[
memcpy-split7:0 %loop_index6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index6"/></StgValue>
</operation>

<operation id="938" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split7:1 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %h_out_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="939" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="63">
<![CDATA[
memcpy-split7:2 %sext_ln6002 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln6002"/></StgValue>
</operation>

<operation id="940" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
memcpy-split7:3 %gmem0_addr_2 = getelementptr i16 %gmem0, i64 %sext_ln6002

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="941" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond18310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
memcpy-split7:5 %store_ln6002 = store i11 0, i11 %loop_index6

]]></Node>
<StgValue><ssdm name="store_ln6002"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="942" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop8.split:1 %g_load_3 = load i10 %g_addr_6

]]></Node>
<StgValue><ssdm name="g_load_3"/></StgValue>
</operation>

<operation id="943" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="8">
<![CDATA[
load-store-loop8.split:4 %g_load_7_cast = zext i8 %g_load_3

]]></Node>
<StgValue><ssdm name="g_load_7_cast"/></StgValue>
</operation>

<operation id="944" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="1">
<![CDATA[
load-store-loop8.split:6 %p_cast16 = zext i1 %empty_372

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="945" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop8.split:7 %empty_373 = shl i2 1, i2 %p_cast16

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="946" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
load-store-loop8.split:8 %tmp_171 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_372, i3 0

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="947" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="4">
<![CDATA[
load-store-loop8.split:9 %p_cast17 = zext i4 %tmp_171

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="948" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
load-store-loop8.split:10 %empty_374 = shl i16 %g_load_7_cast, i16 %p_cast17

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="949" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop8.split:14 %empty_375 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="950" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
load-store-loop8.split:15 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_3, i16 %empty_374, i2 %empty_373

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="951" st_id="88" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop8.split:16 %empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="952" st_id="89" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop8.split:16 %empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="953" st_id="90" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop8.split:16 %empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="954" st_id="91" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop8.split:16 %empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="955" st_id="92" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop8.split:16 %empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="956" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop8.split:18 %br_ln0 = br void %load-store-loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="957" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
memcpy-split7:4 %empty_377 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_2, i32 1024

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="958" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split7:6 %br_ln6002 = br void %load-store-loop5

]]></Node>
<StgValue><ssdm name="br_ln6002"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="959" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop5:0 %loop_index6_load = load i11 %loop_index6

]]></Node>
<StgValue><ssdm name="loop_index6_load"/></StgValue>
</operation>

<operation id="960" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop5:1 %loop_index6_cast = zext i11 %loop_index6_load

]]></Node>
<StgValue><ssdm name="loop_index6_cast"/></StgValue>
</operation>

<operation id="961" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop5:2 %exitcond1829 = icmp_eq  i11 %loop_index6_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond1829"/></StgValue>
</operation>

<operation id="962" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop5:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="963" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop5:4 %empty_378 = add i11 %loop_index6_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="964" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop5:5 %br_ln0 = br i1 %exitcond1829, void %load-store-loop5.split, void %memcpy-split4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="965" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1829" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop5.split:0 %h_addr = getelementptr i16 %h, i64 0, i64 %loop_index6_cast

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="966" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1829" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="10">
<![CDATA[
load-store-loop5.split:1 %h_load = load i10 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="967" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1829" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop5.split:3 %store_ln0 = store i11 %empty_378, i11 %loop_index6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="968" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="10">
<![CDATA[
load-store-loop5.split:1 %h_load = load i10 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="969" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
load-store-loop5.split:2 %write_ln6002 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_2, i16 %h_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln6002"/></StgValue>
</operation>

<operation id="970" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop5.split:4 %br_ln0 = br void %load-store-loop5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="971" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="32">
<![CDATA[
memcpy-split4:0 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="972" st_id="97" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy-split4:1 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="973" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
memcpy-split4:3 %store_ln6003 = store i11 0, i11 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln6003"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="974" st_id="98" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy-split4:1 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="975" st_id="99" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy-split4:1 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="976" st_id="100" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy-split4:1 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="977" st_id="101" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
memcpy-split4:1 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="978" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="64">
<![CDATA[
memcpy-split4:2 %empty_380 = trunc i64 %F_upper_out_read

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="979" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split4:4 %br_ln6003 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln6003"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="980" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop2:0 %loop_index3_load = load i11 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="981" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop2:1 %loop_index3_cast18 = zext i11 %loop_index3_load

]]></Node>
<StgValue><ssdm name="loop_index3_cast18"/></StgValue>
</operation>

<operation id="982" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop2:2 %exitcond1818 = icmp_eq  i11 %loop_index3_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond1818"/></StgValue>
</operation>

<operation id="983" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="984" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop2:4 %empty_381 = add i11 %loop_index3_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="985" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2:5 %br_ln0 = br i1 %exitcond1818, void %load-store-loop2.split, void %load-store-loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="986" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:0 %F_upper_addr = getelementptr i8 %F_upper, i64 0, i64 %loop_index3_cast18

]]></Node>
<StgValue><ssdm name="F_upper_addr"/></StgValue>
</operation>

<operation id="987" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop2.split:1 %F_upper_load = load i10 %F_upper_addr

]]></Node>
<StgValue><ssdm name="F_upper_load"/></StgValue>
</operation>

<operation id="988" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="11">
<![CDATA[
load-store-loop2.split:2 %empty_383 = trunc i11 %loop_index3_load

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="989" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop2.split:3 %empty_384 = add i64 %loop_index3_cast18, i64 %F_upper_out_read

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="990" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
load-store-loop2.split:5 %empty_385 = xor i1 %empty_383, i1 %empty_380

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="991" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2.split:11 %p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_384, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="992" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop2.split:12 %p_cast8_cast = sext i63 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="993" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop2.split:13 %gmem0_addr_4 = getelementptr i16 %gmem0, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr_4"/></StgValue>
</operation>

<operation id="994" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:17 %store_ln0 = store i11 %empty_381, i11 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="995" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="32">
<![CDATA[
load-store-loop.preheader:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="996" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="64">
<![CDATA[
load-store-loop.preheader:1 %empty_382 = trunc i64 %G_upper_out_read

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="997" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.preheader:2 %store_ln0 = store i11 0, i11 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="998" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1818" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.preheader:3 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="999" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop2.split:1 %F_upper_load = load i10 %F_upper_addr

]]></Node>
<StgValue><ssdm name="F_upper_load"/></StgValue>
</operation>

<operation id="1000" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="8">
<![CDATA[
load-store-loop2.split:4 %F_upper_load_cast = zext i8 %F_upper_load

]]></Node>
<StgValue><ssdm name="F_upper_load_cast"/></StgValue>
</operation>

<operation id="1001" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="1">
<![CDATA[
load-store-loop2.split:6 %p_cast19 = zext i1 %empty_385

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="1002" st_id="103" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2.split:7 %empty_386 = shl i2 1, i2 %p_cast19

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="1003" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
load-store-loop2.split:8 %tmp_172 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_385, i3 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1004" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="4">
<![CDATA[
load-store-loop2.split:9 %p_cast20 = zext i4 %tmp_172

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="1005" st_id="103" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
load-store-loop2.split:10 %empty_387 = shl i16 %F_upper_load_cast, i16 %p_cast20

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1006" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
load-store-loop2.split:14 %empty_388 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1007" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
load-store-loop2.split:15 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_4, i16 %empty_387, i2 %empty_386

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1008" st_id="105" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:16 %empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1009" st_id="106" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:16 %empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1010" st_id="107" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:16 %empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1011" st_id="108" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:16 %empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1012" st_id="109" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:16 %empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="1013" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2.split:18 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1014" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i11 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="1015" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop:1 %loop_index_cast21 = zext i11 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast21"/></StgValue>
</operation>

<operation id="1016" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop:2 %exitcond7 = icmp_eq  i11 %loop_index_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="1017" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop:4 %empty_390 = add i11 %loop_index_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="1019" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond7, void %load-store-loop.split, void %memcpy-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:0 %G_upper_addr = getelementptr i8 %G_upper, i64 0, i64 %loop_index_cast21

]]></Node>
<StgValue><ssdm name="G_upper_addr"/></StgValue>
</operation>

<operation id="1021" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop.split:1 %G_upper_load = load i10 %G_upper_addr

]]></Node>
<StgValue><ssdm name="G_upper_load"/></StgValue>
</operation>

<operation id="1022" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="11">
<![CDATA[
load-store-loop.split:2 %empty_391 = trunc i11 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="1023" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:3 %empty_392 = add i64 %loop_index_cast21, i64 %G_upper_out_read

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1024" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
load-store-loop.split:5 %empty_393 = xor i1 %empty_391, i1 %empty_382

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1025" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:11 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_392, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1026" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:12 %p_cast10_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast10_cast"/></StgValue>
</operation>

<operation id="1027" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:13 %gmem0_addr_5 = getelementptr i16 %gmem0, i64 %p_cast10_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr_5"/></StgValue>
</operation>

<operation id="1028" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:17 %store_ln0 = store i11 %empty_390, i11 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0">
<![CDATA[
memcpy-split:0 %ret_ln6006 = ret

]]></Node>
<StgValue><ssdm name="ret_ln6006"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1030" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="10">
<![CDATA[
load-store-loop.split:1 %G_upper_load = load i10 %G_upper_addr

]]></Node>
<StgValue><ssdm name="G_upper_load"/></StgValue>
</operation>

<operation id="1031" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="8">
<![CDATA[
load-store-loop.split:4 %G_upper_load_cast = zext i8 %G_upper_load

]]></Node>
<StgValue><ssdm name="G_upper_load_cast"/></StgValue>
</operation>

<operation id="1032" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="2" op_0_bw="1">
<![CDATA[
load-store-loop.split:6 %p_cast22 = zext i1 %empty_393

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="1033" st_id="111" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop.split:7 %empty_394 = shl i2 1, i2 %p_cast22

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1034" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
load-store-loop.split:8 %tmp_173 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_393, i3 0

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1035" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="4">
<![CDATA[
load-store-loop.split:9 %p_cast23 = zext i4 %tmp_173

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="1036" st_id="111" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
load-store-loop.split:10 %empty_395 = shl i16 %G_upper_load_cast, i16 %p_cast23

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1037" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
load-store-loop.split:14 %empty_396 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1038" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
load-store-loop.split:15 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_5, i16 %empty_395, i2 %empty_394

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1039" st_id="113" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:16 %empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1040" st_id="114" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:16 %empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1041" st_id="115" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:16 %empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1042" st_id="116" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:16 %empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1043" st_id="117" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:16 %empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1044" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:18 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
