

================================================================
== Vivado HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Wed Dec 11 23:46:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       24|       24| 0.240 us | 0.240 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%exp_read = call float @_ssdm_op_Read.ap_auto.float(float %exp) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 26 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%base_read = call float @_ssdm_op_Read.ap_auto.float(float %base_r) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 27 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %base_read to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 28 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 30 'partselect' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 31 'trunc' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%index0_V = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_Val2_s, i32 17, i32 22)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:510]   --->   Operation 32 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 33 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i6 %index0_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 34 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_12 = getelementptr [64 x i6]* @pow_reduce_anonymo_7, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 35 'getelementptr' 'pow_reduce_anonymo_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 36 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_13 = getelementptr [64 x i56]* @pow_reduce_anonymo_6, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 37 'getelementptr' 'pow_reduce_anonymo_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 38 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 7.89>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast float %exp_read to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 39 'bitcast' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_11, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 40 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 41 'partselect' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_11 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 42 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_5 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 43 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%b_exp = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 44 'add' 'b_exp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_7 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 45 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%m_exp = add i9 -127, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 46 'add' 'm_exp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln833 = icmp eq i8 %tmp_V_7, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:363]   --->   Operation 47 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.66ns)   --->   "%icmp_ln369 = icmp eq i9 %b_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 48 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.44ns)   --->   "%icmp_ln833_1 = icmp eq i23 %tmp_V_6, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 49 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln369 = and i1 %icmp_ln369, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 50 'and' 'and_ln369' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln936 = xor i1 %p_Result_s, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 51 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%x_is_p1 = and i1 %and_ln369, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 52 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %and_ln369, %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 53 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln833_4 = icmp eq i8 %tmp_V_7, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 54 'icmp' 'icmp_ln833_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.44ns)   --->   "%icmp_ln833_5 = icmp eq i23 %tmp_V_8, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 55 'icmp' 'icmp_ln833_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833_4, %icmp_ln833_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 56 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln837 = icmp ne i23 %tmp_V_8, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 57 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18_1 = and i1 %icmp_ln833_4, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 58 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln833_6 = icmp eq i8 %tmp_V_5, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 59 'icmp' 'icmp_ln833_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.44ns)   --->   "%icmp_ln837_1 = icmp ne i23 %tmp_V_6, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 60 'icmp' 'icmp_ln837_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18_2 = and i1 %icmp_ln833_6, %icmp_ln837_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 61 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln833_2 = icmp eq i8 %tmp_V_5, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:379]   --->   Operation 62 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln18_3 = and i1 %icmp_ln833_6, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:384]   --->   Operation 63 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386)   --->   "%or_ln386 = or i1 %and_ln18_3, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 64 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386)   --->   "%or_ln386_1 = or i1 %or_ln386, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 65 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln386 = xor i1 %or_ln386_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 66 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.66ns)   --->   "%icmp_ln401 = icmp sgt i9 %m_exp, 22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 67 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 68 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln402 = xor i1 %tmp_20, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 69 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_21 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 27)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 70 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln601 = add i5 1, %tmp_21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 71 'add' 'add_ln601' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%zext_ln601 = zext i5 %add_ln601 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 72 'zext' 'zext_ln601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%lshr_ln601 = lshr i23 -1, %zext_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 73 'lshr' 'lshr_ln601' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%p_Result_50 = and i23 %tmp_V_8, %lshr_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 74 'and' 'p_Result_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln833_3 = icmp eq i23 %p_Result_50, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 75 'icmp' 'icmp_ln833_3' <Predicate = true> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln401 = xor i1 %icmp_ln401, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 76 'xor' 'xor_ln401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%and_ln402 = and i1 %icmp_ln833_3, %xor_ln401" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 77 'and' 'and_ln402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%and_ln402_1 = and i1 %and_ln402, %xor_ln402" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 78 'and' 'and_ln402_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%or_ln401 = or i1 %icmp_ln401, %and_ln402_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 79 'or' 'or_ln401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%and_ln407 = and i1 %x_is_n1, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 80 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, %and_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 81 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407_1 = or i1 %or_ln407, %icmp_ln833" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 82 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%or_ln415 = or i1 %and_ln18, %or_ln401" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 83 'or' 'or_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln415 = xor i1 %or_ln415, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 84 'xor' 'xor_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln415 = and i1 %xor_ln415, %xor_ln386" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 85 'and' 'and_ln415' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_3 = or i1 %and_ln18_1, %and_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 86 'or' 'or_ln415_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_2 = or i1 %or_ln415_3, %and_ln18_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 87 'or' 'or_ln415_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln415_2)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 88 'bitconcatenate' 'or_ln415_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln415 = icmp eq i32 %or_ln415_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 89 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns)   --->   "%xor_ln936_1 = xor i1 %p_Result_21, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:442]   --->   Operation 90 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "%y_is_pinf = and i1 %and_ln18, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:442]   --->   Operation 91 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%y_is_ninf = and i1 %and_ln18, %p_Result_21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:443]   --->   Operation 92 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:445]   --->   Operation 93 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.97ns)   --->   "%xor_ln445 = xor i1 %tmp_22, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:445]   --->   Operation 94 'xor' 'xor_ln445' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.66ns)   --->   "%icmp_ln450 = icmp eq i9 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 95 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.66ns)   --->   "%icmp_ln451 = icmp sgt i9 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 96 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.66ns)   --->   "%icmp_ln451_1 = icmp slt i9 %m_exp, 24" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 97 'icmp' 'icmp_ln451_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.82ns)   --->   "%sub_ln745 = sub i9 150, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 98 'sub' 'sub_ln745' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%sext_ln745 = sext i9 %sub_ln745 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 99 'sext' 'sext_ln745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i23.i23(i23 %tmp_V_8, i23 %sext_ln745)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 100 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%xor_ln450 = xor i1 %icmp_ln450, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 101 'xor' 'xor_ln450' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451 = and i1 %icmp_ln451, %icmp_ln451_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 102 'and' 'and_ln451' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451_1 = and i1 %p_Result_51, %xor_ln450" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 103 'and' 'and_ln451_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln450)   --->   "%and_ln451_2 = and i1 %and_ln451_1, %and_ln451" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 104 'and' 'and_ln451_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln450 = or i1 %icmp_ln450, %and_ln451_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 105 'or' 'or_ln450' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_sign = and i1 %or_ln450, %xor_ln386" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:453]   --->   Operation 106 'and' 'r_sign' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460 = and i1 %y_is_pinf, %xor_ln445" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 107 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 108 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%and_ln460_1 = and i1 %tmp_23, %y_is_ninf" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 109 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460_2 = and i1 %and_ln18_3, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 110 'and' 'and_ln460_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%and_ln460_3 = and i1 %icmp_ln833_2, %p_Result_21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 111 'and' 'and_ln460_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln460_1)   --->   "%or_ln460 = or i1 %and_ln460_2, %and_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 112 'or' 'or_ln460' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln460_1 = or i1 %or_ln460, %and_ln460_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 113 'or' 'or_ln460_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%or_ln460_2 = or i1 %or_ln460_1, %and_ln460_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 114 'or' 'or_ln460_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln460)   --->   "%or_ln460_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln460_2)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 115 'bitconcatenate' 'or_ln460_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln460 = icmp eq i32 %or_ln460_3, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 116 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%and_ln467 = and i1 %y_is_ninf, %xor_ln445" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 117 'and' 'and_ln467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln467)   --->   "%and_ln467_1 = and i1 %icmp_ln833_2, %xor_ln936_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 118 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln467)   --->   "%and_ln467_2 = and i1 %and_ln18_3, %p_Result_21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 119 'and' 'and_ln467_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln467 = or i1 %and_ln467_2, %and_ln467_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 120 'or' 'or_ln467' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%and_ln467_3 = and i1 %y_is_pinf, %tmp_23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 121 'and' 'and_ln467_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_1 = or i1 %and_ln467_3, %and_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 122 'or' 'or_ln467_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_3 = or i1 %or_ln467_1, %or_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 123 'or' 'or_ln467_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln467)   --->   "%or_ln467_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln467_3)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 124 'bitconcatenate' 'or_ln467_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln467 = icmp eq i32 %or_ln467_2, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 125 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.91ns)   --->   "%b_exp_1 = add i9 -126, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 126 'add' 'b_exp_1' <Predicate = (tmp_28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.96ns)   --->   "%b_exp_3 = select i1 %tmp_28, i9 %b_exp_1, i9 %b_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 127 'select' 'b_exp_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 128 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 129 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 130 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.11>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_54 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 131 'bitconcatenate' 'p_Result_54' <Predicate = (!tmp_28 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_V_6)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 132 'bitconcatenate' 'r_V_s' <Predicate = (tmp_28 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_21 = zext i24 %r_V_s to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 133 'zext' 'r_V_21' <Predicate = (tmp_28 & !or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.73ns)   --->   "%b_frac_V_1 = select i1 %tmp_28, i25 %r_V_21, i25 %p_Result_54" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 134 'select' 'b_frac_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 135 'zext' 'zext_ln682' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %b_frac_V_1, %zext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 136 'mul' 'mul_ln682' <Predicate = (!or_ln407_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln682, i32 21, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 137 'partselect' 'a_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%z1_V = call i39 @_ssdm_op_BitConcatenate.i39.i25.i14(i25 %mul_ln682, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 138 'bitconcatenate' 'z1_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%r_V = zext i4 %a_V to i43" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 139 'zext' 'r_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i39 %z1_V to i43" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 140 'zext' 'zext_ln1072_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (8.60ns)   --->   "%r_V_22 = mul i43 %zext_ln1072_1, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 141 'mul' 'r_V_22' <Predicate = (!or_ln407_1)> <Delay = 8.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%trunc_ln657 = trunc i25 %mul_ln682 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 142 'trunc' 'trunc_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln682, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 143 'bitselect' 'tmp_29' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sf = call i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13(i5 -16, i25 %mul_ln682, i13 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 144 'bitconcatenate' 'sf' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_15 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14(i5 -16, i25 %mul_ln682, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 145 'bitconcatenate' 'tmp_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1287_2 = zext i43 %sf to i44" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 146 'zext' 'zext_ln1287_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%eZ_V = select i1 %tmp_29, i44 %tmp_15, i44 %zext_ln1287_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 147 'select' 'eZ_V' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i43 @_ssdm_op_BitConcatenate.i43.i21.i22(i21 %trunc_ln657, i22 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 148 'bitconcatenate' 'lhs_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln682_1 = zext i43 %lhs_V to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 149 'zext' 'zext_ln682_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = zext i44 %eZ_V to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 150 'zext' 'rhs_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.98ns) (out node of the LUT)   --->   "%ret_V = add i45 %zext_ln682_1, %rhs_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 151 'add' 'ret_V' <Predicate = (!or_ln407_1)> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %ret_V to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 152 'zext' 'lhs_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i43 %r_V_22 to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 153 'zext' 'rhs_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (3.01ns)   --->   "%ret_V_30 = sub nsw i46 %lhs_V_1, %rhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 154 'sub' 'ret_V_30' <Predicate = (!or_ln407_1)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_Val2_28 = call i41 @_ssdm_op_PartSelect.i41.i46.i32.i32(i46 %ret_V_30, i32 3, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 155 'partselect' 'p_Val2_28' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %ret_V_30, i32 38, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 156 'partselect' 'a_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_16 = call i35 @_ssdm_op_PartSelect.i35.i46.i32.i32(i46 %ret_V_30, i32 3, i32 37)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 157 'partselect' 'tmp_16' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i41(i8 -128, i41 %p_Val2_28)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 158 'bitconcatenate' 'eZ_V_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %tmp_16, i14 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 159 'bitconcatenate' 'lhs_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln682_2 = zext i49 %lhs_V_2 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 160 'zext' 'zext_ln682_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i49 %eZ_V_1 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 161 'zext' 'rhs_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (3.13ns)   --->   "%ret_V_31 = add i50 %zext_ln682_2, %rhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 162 'add' 'ret_V_31' <Predicate = (!or_ln407_1)> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%r_V_4 = zext i6 %a_V_1 to i47" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 163 'zext' 'r_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i41 %p_Val2_28 to i47" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 164 'zext' 'zext_ln1072_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (6.91ns)   --->   "%r_V_23 = mul i47 %zext_ln1072_2, %r_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 165 'mul' 'r_V_23' <Predicate = (!or_ln407_1)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 166 [1/2] (6.91ns)   --->   "%r_V_23 = mul i47 %zext_ln1072_2, %r_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 166 'mul' 'r_V_23' <Predicate = (!or_ln407_1)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i50 %ret_V_31 to i51" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 167 'zext' 'lhs_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %r_V_23, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 168 'bitconcatenate' 'rhs_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln682_3 = zext i48 %rhs_V_3 to i51" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 169 'zext' 'zext_ln682_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (3.15ns)   --->   "%ret_V_32 = sub nsw i51 %lhs_V_3, %zext_ln682_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 170 'sub' 'ret_V_32' <Predicate = (!or_ln407_1)> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%p_Val2_35 = call i44 @_ssdm_op_PartSelect.i44.i51.i32.i32(i51 %ret_V_32, i32 6, i32 49)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 171 'partselect' 'p_Val2_35' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i6 %a_V_1 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 172 'zext' 'zext_ln498_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_15 = getelementptr [64 x i49]* @pow_reduce_anonymo_10, i64 0, i64 %zext_ln498_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 173 'getelementptr' 'pow_reduce_anonymo_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 174 [2/2] (3.25ns)   --->   "%p_Val2_34 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 174 'load' 'p_Val2_34' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i51.i32.i32(i51 %ret_V_32, i32 44, i32 49)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 175 'partselect' 'a_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_17 = call i38 @_ssdm_op_PartSelect.i38.i51.i32.i32(i51 %ret_V_32, i32 6, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 176 'partselect' 'tmp_17' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln498_4 = zext i6 %a_V_2 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 177 'zext' 'zext_ln498_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_16 = getelementptr [64 x i44]* @pow_reduce_anonymo_8, i64 0, i64 %zext_ln498_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 178 'getelementptr' 'pow_reduce_anonymo_16' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (3.25ns)   --->   "%p_Val2_41 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 179 'load' 'p_Val2_41' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i4 %a_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 180 'zext' 'zext_ln498_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_14 = getelementptr [16 x i52]* @pow_reduce_anonymo_9, i64 0, i64 %zext_ln498_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 181 'getelementptr' 'pow_reduce_anonymo_14' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 182 [2/2] (3.25ns)   --->   "%p_Val2_27 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 182 'load' 'p_Val2_27' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 183 [1/2] (3.25ns)   --->   "%p_Val2_34 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'load' 'p_Val2_34' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i49 %p_Val2_34 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 184 'zext' 'zext_ln157_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i57 @_ssdm_op_BitConcatenate.i57.i13.i44(i13 -4096, i44 %p_Val2_35)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'bitconcatenate' 'eZ_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i62 @_ssdm_op_BitConcatenate.i62.i38.i24(i38 %tmp_17, i24 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 186 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln682_4 = zext i62 %lhs_V_4 to i63" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln682_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i57 %eZ_V_2 to i63" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 188 'zext' 'rhs_V_4' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (3.46ns)   --->   "%ret_V_33 = add i63 %zext_ln682_4, %rhs_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'add' 'ret_V_33' <Predicate = (!or_ln407_1)> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_6 = zext i6 %a_V_2 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 190 'zext' 'r_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i44 %p_Val2_35 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln1072_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 192 [3/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 192 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (3.25ns)   --->   "%p_Val2_41 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 193 'load' 'p_Val2_41' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i44 %p_Val2_41 to i50" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 194 'zext' 'zext_ln157_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (3.13ns)   --->   "%add_ln657_1 = add i50 %zext_ln157_1, %zext_ln157_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 195 'add' 'add_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 196 [1/2] (3.25ns)   --->   "%p_Val2_27 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 196 'load' 'p_Val2_27' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i52 %p_Val2_27 to i56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 197 'zext' 'zext_ln157' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_10 : Operation 198 [2/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 198 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657 = add i56 %zext_ln157, %log_sum_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 199 'add' 'add_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i50 %add_ln657_1 to i56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 200 'zext' 'zext_ln657_10' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i56 %zext_ln657_10, %add_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 201 'add' 'log_sum_V_1' <Predicate = (!or_ln407_1)> <Delay = 5.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 202 [1/3] (8.41ns)   --->   "%r_V_24 = mul i50 %zext_ln1072_3, %r_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 202 'mul' 'r_V_24' <Predicate = (!or_ln407_1)> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i9 %b_exp_3 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 203 'sext' 'sext_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 204 [2/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 204 'mul' 'Elog2_V' <Predicate = (!or_ln407_1)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i63 %ret_V_33 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 205 'zext' 'lhs_V_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i56 @_ssdm_op_BitConcatenate.i56.i50.i6(i50 %r_V_24, i6 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 206 'bitconcatenate' 'rhs_V_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln682_5 = zext i56 %rhs_V_5 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 207 'zext' 'zext_ln682_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (3.49ns)   --->   "%ret_V_34 = sub nsw i64 %lhs_V_5, %zext_ln682_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 208 'sub' 'ret_V_34' <Predicate = (!or_ln407_1)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_18 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %ret_V_34, i32 24, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 209 'partselect' 'tmp_18' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %ret_V_34, i32 40, i32 62)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:550]   --->   Operation 210 'partselect' 'trunc_ln' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 211 [1/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 211 'mul' 'Elog2_V' <Predicate = (!or_ln407_1)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i23 %trunc_ln to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 212 'zext' 'zext_ln1070' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (6.43ns)   --->   "%r_V_25 = mul i46 %zext_ln1070, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 213 'mul' 'r_V_25' <Predicate = (!or_ln407_1)> <Delay = 6.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln = call i45 @_ssdm_op_PartSelect.i45.i46.i32.i32(i46 %r_V_25, i32 1, i32 45)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 214 'partselect' 'lshr_ln' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln657_3 = sext i56 %log_sum_V_1 to i65" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 215 'sext' 'sext_ln657_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i63 @_ssdm_op_BitConcatenate.i63.i39.i24(i39 %tmp_18, i24 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 216 'bitconcatenate' 'lhs_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln682_6 = zext i63 %lhs_V_6 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 217 'zext' 'zext_ln682_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i45 %lshr_ln to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 218 'zext' 'zext_ln657_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (3.49ns)   --->   "%ret_V_35 = sub i64 %zext_ln682_6, %zext_ln657_11" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 219 'sub' 'ret_V_35' <Predicate = (!or_ln407_1)> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln662_1 = call i40 @_ssdm_op_PartSelect.i40.i64.i32.i32(i64 %ret_V_35, i32 24, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 220 'partselect' 'trunc_ln662_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V = sext i40 %trunc_ln662_1 to i65" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 221 'sext' 'sum_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %Elog2_V, i12 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 222 'bitconcatenate' 'lhs_V_7' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i64 %lhs_V_7 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 223 'sext' 'sext_ln682' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i65 %sext_ln657_3 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 224 'zext' 'zext_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (3.54ns)   --->   "%ret_V_36 = add nsw i66 %sext_ln682, %zext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 225 'add' 'ret_V_36' <Predicate = (!or_ln407_1)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i66 %ret_V_36 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 226 'zext' 'zext_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i65 %sum_V to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 227 'zext' 'zext_ln657_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.57ns)   --->   "%ret_V_37 = add nsw i67 %zext_ln657_1, %zext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 228 'add' 'ret_V_37' <Predicate = (!or_ln407_1)> <Delay = 3.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%log_base_V = call i43 @_ssdm_op_PartSelect.i43.i67.i32.i32(i67 %ret_V_37, i32 22, i32 64)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 229 'partselect' 'log_base_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_56 = call i25 @_ssdm_op_BitConcatenate.i25.i2.i23(i2 1, i23 %tmp_V_8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:565]   --->   Operation 230 'bitconcatenate' 'p_Result_56' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (2.34ns)   --->   "%e_frac_V = sub i25 0, %p_Result_56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 231 'sub' 'e_frac_V' <Predicate = (p_Result_21 & !or_ln407_1)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.73ns)   --->   "%e_frac_V_2 = select i1 %p_Result_21, i25 %e_frac_V, i25 %p_Result_56" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 232 'select' 'e_frac_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.05>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i43 %log_base_V to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 233 'sext' 'sext_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln657_2 = sext i25 %e_frac_V_2 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 234 'sext' 'sext_ln657_2' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 %sext_ln657_1, %sext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 235 'mul' 'm_frac_l_V' <Predicate = (!or_ln407_1)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.05>
ST_16 : Operation 236 [1/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 %sext_ln657_1, %sext_ln657_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 236 'mul' 'm_frac_l_V' <Predicate = (!or_ln407_1)> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %m_frac_l_V, i32 66)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 237 'bitselect' 'tmp_35' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.48>
ST_17 : Operation 238 [1/1] (1.91ns)   --->   "%ush_1 = sub i8 127, %tmp_V_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 238 'sub' 'ush_1' <Predicate = (!or_ln407_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %ush_1 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 239 'sext' 'sext_ln1311_2' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311_2, i9 %m_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 240 'select' 'ush' <Predicate = (!or_ln407_1)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 241 'sext' 'sext_ln1311_3' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 242 'zext' 'zext_ln1287' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_9 = ashr i67 %m_frac_l_V, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 243 'ashr' 'r_V_9' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_10 = shl i67 %m_frac_l_V, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 244 'shl' 'r_V_10' <Predicate = (!isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (4.60ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i67 %r_V_9, i67 %r_V_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 245 'select' 'select_ln1312' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%m_fix_l_V = trunc i67 %select_ln1312 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 246 'trunc' 'm_fix_l_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.60>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%sext_ln1311 = sext i8 %ush_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 247 'sext' 'sext_ln1311' <Predicate = (tmp_20 & !or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_3 to i66" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 248 'zext' 'zext_ln1253' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_11 = shl i66 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 249 'shl' 'r_V_11' <Predicate = (isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_12 = ashr i66 %m_fix_l_V, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 250 'ashr' 'r_V_12' <Predicate = (!isNeg & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%r_V_26 = select i1 %isNeg, i66 %r_V_11, i66 %r_V_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 251 'select' 'r_V_26' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%zext_ln1253_1 = zext i32 %sext_ln1311 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:582]   --->   Operation 252 'zext' 'zext_ln1253_1' <Predicate = (tmp_20 & !or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln581)   --->   "%r_V_14 = ashr i67 %m_frac_l_V, %zext_ln1253_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:582]   --->   Operation 253 'ashr' 'r_V_14' <Predicate = (tmp_20 & !or_ln407_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (4.60ns) (out node of the LUT)   --->   "%select_ln581 = select i1 %tmp_20, i67 %r_V_14, i67 %select_ln1312" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 254 'select' 'select_ln581' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%m_fix_V = call i36 @_ssdm_op_PartSelect.i36.i67.i32.i32(i67 %select_ln581, i32 30, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 255 'partselect' 'm_fix_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i13 @_ssdm_op_PartSelect.i13.i67.i32.i32(i67 %select_ln581, i32 53, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:584]   --->   Operation 256 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %select_ln581, i32 65)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:589]   --->   Operation 257 'bitselect' 'p_Result_57' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln657)   --->   "%sext_ln1453 = sext i66 %r_V_26 to i67" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 258 'sext' 'sext_ln1453' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (4.60ns) (out node of the LUT)   --->   "%icmp_ln657 = icmp ne i67 %sext_ln1453, %m_frac_l_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 259 'icmp' 'icmp_ln657' <Predicate = (!or_ln407_1)> <Delay = 4.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.38>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%r_V_15 = sext i13 %m_fix_hi_V to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 260 'sext' 'r_V_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (3.36ns) (grouped into DSP with root node ret_V_38)   --->   "%r_V_27 = mul i25 2954, %r_V_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 261 'mul' 'r_V_27' <Predicate = (!or_ln407_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %p_Result_57, i15 -16384)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 262 'bitconcatenate' 'rhs_V_6' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i16 %rhs_V_6 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 263 'sext' 'sext_ln682_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_38 = add i25 %sext_ln682_1, %r_V_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 264 'add' 'ret_V_38' <Predicate = (!or_ln407_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V_38, i32 15, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 265 'partselect' 'tmp' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_38, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 266 'bitselect' 'p_Result_38' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i25 %ret_V_38 to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 267 'trunc' 'trunc_ln805' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (2.31ns)   --->   "%icmp_ln805 = icmp eq i15 %trunc_ln805, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 268 'icmp' 'icmp_ln805' <Predicate = (!or_ln407_1)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (1.73ns)   --->   "%add_ln805 = add i10 1, %tmp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 269 'add' 'add_ln805' <Predicate = (!or_ln407_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i10 %tmp, i10 %add_ln805" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 270 'select' 'select_ln805' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (0.68ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_38, i10 %select_ln805, i10 %tmp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 271 'select' 'r_exp_V_3' <Predicate = (!or_ln407_1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_17 = sext i10 %r_exp_V_3 to i46" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 272 'sext' 'r_V_17' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (8.58ns)   --->   "%r_V_28 = mul nsw i46 47632711549, %r_V_17" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 273 'mul' 'r_V_28' <Predicate = (!or_ln407_1)> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%m_fix_a_V = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %r_V_28, i32 9, i32 44)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 274 'partselect' 'm_fix_a_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.96>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i36 %m_fix_V to i37" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 275 'sext' 'lhs_V_8' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i36 %m_fix_a_V to i37" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 276 'sext' 'rhs_V_7' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (2.71ns)   --->   "%ret_V_39 = sub nsw i37 %lhs_V_8, %rhs_V_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 277 'sub' 'ret_V_39' <Predicate = (!or_ln407_1)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i37.i32.i32(i37 %ret_V_39, i32 18, i32 26)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:634]   --->   Operation 278 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i37 %ret_V_39 to i18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:636]   --->   Operation 279 'trunc' 'm_diff_lo_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i9 %m_diff_hi_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 280 'zext' 'zext_ln498_1' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_17 = getelementptr [512 x i27]* @pow_reduce_anonymo_11, i64 0, i64 %zext_ln498_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 281 'getelementptr' 'pow_reduce_anonymo_17' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 282 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 282 'load' 'exp_Z1_V' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%Z2_ind_V = call i5 @_ssdm_op_PartSelect.i5.i37.i32.i32(i37 %ret_V_39, i32 13, i32 17)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:187->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 283 'partselect' 'Z2_ind_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln498_5 = zext i5 %Z2_ind_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 284 'zext' 'zext_ln498_5' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_18 = getelementptr [32 x i8]* @pow_reduce_anonymo, i64 0, i64 %zext_ln498_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 285 'getelementptr' 'pow_reduce_anonymo_18' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_21 : Operation 286 [2/2] (3.25ns)   --->   "%p_Val2_58 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 286 'load' 'p_Val2_58' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 5.39>
ST_22 : Operation 287 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 287 'load' 'exp_Z1_V' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_22 : Operation 288 [1/2] (3.25ns)   --->   "%p_Val2_58 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 288 'load' 'p_Val2_58' <Predicate = (!or_ln407_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i18 %m_diff_lo_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 289 'zext' 'lhs_V_9' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %p_Val2_58 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 290 'zext' 'rhs_V_8' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (2.13ns)   --->   "%ret_V_40 = add i19 %lhs_V_9, %rhs_V_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 291 'add' 'ret_V_40' <Predicate = (!or_ln407_1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %ret_V_40, i32 1, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 292 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %exp_Z1_V, i32 9, i32 26)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:642]   --->   Operation 293 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.38>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i27 %exp_Z1_V to i28" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 294 'zext' 'lhs_V_10' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (2.40ns)   --->   "%ret_V_41 = add i28 4, %lhs_V_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 295 'add' 'ret_V_41' <Predicate = (!or_ln407_1)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%r_V_19 = zext i18 %exp_Z1_hi_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 296 'zext' 'r_V_19' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i18 %exp_Z1P_m_1_V to i36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 297 'zext' 'zext_ln1072' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_29 = mul i36 %r_V_19, %zext_ln1072" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 298 'mul' 'r_V_29' <Predicate = (!or_ln407_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 8.74>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_11 = call i45 @_ssdm_op_BitConcatenate.i45.i28.i17(i28 %ret_V_41, i17 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 299 'bitconcatenate' 'lhs_V_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i36 %r_V_29 to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 300 'zext' 'zext_ln657_15' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (3.01ns)   --->   "%ret_V_42 = add i45 %lhs_V_11, %zext_ln657_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 301 'add' 'ret_V_42' <Predicate = (!or_ln407_1)> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %ret_V_42, i32 43)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 302 'bitselect' 'tmp_33' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (1.73ns)   --->   "%r_exp_V = add i10 -1, %r_exp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:653]   --->   Operation 303 'add' 'r_exp_V' <Predicate = (!or_ln407_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.68ns)   --->   "%r_exp_V_2 = select i1 %tmp_33, i10 %r_exp_V_3, i10 %r_exp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 304 'select' 'r_exp_V_2' <Predicate = (!or_ln407_1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %r_exp_V_2, i32 7, i32 9)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 305 'partselect' 'tmp_34' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_34, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 306 'icmp' 'icmp_ln849' <Predicate = (!or_ln407_1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln657, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 307 'or' 'or_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%xor_ln181 = xor i1 %tmp_35, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 308 'xor' 'xor_ln181' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (1.77ns)   --->   "%icmp_ln853 = icmp slt i10 %r_exp_V_2, -126" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 309 'icmp' 'icmp_ln853' <Predicate = (!or_ln407_1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node p_Result_58)   --->   "%tmp_s = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_42, i32 19, i32 41)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 310 'partselect' 'tmp_s' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_Result_58)   --->   "%tmp_11 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_42, i32 20, i32 42)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 311 'partselect' 'tmp_11' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Result_58)   --->   "%tmp_V = select i1 %tmp_33, i23 %tmp_11, i23 %tmp_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 312 'select' 'tmp_V' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i10 %r_exp_V_2 to i8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 313 'trunc' 'trunc_ln168' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (1.91ns)   --->   "%out_exp_V = add i8 127, %trunc_ln168" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 314 'add' 'out_exp_V' <Predicate = (!or_ln407_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_Result_58 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %r_sign, i8 %out_exp_V, i23 %tmp_V) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:688]   --->   Operation 315 'bitconcatenate' 'p_Result_58' <Predicate = (!or_ln407_1)> <Delay = 0.69>
ST_24 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln415_1)   --->   "%xor_ln407 = xor i1 %or_ln407_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 316 'xor' 'xor_ln407' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln415_1 = and i1 %icmp_ln415, %xor_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 317 'and' 'and_ln415_1' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_cond97)   --->   "%and_ln371 = and i1 %and_ln415_1, %x_is_n1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 318 'and' 'and_ln371' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln371_1)   --->   "%xor_ln371 = xor i1 %x_is_n1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 319 'xor' 'xor_ln371' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln371_1 = and i1 %and_ln415_1, %xor_ln371" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 320 'and' 'and_ln371_1' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln460_4)   --->   "%xor_ln460 = xor i1 %icmp_ln460, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 321 'xor' 'xor_ln460' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln460_4 = and i1 %and_ln371_1, %xor_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 322 'and' 'and_ln460_4' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.97ns)   --->   "%and_ln460_5 = and i1 %and_ln371_1, %icmp_ln460" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 323 'and' 'and_ln460_5' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%xor_ln467 = xor i1 %icmp_ln467, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 324 'xor' 'xor_ln467' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%and_ln467_4 = and i1 %and_ln460_5, %xor_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 325 'and' 'and_ln467_4' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.97ns)   --->   "%and_ln467_5 = and i1 %and_ln460_5, %icmp_ln467" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 326 'and' 'and_ln467_5' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%and_ln657 = and i1 %icmp_ln451, %or_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 327 'and' 'and_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%xor_ln657 = xor i1 %icmp_ln451, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 328 'xor' 'xor_ln657' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln849)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 329 'and' 'and_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln849 = or i1 %and_ln657, %and_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 330 'or' 'or_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%tmp91 = and i1 %or_ln849, %xor_ln181" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 331 'and' 'tmp91' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp44 = and i1 %tmp91, %and_ln467_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 332 'and' 'sel_tmp44' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp92 = and i1 %or_ln849, %tmp_35" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 333 'and' 'tmp92' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%xor_ln657_1 = xor i1 %or_ln657, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 334 'xor' 'xor_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%and_ln657_1 = and i1 %icmp_ln451, %xor_ln657_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 335 'and' 'and_ln657_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%or_ln849_1 = or i1 %icmp_ln451, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 336 'or' 'or_ln849_1' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 337 'xor' 'xor_ln849' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%or_ln849_2 = or i1 %and_ln657_1, %xor_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 338 'or' 'or_ln849_2' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp93 = and i1 %icmp_ln853, %or_ln849_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 339 'and' 'tmp93' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp73104 = or i1 %tmp93, %tmp92" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 340 'or' 'sel_tmp73104' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = and i1 %sel_tmp73104, %and_ln467_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 341 'and' 'or_cond' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_cond99)   --->   "%or_cond95 = or i1 %sel_tmp44, %and_ln467_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 342 'or' 'or_cond95' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond97 = or i1 %and_ln460_4, %and_ln371" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 343 'or' 'or_cond97' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond99 = or i1 %or_cond, %or_cond95" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 344 'or' 'or_cond99' <Predicate = (!or_ln407_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.67>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322]   --->   Operation 345 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node newSel100)   --->   "%p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 1065353216)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:458]   --->   Operation 346 'bitconcatenate' 'p_Result_52' <Predicate = (!and_ln460_4 & or_cond97 & !or_cond99 & !or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 -8388608)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:465]   --->   Operation 347 'bitconcatenate' 'p_Result_53' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_55 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:472]   --->   Operation 348 'bitconcatenate' 'p_Result_55' <Predicate = (or_cond99 & !or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node newSel98)   --->   "%newSel94 = select i1 %sel_tmp44, i32 %p_Result_53, i32 %p_Result_55" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 349 'select' 'newSel94' <Predicate = (!or_cond & or_cond99 & !or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node newSel100)   --->   "%newSel96 = select i1 %and_ln460_4, i32 %p_Result_53, i32 %p_Result_52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 350 'select' 'newSel96' <Predicate = (or_cond97 & !or_cond99 & !or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 351 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel98 = select i1 %or_cond, i32 %p_Result_55, i32 %newSel94" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 351 'select' 'newSel98' <Predicate = (or_cond99 & !or_ln407_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 352 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel100 = select i1 %or_cond97, i32 %newSel96, i32 %p_Result_58" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 352 'select' 'newSel100' <Predicate = (!or_cond99 & !or_ln407_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%newSel102 = select i1 %or_cond99, i32 %newSel98, i32 %newSel100" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 353 'select' 'newSel102' <Predicate = (!or_ln407_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%sel_tmp74 = bitcast i32 %newSel102 to float" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 354 'bitcast' 'sel_tmp74' <Predicate = (!or_ln407_1)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%select_ln407 = select i1 %or_ln407_1, float 1.000000e+00, float %sel_tmp74" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 355 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln415)   --->   "%or_ln415_4 = or i1 %or_ln407_1, %icmp_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 356 'or' 'or_ln415_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln415 = select i1 %or_ln415_4, float %select_ln407, float 0x7FFFFFFFE0000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 357 'select' 'select_ln415' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "ret float %select_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 358 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read              (read          ) [ 01100000000000000000000000]
base_read             (read          ) [ 00000000000000000000000000]
p_Val2_s              (bitcast       ) [ 00000000000000000000000000]
p_Result_s            (bitselect     ) [ 01100000000000000000000000]
tmp_V_5               (partselect    ) [ 01100000000000000000000000]
tmp_V_6               (trunc         ) [ 01110000000000000000000000]
index0_V              (partselect    ) [ 00000000000000000000000000]
tmp_28                (bitselect     ) [ 01110000000000000000000000]
zext_ln498            (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_12 (getelementptr ) [ 01100000000000000000000000]
pow_reduce_anonymo_13 (getelementptr ) [ 01100000000000000000000000]
p_Val2_11             (bitcast       ) [ 00000000000000000000000000]
p_Result_21           (bitselect     ) [ 01011111111111100000000000]
tmp_V_7               (partselect    ) [ 01011111111111111100000000]
tmp_V_8               (trunc         ) [ 01011111111111100000000000]
zext_ln339            (zext          ) [ 00000000000000000000000000]
b_exp                 (add           ) [ 00000000000000000000000000]
zext_ln339_1          (zext          ) [ 00000000000000000000000000]
m_exp                 (add           ) [ 01011111111111111100000000]
icmp_ln833            (icmp          ) [ 00000000000000000000000000]
icmp_ln369            (icmp          ) [ 00000000000000000000000000]
icmp_ln833_1          (icmp          ) [ 00000000000000000000000000]
and_ln369             (and           ) [ 00000000000000000000000000]
xor_ln936             (xor           ) [ 00000000000000000000000000]
x_is_p1               (and           ) [ 00000000000000000000000000]
x_is_n1               (and           ) [ 01011111111111111111111110]
icmp_ln833_4          (icmp          ) [ 00000000000000000000000000]
icmp_ln833_5          (icmp          ) [ 00000000000000000000000000]
and_ln18              (and           ) [ 00000000000000000000000000]
icmp_ln837            (icmp          ) [ 00000000000000000000000000]
and_ln18_1            (and           ) [ 00000000000000000000000000]
icmp_ln833_6          (icmp          ) [ 00000000000000000000000000]
icmp_ln837_1          (icmp          ) [ 00000000000000000000000000]
and_ln18_2            (and           ) [ 00000000000000000000000000]
icmp_ln833_2          (icmp          ) [ 00000000000000000000000000]
and_ln18_3            (and           ) [ 00000000000000000000000000]
or_ln386              (or            ) [ 00000000000000000000000000]
or_ln386_1            (or            ) [ 00000000000000000000000000]
xor_ln386             (xor           ) [ 00000000000000000000000000]
icmp_ln401            (icmp          ) [ 00000000000000000000000000]
tmp_20                (bitselect     ) [ 01011111111111111110000000]
xor_ln402             (xor           ) [ 00000000000000000000000000]
tmp_21                (partselect    ) [ 00000000000000000000000000]
add_ln601             (add           ) [ 00000000000000000000000000]
zext_ln601            (zext          ) [ 00000000000000000000000000]
lshr_ln601            (lshr          ) [ 00000000000000000000000000]
p_Result_50           (and           ) [ 00000000000000000000000000]
icmp_ln833_3          (icmp          ) [ 00000000000000000000000000]
xor_ln401             (xor           ) [ 00000000000000000000000000]
and_ln402             (and           ) [ 00000000000000000000000000]
and_ln402_1           (and           ) [ 00000000000000000000000000]
or_ln401              (or            ) [ 00000000000000000000000000]
and_ln407             (and           ) [ 00000000000000000000000000]
or_ln407              (or            ) [ 00000000000000000000000000]
or_ln407_1            (or            ) [ 01011111111111111111111111]
or_ln415              (or            ) [ 00000000000000000000000000]
xor_ln415             (xor           ) [ 00000000000000000000000000]
and_ln415             (and           ) [ 00000000000000000000000000]
or_ln415_3            (or            ) [ 00000000000000000000000000]
or_ln415_2            (or            ) [ 00000000000000000000000000]
or_ln415_1            (bitconcatenate) [ 00000000000000000000000000]
icmp_ln415            (icmp          ) [ 01011111111111111111111111]
xor_ln936_1           (xor           ) [ 00000000000000000000000000]
y_is_pinf             (and           ) [ 00000000000000000000000000]
y_is_ninf             (and           ) [ 00000000000000000000000000]
tmp_22                (bitselect     ) [ 00000000000000000000000000]
xor_ln445             (xor           ) [ 00000000000000000000000000]
icmp_ln450            (icmp          ) [ 00000000000000000000000000]
icmp_ln451            (icmp          ) [ 01011111111111111111111110]
icmp_ln451_1          (icmp          ) [ 00000000000000000000000000]
sub_ln745             (sub           ) [ 00000000000000000000000000]
sext_ln745            (sext          ) [ 00000000000000000000000000]
p_Result_51           (bitselect     ) [ 00000000000000000000000000]
xor_ln450             (xor           ) [ 00000000000000000000000000]
and_ln451             (and           ) [ 00000000000000000000000000]
and_ln451_1           (and           ) [ 00000000000000000000000000]
and_ln451_2           (and           ) [ 00000000000000000000000000]
or_ln450              (or            ) [ 00000000000000000000000000]
r_sign                (and           ) [ 01011111111111111111111111]
and_ln460             (and           ) [ 00000000000000000000000000]
tmp_23                (bitselect     ) [ 00000000000000000000000000]
and_ln460_1           (and           ) [ 00000000000000000000000000]
and_ln460_2           (and           ) [ 00000000000000000000000000]
and_ln460_3           (and           ) [ 00000000000000000000000000]
or_ln460              (or            ) [ 00000000000000000000000000]
or_ln460_1            (or            ) [ 00000000000000000000000000]
or_ln460_2            (or            ) [ 00000000000000000000000000]
or_ln460_3            (bitconcatenate) [ 00000000000000000000000000]
icmp_ln460            (icmp          ) [ 01011111111111111111111110]
and_ln467             (and           ) [ 00000000000000000000000000]
and_ln467_1           (and           ) [ 00000000000000000000000000]
and_ln467_2           (and           ) [ 00000000000000000000000000]
or_ln467              (or            ) [ 00000000000000000000000000]
and_ln467_3           (and           ) [ 00000000000000000000000000]
or_ln467_1            (or            ) [ 00000000000000000000000000]
or_ln467_3            (or            ) [ 00000000000000000000000000]
or_ln467_2            (bitconcatenate) [ 00000000000000000000000000]
icmp_ln467            (icmp          ) [ 01011111111111111111111110]
b_exp_1               (add           ) [ 00000000000000000000000000]
b_exp_3               (select        ) [ 01011111111110000000000000]
b_frac_tilde_inverse  (load          ) [ 01010000000000000000000000]
log_sum_V             (load          ) [ 01011111111000000000000000]
isNeg                 (bitselect     ) [ 01011111111111111110000000]
p_Result_54           (bitconcatenate) [ 00000000000000000000000000]
r_V_s                 (bitconcatenate) [ 00000000000000000000000000]
r_V_21                (zext          ) [ 00000000000000000000000000]
b_frac_V_1            (select        ) [ 00000000000000000000000000]
zext_ln682            (zext          ) [ 00000000000000000000000000]
mul_ln682             (mul           ) [ 01001100000000000000000000]
a_V                   (partselect    ) [ 01001111110000000000000000]
z1_V                  (bitconcatenate) [ 00000000000000000000000000]
r_V                   (zext          ) [ 00000000000000000000000000]
zext_ln1072_1         (zext          ) [ 00000000000000000000000000]
r_V_22                (mul           ) [ 01000100000000000000000000]
trunc_ln657           (trunc         ) [ 00000000000000000000000000]
tmp_29                (bitselect     ) [ 00000000000000000000000000]
sf                    (bitconcatenate) [ 00000000000000000000000000]
tmp_15                (bitconcatenate) [ 00000000000000000000000000]
zext_ln1287_2         (zext          ) [ 00000000000000000000000000]
eZ_V                  (select        ) [ 00000000000000000000000000]
lhs_V                 (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_1          (zext          ) [ 00000000000000000000000000]
rhs_V                 (zext          ) [ 00000000000000000000000000]
ret_V                 (add           ) [ 00000000000000000000000000]
lhs_V_1               (zext          ) [ 00000000000000000000000000]
rhs_V_1               (zext          ) [ 00000000000000000000000000]
ret_V_30              (sub           ) [ 00000000000000000000000000]
p_Val2_28             (partselect    ) [ 01000010000000000000000000]
a_V_1                 (partselect    ) [ 01000011100000000000000000]
tmp_16                (partselect    ) [ 01000010000000000000000000]
eZ_V_1                (bitconcatenate) [ 00000000000000000000000000]
lhs_V_2               (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_2          (zext          ) [ 00000000000000000000000000]
rhs_V_2               (zext          ) [ 00000000000000000000000000]
ret_V_31              (add           ) [ 01000001100000000000000000]
r_V_4                 (zext          ) [ 01000001000000000000000000]
zext_ln1072_2         (zext          ) [ 01000001000000000000000000]
r_V_23                (mul           ) [ 01000000100000000000000000]
lhs_V_3               (zext          ) [ 00000000000000000000000000]
rhs_V_3               (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_3          (zext          ) [ 00000000000000000000000000]
ret_V_32              (sub           ) [ 00000000000000000000000000]
p_Val2_35             (partselect    ) [ 01000000010000000000000000]
zext_ln498_3          (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_15 (getelementptr ) [ 01000000010000000000000000]
a_V_2                 (partselect    ) [ 01000000010000000000000000]
tmp_17                (partselect    ) [ 01000000010000000000000000]
zext_ln498_4          (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_16 (getelementptr ) [ 01000000010000000000000000]
zext_ln498_2          (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_14 (getelementptr ) [ 01000000001000000000000000]
p_Val2_34             (load          ) [ 00000000000000000000000000]
zext_ln157_1          (zext          ) [ 00000000000000000000000000]
eZ_V_2                (bitconcatenate) [ 00000000000000000000000000]
lhs_V_4               (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_4          (zext          ) [ 00000000000000000000000000]
rhs_V_4               (zext          ) [ 00000000000000000000000000]
ret_V_33              (add           ) [ 01000000001110000000000000]
r_V_6                 (zext          ) [ 01000000001100000000000000]
zext_ln1072_3         (zext          ) [ 01000000001100000000000000]
p_Val2_41             (load          ) [ 00000000000000000000000000]
zext_ln157_2          (zext          ) [ 00000000000000000000000000]
add_ln657_1           (add           ) [ 01000000001000000000000000]
p_Val2_27             (load          ) [ 00000000000000000000000000]
zext_ln157            (zext          ) [ 00000000000000000000000000]
add_ln657             (add           ) [ 00000000000000000000000000]
zext_ln657_10         (zext          ) [ 00000000000000000000000000]
log_sum_V_1           (add           ) [ 01000000000111100000000000]
r_V_24                (mul           ) [ 01000000000010000000000000]
sext_ln657            (sext          ) [ 01000000000001000000000000]
lhs_V_5               (zext          ) [ 00000000000000000000000000]
rhs_V_5               (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_5          (zext          ) [ 00000000000000000000000000]
ret_V_34              (sub           ) [ 00000000000000000000000000]
tmp_18                (partselect    ) [ 01000000000001100000000000]
trunc_ln              (partselect    ) [ 01000000000001000000000000]
Elog2_V               (mul           ) [ 01000000000000100000000000]
zext_ln1070           (zext          ) [ 00000000000000000000000000]
r_V_25                (mul           ) [ 00000000000000000000000000]
lshr_ln               (partselect    ) [ 01000000000000100000000000]
sext_ln657_3          (sext          ) [ 00000000000000000000000000]
lhs_V_6               (bitconcatenate) [ 00000000000000000000000000]
zext_ln682_6          (zext          ) [ 00000000000000000000000000]
zext_ln657_11         (zext          ) [ 00000000000000000000000000]
ret_V_35              (sub           ) [ 00000000000000000000000000]
trunc_ln662_1         (partselect    ) [ 00000000000000000000000000]
sum_V                 (sext          ) [ 00000000000000000000000000]
lhs_V_7               (bitconcatenate) [ 00000000000000000000000000]
sext_ln682            (sext          ) [ 00000000000000000000000000]
zext_ln657            (zext          ) [ 00000000000000000000000000]
ret_V_36              (add           ) [ 00000000000000000000000000]
zext_ln657_1          (zext          ) [ 00000000000000000000000000]
zext_ln657_2          (zext          ) [ 00000000000000000000000000]
ret_V_37              (add           ) [ 00000000000000000000000000]
log_base_V            (partselect    ) [ 01000000000000010000000000]
p_Result_56           (bitconcatenate) [ 00000000000000000000000000]
e_frac_V              (sub           ) [ 00000000000000000000000000]
e_frac_V_2            (select        ) [ 01000000000000010000000000]
sext_ln657_1          (sext          ) [ 01000000000000001000000000]
sext_ln657_2          (sext          ) [ 01000000000000001000000000]
m_frac_l_V            (mul           ) [ 01000000000000000110000000]
tmp_35                (bitselect     ) [ 01000000000000000111111110]
ush_1                 (sub           ) [ 01000000000000000010000000]
sext_ln1311_2         (sext          ) [ 00000000000000000000000000]
ush                   (select        ) [ 00000000000000000000000000]
sext_ln1311_3         (sext          ) [ 01000000000000000010000000]
zext_ln1287           (zext          ) [ 00000000000000000000000000]
r_V_9                 (ashr          ) [ 00000000000000000000000000]
r_V_10                (shl           ) [ 00000000000000000000000000]
select_ln1312         (select        ) [ 01000000000000000010000000]
m_fix_l_V             (trunc         ) [ 01000000000000000010000000]
sext_ln1311           (sext          ) [ 00000000000000000000000000]
zext_ln1253           (zext          ) [ 00000000000000000000000000]
r_V_11                (shl           ) [ 00000000000000000000000000]
r_V_12                (ashr          ) [ 00000000000000000000000000]
r_V_26                (select        ) [ 00000000000000000000000000]
zext_ln1253_1         (zext          ) [ 00000000000000000000000000]
r_V_14                (ashr          ) [ 00000000000000000000000000]
select_ln581          (select        ) [ 00000000000000000000000000]
m_fix_V               (partselect    ) [ 01000000000000000001110000]
m_fix_hi_V            (partselect    ) [ 01000000000000000001000000]
p_Result_57           (bitselect     ) [ 01000000000000000001000000]
sext_ln1453           (sext          ) [ 00000000000000000000000000]
icmp_ln657            (icmp          ) [ 01000000000000000001111110]
r_V_15                (sext          ) [ 00000000000000000000000000]
r_V_27                (mul           ) [ 00000000000000000000000000]
rhs_V_6               (bitconcatenate) [ 00000000000000000000000000]
sext_ln682_1          (sext          ) [ 00000000000000000000000000]
ret_V_38              (add           ) [ 00000000000000000000000000]
tmp                   (partselect    ) [ 00000000000000000000000000]
p_Result_38           (bitselect     ) [ 00000000000000000000000000]
trunc_ln805           (trunc         ) [ 00000000000000000000000000]
icmp_ln805            (icmp          ) [ 00000000000000000000000000]
add_ln805             (add           ) [ 00000000000000000000000000]
select_ln805          (select        ) [ 00000000000000000000000000]
r_exp_V_3             (select        ) [ 01000000000000000000111110]
r_V_17                (sext          ) [ 00000000000000000000000000]
r_V_28                (mul           ) [ 00000000000000000000000000]
m_fix_a_V             (partselect    ) [ 01000000000000000000010000]
lhs_V_8               (sext          ) [ 00000000000000000000000000]
rhs_V_7               (sext          ) [ 00000000000000000000000000]
ret_V_39              (sub           ) [ 00000000000000000000000000]
m_diff_hi_V           (partselect    ) [ 00000000000000000000000000]
m_diff_lo_V           (trunc         ) [ 01000000000000000000001000]
zext_ln498_1          (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_17 (getelementptr ) [ 01000000000000000000001000]
Z2_ind_V              (partselect    ) [ 00000000000000000000000000]
zext_ln498_5          (zext          ) [ 00000000000000000000000000]
pow_reduce_anonymo_18 (getelementptr ) [ 01000000000000000000001000]
exp_Z1_V              (load          ) [ 01000000000000000000000100]
p_Val2_58             (load          ) [ 00000000000000000000000000]
lhs_V_9               (zext          ) [ 00000000000000000000000000]
rhs_V_8               (zext          ) [ 00000000000000000000000000]
ret_V_40              (add           ) [ 00000000000000000000000000]
exp_Z1P_m_1_V         (partselect    ) [ 01000000000000000000000100]
exp_Z1_hi_V           (partselect    ) [ 01000000000000000000000100]
lhs_V_10              (zext          ) [ 00000000000000000000000000]
ret_V_41              (add           ) [ 01000000000000000000000010]
r_V_19                (zext          ) [ 00000000000000000000000000]
zext_ln1072           (zext          ) [ 00000000000000000000000000]
r_V_29                (mul           ) [ 01000000000000000000000010]
lhs_V_11              (bitconcatenate) [ 00000000000000000000000000]
zext_ln657_15         (zext          ) [ 00000000000000000000000000]
ret_V_42              (add           ) [ 00000000000000000000000000]
tmp_33                (bitselect     ) [ 00000000000000000000000000]
r_exp_V               (add           ) [ 00000000000000000000000000]
r_exp_V_2             (select        ) [ 00000000000000000000000000]
tmp_34                (partselect    ) [ 00000000000000000000000000]
icmp_ln849            (icmp          ) [ 00000000000000000000000000]
or_ln657              (or            ) [ 00000000000000000000000000]
xor_ln181             (xor           ) [ 00000000000000000000000000]
icmp_ln853            (icmp          ) [ 00000000000000000000000000]
tmp_s                 (partselect    ) [ 00000000000000000000000000]
tmp_11                (partselect    ) [ 00000000000000000000000000]
tmp_V                 (select        ) [ 00000000000000000000000000]
trunc_ln168           (trunc         ) [ 00000000000000000000000000]
out_exp_V             (add           ) [ 00000000000000000000000000]
p_Result_58           (bitconcatenate) [ 01000000000000000000000001]
xor_ln407             (xor           ) [ 00000000000000000000000000]
and_ln415_1           (and           ) [ 00000000000000000000000000]
and_ln371             (and           ) [ 00000000000000000000000000]
xor_ln371             (xor           ) [ 00000000000000000000000000]
and_ln371_1           (and           ) [ 00000000000000000000000000]
xor_ln460             (xor           ) [ 00000000000000000000000000]
and_ln460_4           (and           ) [ 01000000000000000000000001]
and_ln460_5           (and           ) [ 00000000000000000000000000]
xor_ln467             (xor           ) [ 00000000000000000000000000]
and_ln467_4           (and           ) [ 00000000000000000000000000]
and_ln467_5           (and           ) [ 00000000000000000000000000]
and_ln657             (and           ) [ 00000000000000000000000000]
xor_ln657             (xor           ) [ 00000000000000000000000000]
and_ln849             (and           ) [ 00000000000000000000000000]
or_ln849              (or            ) [ 00000000000000000000000000]
tmp91                 (and           ) [ 00000000000000000000000000]
sel_tmp44             (and           ) [ 01000000000000000000000001]
tmp92                 (and           ) [ 00000000000000000000000000]
xor_ln657_1           (xor           ) [ 00000000000000000000000000]
and_ln657_1           (and           ) [ 00000000000000000000000000]
or_ln849_1            (or            ) [ 00000000000000000000000000]
xor_ln849             (xor           ) [ 00000000000000000000000000]
or_ln849_2            (or            ) [ 00000000000000000000000000]
tmp93                 (and           ) [ 00000000000000000000000000]
sel_tmp73104          (or            ) [ 00000000000000000000000000]
or_cond               (and           ) [ 01000000000000000000000001]
or_cond95             (or            ) [ 00000000000000000000000000]
or_cond97             (or            ) [ 01000000000000000000000001]
or_cond99             (or            ) [ 01000000000000000000000001]
specpipeline_ln322    (specpipeline  ) [ 00000000000000000000000000]
p_Result_52           (bitconcatenate) [ 00000000000000000000000000]
p_Result_53           (bitconcatenate) [ 00000000000000000000000000]
p_Result_55           (bitconcatenate) [ 00000000000000000000000000]
newSel94              (select        ) [ 00000000000000000000000000]
newSel96              (select        ) [ 00000000000000000000000000]
newSel98              (select        ) [ 00000000000000000000000000]
newSel100             (select        ) [ 00000000000000000000000000]
newSel102             (select        ) [ 00000000000000000000000000]
sel_tmp74             (bitcast       ) [ 00000000000000000000000000]
select_ln407          (select        ) [ 00000000000000000000000000]
or_ln415_4            (or            ) [ 00000000000000000000000000]
select_ln415          (select        ) [ 00000000000000000000000000]
ret_ln690             (ret           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i5.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i41"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i13.i44"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i43.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i2.i23"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i28.i17"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1004" name="exp_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="base_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="pow_reduce_anonymo_12_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_12/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="pow_reduce_anonymo_13_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="56" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_13/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="56" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pow_reduce_anonymo_15_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="49" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_15/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_34/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="pow_reduce_anonymo_16_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="44" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_16/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_41/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pow_reduce_anonymo_14_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="52" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_14/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_27/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="pow_reduce_anonymo_17_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="27" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="9" slack="0"/>
<pin id="365" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_17/21 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/21 "/>
</bind>
</comp>

<comp id="374" class="1004" name="pow_reduce_anonymo_18_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_18/21 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_58/21 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Val2_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Result_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_V_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_V_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="index0_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_28_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln498_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Val2_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_11/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_21_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_V_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_7/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_V_8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_8/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln339_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="b_exp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln339_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="m_exp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln833_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln369_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln833_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="23" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln369_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln369/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln936_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="x_is_p1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="x_is_n1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln833_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_4/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln833_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="23" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_5/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln18_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln837_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="23" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln18_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln833_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_6/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln837_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="23" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="and_ln18_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln833_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln18_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln386_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln386_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln386_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln401_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="6" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_20_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln402_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_21_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln601_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="5" slack="0"/>
<pin id="628" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln601_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln601/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lshr_ln601_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln601/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_50_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="23" slack="0"/>
<pin id="643" dir="0" index="1" bw="23" slack="0"/>
<pin id="644" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_50/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln833_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="23" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_3/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln401_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln401/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln402_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln402/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="and_ln402_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln402_1/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="or_ln401_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln401/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln407_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln407_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln407_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln415_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln415_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln415/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln415_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln415_3_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415_3/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_ln415_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415_2/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln415_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln415_1/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln415_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xor_ln936_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936_1/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="y_is_pinf_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="y_is_ninf_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_22_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="9" slack="0"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="xor_ln445_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln445/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln450_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln451_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln451_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="0" index="1" bw="6" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451_1/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sub_ln745_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln745/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln745_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln745/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_Result_51_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="23" slack="0"/>
<pin id="802" dir="0" index="2" bw="9" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln450_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln451_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln451_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451_1/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln451_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451_2/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_ln450_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln450/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_sign_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln460_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/2 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_23_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="9" slack="0"/>
<pin id="852" dir="0" index="2" bw="5" slack="0"/>
<pin id="853" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln460_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="and_ln460_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_2/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln460_3_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_3/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln460_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln460_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_1/2 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln460_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460_2/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_ln460_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln460_3/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln460_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="and_ln467_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="and_ln467_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="and_ln467_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_2/2 "/>
</bind>
</comp>

<comp id="925" class="1004" name="or_ln467_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln467/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="and_ln467_3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_3/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln467_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln467_1/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="or_ln467_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln467_3/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="or_ln467_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="0" index="2" bw="1" slack="0"/>
<pin id="953" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln467_2/2 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln467_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln467/2 "/>
</bind>
</comp>

<comp id="963" class="1004" name="b_exp_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="0"/>
<pin id="966" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="b_exp_3_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="0" index="1" bw="9" slack="0"/>
<pin id="972" dir="0" index="2" bw="9" slack="0"/>
<pin id="973" dir="1" index="3" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_3/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="isNeg_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="9" slack="0"/>
<pin id="979" dir="0" index="2" bw="5" slack="0"/>
<pin id="980" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Result_54_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="25" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="0" index="2" bw="23" slack="2"/>
<pin id="988" dir="0" index="3" bw="1" slack="0"/>
<pin id="989" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_54/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="r_V_s_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="24" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="0" index="2" bw="23" slack="2"/>
<pin id="997" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/3 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="r_V_21_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="24" slack="0"/>
<pin id="1002" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="b_frac_V_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="2"/>
<pin id="1006" dir="0" index="1" bw="24" slack="0"/>
<pin id="1007" dir="0" index="2" bw="25" slack="0"/>
<pin id="1008" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln682_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="1"/>
<pin id="1013" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/3 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="a_V_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="4" slack="0"/>
<pin id="1016" dir="0" index="1" bw="25" slack="0"/>
<pin id="1017" dir="0" index="2" bw="6" slack="0"/>
<pin id="1018" dir="0" index="3" bw="6" slack="0"/>
<pin id="1019" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/3 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="z1_V_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="39" slack="0"/>
<pin id="1025" dir="0" index="1" bw="25" slack="1"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/4 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="r_V_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="1"/>
<pin id="1032" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln1072_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="39" slack="0"/>
<pin id="1035" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="r_V_22_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="39" slack="0"/>
<pin id="1039" dir="0" index="1" bw="4" slack="0"/>
<pin id="1040" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="trunc_ln657_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="25" slack="2"/>
<pin id="1045" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_29_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="25" slack="2"/>
<pin id="1049" dir="0" index="2" bw="6" slack="0"/>
<pin id="1050" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sf_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="43" slack="0"/>
<pin id="1055" dir="0" index="1" bw="5" slack="0"/>
<pin id="1056" dir="0" index="2" bw="25" slack="2"/>
<pin id="1057" dir="0" index="3" bw="1" slack="0"/>
<pin id="1058" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_15_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="44" slack="0"/>
<pin id="1064" dir="0" index="1" bw="5" slack="0"/>
<pin id="1065" dir="0" index="2" bw="25" slack="2"/>
<pin id="1066" dir="0" index="3" bw="1" slack="0"/>
<pin id="1067" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln1287_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="43" slack="0"/>
<pin id="1073" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_2/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="eZ_V_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="44" slack="0"/>
<pin id="1078" dir="0" index="2" bw="43" slack="0"/>
<pin id="1079" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eZ_V/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="lhs_V_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="43" slack="0"/>
<pin id="1085" dir="0" index="1" bw="21" slack="0"/>
<pin id="1086" dir="0" index="2" bw="1" slack="0"/>
<pin id="1087" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln682_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="43" slack="0"/>
<pin id="1093" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/5 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="rhs_V_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="44" slack="0"/>
<pin id="1097" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ret_V_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="43" slack="0"/>
<pin id="1101" dir="0" index="1" bw="44" slack="0"/>
<pin id="1102" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="lhs_V_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="45" slack="0"/>
<pin id="1107" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="rhs_V_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="43" slack="1"/>
<pin id="1111" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="ret_V_30_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="45" slack="0"/>
<pin id="1114" dir="0" index="1" bw="43" slack="0"/>
<pin id="1115" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_30/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_Val2_28_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="41" slack="0"/>
<pin id="1120" dir="0" index="1" bw="46" slack="0"/>
<pin id="1121" dir="0" index="2" bw="3" slack="0"/>
<pin id="1122" dir="0" index="3" bw="7" slack="0"/>
<pin id="1123" dir="1" index="4" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_28/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="a_V_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="6" slack="0"/>
<pin id="1130" dir="0" index="1" bw="46" slack="0"/>
<pin id="1131" dir="0" index="2" bw="7" slack="0"/>
<pin id="1132" dir="0" index="3" bw="7" slack="0"/>
<pin id="1133" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_16_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="35" slack="0"/>
<pin id="1140" dir="0" index="1" bw="46" slack="0"/>
<pin id="1141" dir="0" index="2" bw="3" slack="0"/>
<pin id="1142" dir="0" index="3" bw="7" slack="0"/>
<pin id="1143" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="eZ_V_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="49" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="0" index="2" bw="41" slack="1"/>
<pin id="1152" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_1/6 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="lhs_V_2_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="49" slack="0"/>
<pin id="1157" dir="0" index="1" bw="35" slack="1"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln682_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="49" slack="0"/>
<pin id="1164" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_2/6 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="rhs_V_2_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="49" slack="0"/>
<pin id="1168" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="ret_V_31_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="49" slack="0"/>
<pin id="1172" dir="0" index="1" bw="49" slack="0"/>
<pin id="1173" dir="1" index="2" bw="50" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="r_V_4_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="1"/>
<pin id="1178" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="zext_ln1072_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="41" slack="1"/>
<pin id="1181" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="grp_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="41" slack="0"/>
<pin id="1184" dir="0" index="1" bw="6" slack="0"/>
<pin id="1185" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="lhs_V_3_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="50" slack="2"/>
<pin id="1190" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/8 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="rhs_V_3_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="48" slack="0"/>
<pin id="1193" dir="0" index="1" bw="47" slack="1"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/8 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln682_3_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="48" slack="0"/>
<pin id="1200" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_3/8 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="ret_V_32_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="50" slack="0"/>
<pin id="1204" dir="0" index="1" bw="48" slack="0"/>
<pin id="1205" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/8 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="p_Val2_35_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="44" slack="0"/>
<pin id="1210" dir="0" index="1" bw="51" slack="0"/>
<pin id="1211" dir="0" index="2" bw="4" slack="0"/>
<pin id="1212" dir="0" index="3" bw="7" slack="0"/>
<pin id="1213" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_35/8 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="zext_ln498_3_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="3"/>
<pin id="1220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_3/8 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="a_V_2_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="6" slack="0"/>
<pin id="1224" dir="0" index="1" bw="51" slack="0"/>
<pin id="1225" dir="0" index="2" bw="7" slack="0"/>
<pin id="1226" dir="0" index="3" bw="7" slack="0"/>
<pin id="1227" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/8 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_17_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="38" slack="0"/>
<pin id="1234" dir="0" index="1" bw="51" slack="0"/>
<pin id="1235" dir="0" index="2" bw="4" slack="0"/>
<pin id="1236" dir="0" index="3" bw="7" slack="0"/>
<pin id="1237" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln498_4_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="6" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_4/8 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln498_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="4" slack="6"/>
<pin id="1249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/9 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln157_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="49" slack="0"/>
<pin id="1253" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/9 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="eZ_V_2_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="57" slack="0"/>
<pin id="1257" dir="0" index="1" bw="13" slack="0"/>
<pin id="1258" dir="0" index="2" bw="44" slack="1"/>
<pin id="1259" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_2/9 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="lhs_V_4_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="62" slack="0"/>
<pin id="1264" dir="0" index="1" bw="38" slack="1"/>
<pin id="1265" dir="0" index="2" bw="1" slack="0"/>
<pin id="1266" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="zext_ln682_4_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="62" slack="0"/>
<pin id="1271" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_4/9 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="rhs_V_4_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="57" slack="0"/>
<pin id="1275" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/9 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="ret_V_33_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="62" slack="0"/>
<pin id="1279" dir="0" index="1" bw="57" slack="0"/>
<pin id="1280" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/9 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="r_V_6_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="6" slack="1"/>
<pin id="1285" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln1072_3_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="44" slack="1"/>
<pin id="1288" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/9 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="grp_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="44" slack="0"/>
<pin id="1291" dir="0" index="1" bw="6" slack="0"/>
<pin id="1292" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/9 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="zext_ln157_2_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="44" slack="0"/>
<pin id="1297" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/9 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="add_ln657_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="49" slack="0"/>
<pin id="1301" dir="0" index="1" bw="44" slack="0"/>
<pin id="1302" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/9 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="zext_ln157_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="52" slack="0"/>
<pin id="1307" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/10 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="add_ln657_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="52" slack="0"/>
<pin id="1311" dir="0" index="1" bw="56" slack="8"/>
<pin id="1312" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/10 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="zext_ln657_10_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="50" slack="1"/>
<pin id="1316" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_10/10 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="log_sum_V_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="50" slack="0"/>
<pin id="1319" dir="0" index="1" bw="56" slack="0"/>
<pin id="1320" dir="1" index="2" bw="56" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/10 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sext_ln657_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="9" slack="10"/>
<pin id="1325" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/12 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="grp_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="45" slack="0"/>
<pin id="1328" dir="0" index="1" bw="9" slack="0"/>
<pin id="1329" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/12 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="lhs_V_5_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="63" slack="3"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5/12 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="rhs_V_5_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="56" slack="0"/>
<pin id="1337" dir="0" index="1" bw="50" slack="1"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/12 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln682_5_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="56" slack="0"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_5/12 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="ret_V_34_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="63" slack="0"/>
<pin id="1348" dir="0" index="1" bw="56" slack="0"/>
<pin id="1349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/12 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_18_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="39" slack="0"/>
<pin id="1354" dir="0" index="1" bw="64" slack="0"/>
<pin id="1355" dir="0" index="2" bw="6" slack="0"/>
<pin id="1356" dir="0" index="3" bw="7" slack="0"/>
<pin id="1357" dir="1" index="4" bw="39" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="trunc_ln_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="23" slack="0"/>
<pin id="1364" dir="0" index="1" bw="64" slack="0"/>
<pin id="1365" dir="0" index="2" bw="7" slack="0"/>
<pin id="1366" dir="0" index="3" bw="7" slack="0"/>
<pin id="1367" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln1070_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="23" slack="1"/>
<pin id="1374" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/13 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="r_V_25_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="23" slack="0"/>
<pin id="1377" dir="0" index="1" bw="23" slack="0"/>
<pin id="1378" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/13 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="lshr_ln_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="45" slack="0"/>
<pin id="1383" dir="0" index="1" bw="46" slack="0"/>
<pin id="1384" dir="0" index="2" bw="1" slack="0"/>
<pin id="1385" dir="0" index="3" bw="7" slack="0"/>
<pin id="1386" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/13 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sext_ln657_3_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="56" slack="4"/>
<pin id="1393" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_3/14 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="lhs_V_6_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="63" slack="0"/>
<pin id="1396" dir="0" index="1" bw="39" slack="2"/>
<pin id="1397" dir="0" index="2" bw="1" slack="0"/>
<pin id="1398" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/14 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="zext_ln682_6_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="63" slack="0"/>
<pin id="1403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_6/14 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="zext_ln657_11_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="45" slack="1"/>
<pin id="1407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_11/14 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="ret_V_35_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="63" slack="0"/>
<pin id="1410" dir="0" index="1" bw="45" slack="0"/>
<pin id="1411" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/14 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="trunc_ln662_1_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="40" slack="0"/>
<pin id="1416" dir="0" index="1" bw="64" slack="0"/>
<pin id="1417" dir="0" index="2" bw="6" slack="0"/>
<pin id="1418" dir="0" index="3" bw="7" slack="0"/>
<pin id="1419" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln662_1/14 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="sum_V_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="40" slack="0"/>
<pin id="1426" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V/14 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="lhs_V_7_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="0"/>
<pin id="1430" dir="0" index="1" bw="52" slack="1"/>
<pin id="1431" dir="0" index="2" bw="1" slack="0"/>
<pin id="1432" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/14 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="sext_ln682_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="0"/>
<pin id="1437" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/14 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="zext_ln657_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="56" slack="0"/>
<pin id="1441" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/14 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="ret_V_36_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="64" slack="0"/>
<pin id="1445" dir="0" index="1" bw="65" slack="0"/>
<pin id="1446" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/14 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="zext_ln657_1_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="66" slack="0"/>
<pin id="1451" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/14 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln657_2_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="40" slack="0"/>
<pin id="1455" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/14 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="ret_V_37_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="66" slack="0"/>
<pin id="1459" dir="0" index="1" bw="65" slack="0"/>
<pin id="1460" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/14 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="log_base_V_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="43" slack="0"/>
<pin id="1465" dir="0" index="1" bw="67" slack="0"/>
<pin id="1466" dir="0" index="2" bw="6" slack="0"/>
<pin id="1467" dir="0" index="3" bw="8" slack="0"/>
<pin id="1468" dir="1" index="4" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log_base_V/14 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="p_Result_56_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="25" slack="0"/>
<pin id="1475" dir="0" index="1" bw="1" slack="0"/>
<pin id="1476" dir="0" index="2" bw="23" slack="12"/>
<pin id="1477" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_56/14 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="e_frac_V_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="0"/>
<pin id="1482" dir="0" index="1" bw="25" slack="0"/>
<pin id="1483" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/14 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="e_frac_V_2_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="12"/>
<pin id="1488" dir="0" index="1" bw="25" slack="0"/>
<pin id="1489" dir="0" index="2" bw="25" slack="0"/>
<pin id="1490" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/14 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="sext_ln657_1_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="43" slack="1"/>
<pin id="1495" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_1/15 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="sext_ln657_2_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="25" slack="1"/>
<pin id="1498" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_2/15 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="43" slack="0"/>
<pin id="1501" dir="0" index="1" bw="25" slack="0"/>
<pin id="1502" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/15 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="tmp_35_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="0"/>
<pin id="1507" dir="0" index="1" bw="67" slack="0"/>
<pin id="1508" dir="0" index="2" bw="8" slack="0"/>
<pin id="1509" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="ush_1_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="8" slack="0"/>
<pin id="1515" dir="0" index="1" bw="8" slack="15"/>
<pin id="1516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ush_1/17 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="sext_ln1311_2_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="8" slack="0"/>
<pin id="1520" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/17 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="ush_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="15"/>
<pin id="1524" dir="0" index="1" bw="8" slack="0"/>
<pin id="1525" dir="0" index="2" bw="9" slack="15"/>
<pin id="1526" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="sext_ln1311_3_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="9" slack="0"/>
<pin id="1530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/17 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="zext_ln1287_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="9" slack="0"/>
<pin id="1534" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/17 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="r_V_9_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="67" slack="1"/>
<pin id="1538" dir="0" index="1" bw="32" slack="0"/>
<pin id="1539" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_9/17 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="r_V_10_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="67" slack="1"/>
<pin id="1543" dir="0" index="1" bw="32" slack="0"/>
<pin id="1544" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/17 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="select_ln1312_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="15"/>
<pin id="1548" dir="0" index="1" bw="67" slack="0"/>
<pin id="1549" dir="0" index="2" bw="67" slack="0"/>
<pin id="1550" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1312/17 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="m_fix_l_V_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="67" slack="0"/>
<pin id="1555" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_fix_l_V/17 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="sext_ln1311_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="8" slack="1"/>
<pin id="1559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/18 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="zext_ln1253_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="9" slack="1"/>
<pin id="1562" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/18 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="r_V_11_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="66" slack="1"/>
<pin id="1565" dir="0" index="1" bw="32" slack="0"/>
<pin id="1566" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_11/18 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="r_V_12_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="66" slack="1"/>
<pin id="1570" dir="0" index="1" bw="32" slack="0"/>
<pin id="1571" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_12/18 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="r_V_26_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="16"/>
<pin id="1575" dir="0" index="1" bw="66" slack="0"/>
<pin id="1576" dir="0" index="2" bw="66" slack="0"/>
<pin id="1577" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_26/18 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="zext_ln1253_1_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="0"/>
<pin id="1582" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253_1/18 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="r_V_14_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="67" slack="2"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_14/18 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="select_ln581_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="16"/>
<pin id="1591" dir="0" index="1" bw="67" slack="0"/>
<pin id="1592" dir="0" index="2" bw="67" slack="1"/>
<pin id="1593" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln581/18 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="m_fix_V_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="36" slack="0"/>
<pin id="1597" dir="0" index="1" bw="67" slack="0"/>
<pin id="1598" dir="0" index="2" bw="6" slack="0"/>
<pin id="1599" dir="0" index="3" bw="8" slack="0"/>
<pin id="1600" dir="1" index="4" bw="36" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_V/18 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="m_fix_hi_V_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="13" slack="0"/>
<pin id="1607" dir="0" index="1" bw="67" slack="0"/>
<pin id="1608" dir="0" index="2" bw="7" slack="0"/>
<pin id="1609" dir="0" index="3" bw="8" slack="0"/>
<pin id="1610" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/18 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="p_Result_57_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="67" slack="0"/>
<pin id="1618" dir="0" index="2" bw="8" slack="0"/>
<pin id="1619" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_57/18 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="sext_ln1453_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="66" slack="0"/>
<pin id="1625" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1453/18 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="icmp_ln657_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="66" slack="0"/>
<pin id="1629" dir="0" index="1" bw="67" slack="2"/>
<pin id="1630" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/18 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="r_V_15_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="13" slack="1"/>
<pin id="1634" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/19 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="rhs_V_6_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="0"/>
<pin id="1637" dir="0" index="1" bw="1" slack="1"/>
<pin id="1638" dir="0" index="2" bw="15" slack="0"/>
<pin id="1639" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/19 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="sext_ln682_1_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="16" slack="0"/>
<pin id="1644" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/19 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="tmp_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="10" slack="0"/>
<pin id="1648" dir="0" index="1" bw="25" slack="0"/>
<pin id="1649" dir="0" index="2" bw="5" slack="0"/>
<pin id="1650" dir="0" index="3" bw="6" slack="0"/>
<pin id="1651" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="p_Result_38_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="0"/>
<pin id="1657" dir="0" index="1" bw="25" slack="0"/>
<pin id="1658" dir="0" index="2" bw="6" slack="0"/>
<pin id="1659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_38/19 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="trunc_ln805_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="25" slack="0"/>
<pin id="1664" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/19 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="icmp_ln805_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="15" slack="0"/>
<pin id="1667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/19 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="add_ln805_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="10" slack="0"/>
<pin id="1674" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/19 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="select_ln805_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="0"/>
<pin id="1679" dir="0" index="1" bw="10" slack="0"/>
<pin id="1680" dir="0" index="2" bw="10" slack="0"/>
<pin id="1681" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/19 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="r_exp_V_3_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="0"/>
<pin id="1687" dir="0" index="1" bw="10" slack="0"/>
<pin id="1688" dir="0" index="2" bw="10" slack="0"/>
<pin id="1689" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/19 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="r_V_17_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="10" slack="1"/>
<pin id="1695" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17/20 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="r_V_28_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="37" slack="0"/>
<pin id="1698" dir="0" index="1" bw="10" slack="0"/>
<pin id="1699" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/20 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="m_fix_a_V_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="36" slack="0"/>
<pin id="1704" dir="0" index="1" bw="46" slack="0"/>
<pin id="1705" dir="0" index="2" bw="5" slack="0"/>
<pin id="1706" dir="0" index="3" bw="7" slack="0"/>
<pin id="1707" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a_V/20 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="lhs_V_8_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="36" slack="3"/>
<pin id="1714" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/21 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="rhs_V_7_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="36" slack="1"/>
<pin id="1717" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_7/21 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="ret_V_39_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="36" slack="0"/>
<pin id="1720" dir="0" index="1" bw="36" slack="0"/>
<pin id="1721" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_39/21 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="m_diff_hi_V_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="9" slack="0"/>
<pin id="1726" dir="0" index="1" bw="37" slack="0"/>
<pin id="1727" dir="0" index="2" bw="6" slack="0"/>
<pin id="1728" dir="0" index="3" bw="6" slack="0"/>
<pin id="1729" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/21 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="m_diff_lo_V_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="37" slack="0"/>
<pin id="1736" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo_V/21 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="zext_ln498_1_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="9" slack="0"/>
<pin id="1740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/21 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="Z2_ind_V_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="5" slack="0"/>
<pin id="1745" dir="0" index="1" bw="37" slack="0"/>
<pin id="1746" dir="0" index="2" bw="5" slack="0"/>
<pin id="1747" dir="0" index="3" bw="6" slack="0"/>
<pin id="1748" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind_V/21 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="zext_ln498_5_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="5" slack="0"/>
<pin id="1755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_5/21 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="lhs_V_9_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="18" slack="1"/>
<pin id="1760" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9/22 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="rhs_V_8_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="8" slack="0"/>
<pin id="1763" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8/22 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="ret_V_40_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="18" slack="0"/>
<pin id="1767" dir="0" index="1" bw="8" slack="0"/>
<pin id="1768" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/22 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="exp_Z1P_m_1_V_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="18" slack="0"/>
<pin id="1773" dir="0" index="1" bw="19" slack="0"/>
<pin id="1774" dir="0" index="2" bw="1" slack="0"/>
<pin id="1775" dir="0" index="3" bw="6" slack="0"/>
<pin id="1776" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/22 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="exp_Z1_hi_V_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="18" slack="0"/>
<pin id="1783" dir="0" index="1" bw="27" slack="0"/>
<pin id="1784" dir="0" index="2" bw="5" slack="0"/>
<pin id="1785" dir="0" index="3" bw="6" slack="0"/>
<pin id="1786" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/22 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="lhs_V_10_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="27" slack="1"/>
<pin id="1793" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10/23 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="ret_V_41_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="4" slack="0"/>
<pin id="1796" dir="0" index="1" bw="27" slack="0"/>
<pin id="1797" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/23 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="r_V_19_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="18" slack="1"/>
<pin id="1802" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_19/23 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="zext_ln1072_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="18" slack="1"/>
<pin id="1805" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/23 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="lhs_V_11_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="45" slack="0"/>
<pin id="1808" dir="0" index="1" bw="28" slack="1"/>
<pin id="1809" dir="0" index="2" bw="1" slack="0"/>
<pin id="1810" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/24 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="zext_ln657_15_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="36" slack="1"/>
<pin id="1815" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_15/24 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="ret_V_42_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="45" slack="0"/>
<pin id="1818" dir="0" index="1" bw="36" slack="0"/>
<pin id="1819" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/24 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="tmp_33_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="45" slack="0"/>
<pin id="1825" dir="0" index="2" bw="7" slack="0"/>
<pin id="1826" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/24 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="r_exp_V_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="1" slack="0"/>
<pin id="1832" dir="0" index="1" bw="10" slack="5"/>
<pin id="1833" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/24 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="r_exp_V_2_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="1" slack="0"/>
<pin id="1837" dir="0" index="1" bw="10" slack="5"/>
<pin id="1838" dir="0" index="2" bw="10" slack="0"/>
<pin id="1839" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/24 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="tmp_34_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="3" slack="0"/>
<pin id="1844" dir="0" index="1" bw="10" slack="0"/>
<pin id="1845" dir="0" index="2" bw="4" slack="0"/>
<pin id="1846" dir="0" index="3" bw="5" slack="0"/>
<pin id="1847" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/24 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="icmp_ln849_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="3" slack="0"/>
<pin id="1854" dir="0" index="1" bw="1" slack="0"/>
<pin id="1855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/24 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="or_ln657_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="1" slack="6"/>
<pin id="1860" dir="0" index="1" bw="1" slack="0"/>
<pin id="1861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/24 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="xor_ln181_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="8"/>
<pin id="1865" dir="0" index="1" bw="1" slack="0"/>
<pin id="1866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/24 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="icmp_ln853_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="10" slack="0"/>
<pin id="1870" dir="0" index="1" bw="8" slack="0"/>
<pin id="1871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/24 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="tmp_s_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="23" slack="0"/>
<pin id="1876" dir="0" index="1" bw="45" slack="0"/>
<pin id="1877" dir="0" index="2" bw="6" slack="0"/>
<pin id="1878" dir="0" index="3" bw="7" slack="0"/>
<pin id="1879" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="tmp_11_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="23" slack="0"/>
<pin id="1886" dir="0" index="1" bw="45" slack="0"/>
<pin id="1887" dir="0" index="2" bw="6" slack="0"/>
<pin id="1888" dir="0" index="3" bw="7" slack="0"/>
<pin id="1889" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/24 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="tmp_V_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="0"/>
<pin id="1896" dir="0" index="1" bw="23" slack="0"/>
<pin id="1897" dir="0" index="2" bw="23" slack="0"/>
<pin id="1898" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="trunc_ln168_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="10" slack="0"/>
<pin id="1904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/24 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="out_exp_V_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="8" slack="0"/>
<pin id="1908" dir="0" index="1" bw="8" slack="0"/>
<pin id="1909" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/24 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="p_Result_58_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="0"/>
<pin id="1914" dir="0" index="1" bw="1" slack="22"/>
<pin id="1915" dir="0" index="2" bw="8" slack="0"/>
<pin id="1916" dir="0" index="3" bw="23" slack="0"/>
<pin id="1917" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_58/24 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="xor_ln407_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="1" slack="22"/>
<pin id="1923" dir="0" index="1" bw="1" slack="0"/>
<pin id="1924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/24 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="and_ln415_1_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="22"/>
<pin id="1928" dir="0" index="1" bw="1" slack="0"/>
<pin id="1929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/24 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="and_ln371_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="0"/>
<pin id="1933" dir="0" index="1" bw="1" slack="22"/>
<pin id="1934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371/24 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="xor_ln371_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="22"/>
<pin id="1938" dir="0" index="1" bw="1" slack="0"/>
<pin id="1939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/24 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="and_ln371_1_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="1" slack="0"/>
<pin id="1943" dir="0" index="1" bw="1" slack="0"/>
<pin id="1944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371_1/24 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="xor_ln460_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="1" slack="22"/>
<pin id="1949" dir="0" index="1" bw="1" slack="0"/>
<pin id="1950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/24 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="and_ln460_4_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="1" slack="0"/>
<pin id="1954" dir="0" index="1" bw="1" slack="0"/>
<pin id="1955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_4/24 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="and_ln460_5_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="1" slack="0"/>
<pin id="1960" dir="0" index="1" bw="1" slack="22"/>
<pin id="1961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_5/24 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="xor_ln467_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="22"/>
<pin id="1965" dir="0" index="1" bw="1" slack="0"/>
<pin id="1966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/24 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="and_ln467_4_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="1" slack="0"/>
<pin id="1970" dir="0" index="1" bw="1" slack="0"/>
<pin id="1971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_4/24 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="and_ln467_5_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="1" slack="0"/>
<pin id="1976" dir="0" index="1" bw="1" slack="22"/>
<pin id="1977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_5/24 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="and_ln657_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="1" slack="22"/>
<pin id="1981" dir="0" index="1" bw="1" slack="0"/>
<pin id="1982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/24 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="xor_ln657_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="1" slack="22"/>
<pin id="1986" dir="0" index="1" bw="1" slack="0"/>
<pin id="1987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/24 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="and_ln849_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="1" slack="0"/>
<pin id="1991" dir="0" index="1" bw="1" slack="0"/>
<pin id="1992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/24 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="or_ln849_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="1" slack="0"/>
<pin id="1997" dir="0" index="1" bw="1" slack="0"/>
<pin id="1998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849/24 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="tmp91_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="1" slack="0"/>
<pin id="2003" dir="0" index="1" bw="1" slack="0"/>
<pin id="2004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp91/24 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="sel_tmp44_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="1" slack="0"/>
<pin id="2009" dir="0" index="1" bw="1" slack="0"/>
<pin id="2010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp44/24 "/>
</bind>
</comp>

<comp id="2013" class="1004" name="tmp92_fu_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="0"/>
<pin id="2015" dir="0" index="1" bw="1" slack="8"/>
<pin id="2016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp92/24 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="xor_ln657_1_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="1" slack="0"/>
<pin id="2020" dir="0" index="1" bw="1" slack="0"/>
<pin id="2021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657_1/24 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="and_ln657_1_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="1" slack="22"/>
<pin id="2026" dir="0" index="1" bw="1" slack="0"/>
<pin id="2027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657_1/24 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="or_ln849_1_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="1" slack="22"/>
<pin id="2031" dir="0" index="1" bw="1" slack="0"/>
<pin id="2032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_1/24 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="xor_ln849_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="1" slack="0"/>
<pin id="2036" dir="0" index="1" bw="1" slack="0"/>
<pin id="2037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/24 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="or_ln849_2_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="1" slack="0"/>
<pin id="2042" dir="0" index="1" bw="1" slack="0"/>
<pin id="2043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_2/24 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="tmp93_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="1" slack="0"/>
<pin id="2048" dir="0" index="1" bw="1" slack="0"/>
<pin id="2049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp93/24 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="sel_tmp73104_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="1" slack="0"/>
<pin id="2054" dir="0" index="1" bw="1" slack="0"/>
<pin id="2055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp73104/24 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="or_cond_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="1" slack="0"/>
<pin id="2060" dir="0" index="1" bw="1" slack="0"/>
<pin id="2061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/24 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="or_cond95_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="0"/>
<pin id="2066" dir="0" index="1" bw="1" slack="0"/>
<pin id="2067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond95/24 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="or_cond97_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="0"/>
<pin id="2072" dir="0" index="1" bw="1" slack="0"/>
<pin id="2073" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond97/24 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="or_cond99_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="0"/>
<pin id="2078" dir="0" index="1" bw="1" slack="0"/>
<pin id="2079" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond99/24 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="p_Result_52_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="32" slack="0"/>
<pin id="2084" dir="0" index="1" bw="1" slack="23"/>
<pin id="2085" dir="0" index="2" bw="31" slack="0"/>
<pin id="2086" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_52/25 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="p_Result_53_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="32" slack="0"/>
<pin id="2091" dir="0" index="1" bw="1" slack="23"/>
<pin id="2092" dir="0" index="2" bw="24" slack="0"/>
<pin id="2093" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_53/25 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="p_Result_55_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="0"/>
<pin id="2098" dir="0" index="1" bw="1" slack="23"/>
<pin id="2099" dir="0" index="2" bw="1" slack="0"/>
<pin id="2100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_55/25 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="newSel94_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="1"/>
<pin id="2105" dir="0" index="1" bw="32" slack="0"/>
<pin id="2106" dir="0" index="2" bw="32" slack="0"/>
<pin id="2107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel94/25 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="newSel96_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="1" slack="1"/>
<pin id="2112" dir="0" index="1" bw="32" slack="0"/>
<pin id="2113" dir="0" index="2" bw="32" slack="0"/>
<pin id="2114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel96/25 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="newSel98_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="1"/>
<pin id="2119" dir="0" index="1" bw="32" slack="0"/>
<pin id="2120" dir="0" index="2" bw="32" slack="0"/>
<pin id="2121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel98/25 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="newSel100_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="1" slack="1"/>
<pin id="2126" dir="0" index="1" bw="32" slack="0"/>
<pin id="2127" dir="0" index="2" bw="32" slack="1"/>
<pin id="2128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel100/25 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="newSel102_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="1" slack="1"/>
<pin id="2132" dir="0" index="1" bw="32" slack="0"/>
<pin id="2133" dir="0" index="2" bw="32" slack="0"/>
<pin id="2134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel102/25 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="sel_tmp74_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="32" slack="0"/>
<pin id="2139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp74/25 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="select_ln407_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="1" slack="23"/>
<pin id="2143" dir="0" index="1" bw="32" slack="0"/>
<pin id="2144" dir="0" index="2" bw="32" slack="0"/>
<pin id="2145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/25 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="or_ln415_4_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="1" slack="23"/>
<pin id="2150" dir="0" index="1" bw="1" slack="23"/>
<pin id="2151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415_4/25 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="select_ln415_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="1" slack="0"/>
<pin id="2154" dir="0" index="1" bw="32" slack="0"/>
<pin id="2155" dir="0" index="2" bw="32" slack="0"/>
<pin id="2156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln415/25 "/>
</bind>
</comp>

<comp id="2160" class="1007" name="mul_ln682_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="25" slack="0"/>
<pin id="2162" dir="0" index="1" bw="6" slack="0"/>
<pin id="2163" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln682/3 "/>
</bind>
</comp>

<comp id="2167" class="1007" name="grp_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="25" slack="0"/>
<pin id="2169" dir="0" index="1" bw="13" slack="0"/>
<pin id="2170" dir="0" index="2" bw="16" slack="0"/>
<pin id="2171" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_27/19 ret_V_38/19 "/>
</bind>
</comp>

<comp id="2178" class="1007" name="r_V_29_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="18" slack="0"/>
<pin id="2180" dir="0" index="1" bw="18" slack="0"/>
<pin id="2181" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/23 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="exp_read_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="32" slack="1"/>
<pin id="2186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2189" class="1005" name="p_Result_s_reg_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="1" slack="1"/>
<pin id="2191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2195" class="1005" name="tmp_V_5_reg_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="8" slack="1"/>
<pin id="2197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="2202" class="1005" name="tmp_V_6_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="23" slack="1"/>
<pin id="2204" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="tmp_28_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="1" slack="1"/>
<pin id="2212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2216" class="1005" name="pow_reduce_anonymo_12_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="6" slack="1"/>
<pin id="2218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_12 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="pow_reduce_anonymo_13_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="6" slack="1"/>
<pin id="2223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_13 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="p_Result_21_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="12"/>
<pin id="2228" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="p_Result_21 "/>
</bind>
</comp>

<comp id="2231" class="1005" name="tmp_V_7_reg_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="8" slack="15"/>
<pin id="2233" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="2236" class="1005" name="tmp_V_8_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="23" slack="12"/>
<pin id="2238" dir="1" index="1" bw="23" slack="12"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="2241" class="1005" name="m_exp_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="9" slack="15"/>
<pin id="2243" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="2246" class="1005" name="x_is_n1_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="1" slack="22"/>
<pin id="2248" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="2252" class="1005" name="tmp_20_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="1" slack="16"/>
<pin id="2254" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="or_ln407_1_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="1" slack="1"/>
<pin id="2259" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="or_ln407_1 "/>
</bind>
</comp>

<comp id="2264" class="1005" name="icmp_ln415_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="22"/>
<pin id="2266" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="icmp_ln415 "/>
</bind>
</comp>

<comp id="2270" class="1005" name="icmp_ln451_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="1" slack="22"/>
<pin id="2272" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="icmp_ln451 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="r_sign_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="1" slack="22"/>
<pin id="2280" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="2286" class="1005" name="icmp_ln460_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="1" slack="22"/>
<pin id="2288" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="icmp_ln460 "/>
</bind>
</comp>

<comp id="2292" class="1005" name="icmp_ln467_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="1" slack="22"/>
<pin id="2294" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="icmp_ln467 "/>
</bind>
</comp>

<comp id="2298" class="1005" name="b_exp_3_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="9" slack="10"/>
<pin id="2300" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="b_exp_3 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="b_frac_tilde_inverse_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="6" slack="1"/>
<pin id="2305" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="2308" class="1005" name="log_sum_V_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="56" slack="8"/>
<pin id="2310" dir="1" index="1" bw="56" slack="8"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2313" class="1005" name="isNeg_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="1" slack="15"/>
<pin id="2315" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="2320" class="1005" name="mul_ln682_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="25" slack="1"/>
<pin id="2322" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln682 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="a_V_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="4" slack="1"/>
<pin id="2331" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2335" class="1005" name="r_V_22_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="43" slack="1"/>
<pin id="2337" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="p_Val2_28_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="41" slack="1"/>
<pin id="2342" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 "/>
</bind>
</comp>

<comp id="2346" class="1005" name="a_V_1_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="6" slack="1"/>
<pin id="2348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="2352" class="1005" name="tmp_16_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="35" slack="1"/>
<pin id="2354" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2357" class="1005" name="ret_V_31_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="50" slack="2"/>
<pin id="2359" dir="1" index="1" bw="50" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="2362" class="1005" name="r_V_4_reg_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="47" slack="1"/>
<pin id="2364" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="2367" class="1005" name="zext_ln1072_2_reg_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="47" slack="1"/>
<pin id="2369" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_2 "/>
</bind>
</comp>

<comp id="2372" class="1005" name="r_V_23_reg_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="47" slack="1"/>
<pin id="2374" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2377" class="1005" name="p_Val2_35_reg_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="44" slack="1"/>
<pin id="2379" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="pow_reduce_anonymo_15_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="6" slack="1"/>
<pin id="2385" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_15 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="a_V_2_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="6" slack="1"/>
<pin id="2390" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="tmp_17_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="38" slack="1"/>
<pin id="2395" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="pow_reduce_anonymo_16_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="6" slack="1"/>
<pin id="2400" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_16 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="pow_reduce_anonymo_14_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="4" slack="1"/>
<pin id="2405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_14 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="ret_V_33_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="63" slack="3"/>
<pin id="2410" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="r_V_6_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="50" slack="1"/>
<pin id="2415" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="zext_ln1072_3_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="50" slack="1"/>
<pin id="2420" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_3 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="add_ln657_1_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="50" slack="1"/>
<pin id="2425" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657_1 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="log_sum_V_1_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="56" slack="4"/>
<pin id="2430" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="r_V_24_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="50" slack="1"/>
<pin id="2435" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2438" class="1005" name="sext_ln657_reg_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="52" slack="1"/>
<pin id="2440" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="tmp_18_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="39" slack="2"/>
<pin id="2445" dir="1" index="1" bw="39" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2448" class="1005" name="trunc_ln_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="23" slack="1"/>
<pin id="2450" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2453" class="1005" name="Elog2_V_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="52" slack="1"/>
<pin id="2455" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2458" class="1005" name="lshr_ln_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="45" slack="1"/>
<pin id="2460" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="2463" class="1005" name="log_base_V_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="43" slack="1"/>
<pin id="2465" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="log_base_V "/>
</bind>
</comp>

<comp id="2468" class="1005" name="e_frac_V_2_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="25" slack="1"/>
<pin id="2470" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_V_2 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="sext_ln657_1_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="67" slack="1"/>
<pin id="2475" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657_1 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="sext_ln657_2_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="67" slack="1"/>
<pin id="2480" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657_2 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="m_frac_l_V_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="67" slack="1"/>
<pin id="2485" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="2491" class="1005" name="tmp_35_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="1" slack="8"/>
<pin id="2493" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="ush_1_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="8" slack="1"/>
<pin id="2499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="sext_ln1311_3_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="32" slack="1"/>
<pin id="2504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1311_3 "/>
</bind>
</comp>

<comp id="2507" class="1005" name="select_ln1312_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="67" slack="1"/>
<pin id="2509" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1312 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="m_fix_l_V_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="66" slack="1"/>
<pin id="2514" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="2518" class="1005" name="m_fix_V_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="36" slack="3"/>
<pin id="2520" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="m_fix_V "/>
</bind>
</comp>

<comp id="2523" class="1005" name="m_fix_hi_V_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="13" slack="1"/>
<pin id="2525" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="2528" class="1005" name="p_Result_57_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="1" slack="1"/>
<pin id="2530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_57 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="icmp_ln657_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="1" slack="6"/>
<pin id="2535" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="r_exp_V_3_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="10" slack="1"/>
<pin id="2540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="m_fix_a_V_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="36" slack="1"/>
<pin id="2547" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a_V "/>
</bind>
</comp>

<comp id="2550" class="1005" name="m_diff_lo_V_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="18" slack="1"/>
<pin id="2552" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo_V "/>
</bind>
</comp>

<comp id="2555" class="1005" name="pow_reduce_anonymo_17_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="9" slack="1"/>
<pin id="2557" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_17 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="pow_reduce_anonymo_18_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="5" slack="1"/>
<pin id="2562" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_18 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="exp_Z1_V_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="27" slack="1"/>
<pin id="2567" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2570" class="1005" name="exp_Z1P_m_1_V_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="18" slack="1"/>
<pin id="2572" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2575" class="1005" name="exp_Z1_hi_V_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="18" slack="1"/>
<pin id="2577" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2580" class="1005" name="ret_V_41_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="28" slack="1"/>
<pin id="2582" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="r_V_29_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="36" slack="1"/>
<pin id="2587" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="2590" class="1005" name="p_Result_58_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="32" slack="1"/>
<pin id="2592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_58 "/>
</bind>
</comp>

<comp id="2595" class="1005" name="and_ln460_4_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="1" slack="1"/>
<pin id="2597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln460_4 "/>
</bind>
</comp>

<comp id="2600" class="1005" name="sel_tmp44_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="1" slack="1"/>
<pin id="2602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp44 "/>
</bind>
</comp>

<comp id="2605" class="1005" name="or_cond_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="1" slack="1"/>
<pin id="2607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="2610" class="1005" name="or_cond97_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="1" slack="1"/>
<pin id="2612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond97 "/>
</bind>
</comp>

<comp id="2615" class="1005" name="or_cond99_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="1" slack="1"/>
<pin id="2617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="288"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="6" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="290" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="20" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="387" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="387" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="387" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="428"><net_src comp="20" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="387" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="413" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="22" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="437" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="26" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="437" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="448" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="448" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="465" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="487" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="498" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="498" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="448" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="458" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="458" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="520" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="550" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="40" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="550" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="493" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="504" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="566" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="46" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="475" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="50" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="475" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="46" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="437" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="26" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="58" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="629"><net_src comp="60" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="615" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="458" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="44" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="595" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="46" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="647" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="609" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="595" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="515" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="532" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="509" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="481" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="532" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="671" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="46" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="589" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="544" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="560" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="64" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="66" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="719" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="68" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="440" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="46" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="532" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="532" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="440" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="52" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="465" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="54" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="46" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="475" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="42" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="475" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="42" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="475" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="70" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="72" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="471" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="74" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="458" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="795" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="771" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="46" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="777" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="783" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="799" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="807" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="813" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="771" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="589" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="745" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="765" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="52" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="465" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="54" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="849" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="751" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="571" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="739" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="566" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="440" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="863" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="843" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="869" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="857" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="898"><net_src comp="64" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="66" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="887" pin="2"/><net_sink comp="893" pin=2"/></net>

<net id="905"><net_src comp="893" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="68" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="751" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="765" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="566" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="739" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="571" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="440" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="913" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="745" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="849" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="907" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="925" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="64" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="66" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="943" pin="2"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="949" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="68" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="76" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="462" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="963" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="975"><net_src comp="465" pin="2"/><net_sink comp="969" pin=2"/></net>

<net id="981"><net_src comp="52" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="475" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="54" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="990"><net_src comp="78" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="46" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="80" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="998"><net_src comp="82" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="46" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="993" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="984" pin="4"/><net_sink comp="1004" pin=2"/></net>

<net id="1020"><net_src comp="84" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="86" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1022"><net_src comp="88" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1028"><net_src comp="90" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="92" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1036"><net_src comp="1023" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1030" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1051"><net_src comp="94" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="88" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1059"><net_src comp="96" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="98" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1061"><net_src comp="100" pin="0"/><net_sink comp="1053" pin=3"/></net>

<net id="1068"><net_src comp="102" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="98" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1070"><net_src comp="92" pin="0"/><net_sink comp="1062" pin=3"/></net>

<net id="1074"><net_src comp="1053" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="1046" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1062" pin="4"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=2"/></net>

<net id="1088"><net_src comp="104" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1043" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="106" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1094"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1075" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1091" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1116"><net_src comp="1105" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1124"><net_src comp="108" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1126"><net_src comp="110" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1127"><net_src comp="112" pin="0"/><net_sink comp="1118" pin=3"/></net>

<net id="1134"><net_src comp="114" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="1112" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="116" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="112" pin="0"/><net_sink comp="1128" pin=3"/></net>

<net id="1144"><net_src comp="118" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="1112" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1146"><net_src comp="110" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1147"><net_src comp="120" pin="0"/><net_sink comp="1138" pin=3"/></net>

<net id="1153"><net_src comp="122" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="124" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1160"><net_src comp="126" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="92" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1165"><net_src comp="1155" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1148" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1162" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1176" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1196"><net_src comp="128" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="80" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1201"><net_src comp="1191" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1206"><net_src comp="1188" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1214"><net_src comp="130" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="132" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1217"><net_src comp="134" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1221"><net_src comp="1218" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1228"><net_src comp="136" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1202" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1230"><net_src comp="138" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1231"><net_src comp="134" pin="0"/><net_sink comp="1222" pin=3"/></net>

<net id="1238"><net_src comp="140" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="1202" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1240"><net_src comp="132" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1241"><net_src comp="112" pin="0"/><net_sink comp="1232" pin=3"/></net>

<net id="1245"><net_src comp="1222" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1250"><net_src comp="1247" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1254"><net_src comp="329" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1260"><net_src comp="142" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="144" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1267"><net_src comp="146" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="148" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1272"><net_src comp="1262" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="1255" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="1269" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1273" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1293"><net_src comp="1286" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1283" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1298"><net_src comp="342" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1303"><net_src comp="1251" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1295" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1308"><net_src comp="355" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1321"><net_src comp="1314" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1309" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1330"><net_src comp="150" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1323" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1340"><net_src comp="152" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1341"><net_src comp="154" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1345"><net_src comp="1335" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="1332" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1342" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1358"><net_src comp="156" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1360"><net_src comp="88" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1361"><net_src comp="158" pin="0"/><net_sink comp="1352" pin=3"/></net>

<net id="1368"><net_src comp="160" pin="0"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="1346" pin="2"/><net_sink comp="1362" pin=1"/></net>

<net id="1370"><net_src comp="162" pin="0"/><net_sink comp="1362" pin=2"/></net>

<net id="1371"><net_src comp="158" pin="0"/><net_sink comp="1362" pin=3"/></net>

<net id="1379"><net_src comp="1372" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1387"><net_src comp="164" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="1375" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1389"><net_src comp="166" pin="0"/><net_sink comp="1381" pin=2"/></net>

<net id="1390"><net_src comp="168" pin="0"/><net_sink comp="1381" pin=3"/></net>

<net id="1399"><net_src comp="170" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="148" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1404"><net_src comp="1394" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1412"><net_src comp="1401" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="1405" pin="1"/><net_sink comp="1408" pin=1"/></net>

<net id="1420"><net_src comp="172" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="1408" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1422"><net_src comp="88" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1423"><net_src comp="174" pin="0"/><net_sink comp="1414" pin=3"/></net>

<net id="1427"><net_src comp="1414" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1433"><net_src comp="176" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1434"><net_src comp="178" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1438"><net_src comp="1428" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="1391" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1447"><net_src comp="1435" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="1439" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1452"><net_src comp="1443" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="1424" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1449" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1469"><net_src comp="180" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="1457" pin="2"/><net_sink comp="1463" pin=1"/></net>

<net id="1471"><net_src comp="34" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1472"><net_src comp="182" pin="0"/><net_sink comp="1463" pin=3"/></net>

<net id="1478"><net_src comp="184" pin="0"/><net_sink comp="1473" pin=0"/></net>

<net id="1479"><net_src comp="186" pin="0"/><net_sink comp="1473" pin=1"/></net>

<net id="1484"><net_src comp="188" pin="0"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="1473" pin="3"/><net_sink comp="1480" pin=1"/></net>

<net id="1491"><net_src comp="1480" pin="2"/><net_sink comp="1486" pin=1"/></net>

<net id="1492"><net_src comp="1473" pin="3"/><net_sink comp="1486" pin=2"/></net>

<net id="1503"><net_src comp="1493" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="1496" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1510"><net_src comp="190" pin="0"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="1499" pin="2"/><net_sink comp="1505" pin=1"/></net>

<net id="1512"><net_src comp="192" pin="0"/><net_sink comp="1505" pin=2"/></net>

<net id="1517"><net_src comp="194" pin="0"/><net_sink comp="1513" pin=0"/></net>

<net id="1521"><net_src comp="1513" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1527"><net_src comp="1518" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="1531"><net_src comp="1522" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1535"><net_src comp="1528" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1540"><net_src comp="1532" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="1545"><net_src comp="1532" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="1551"><net_src comp="1536" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1552"><net_src comp="1541" pin="2"/><net_sink comp="1546" pin=2"/></net>

<net id="1556"><net_src comp="1546" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1567"><net_src comp="1560" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="1572"><net_src comp="1560" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1578"><net_src comp="1563" pin="2"/><net_sink comp="1573" pin=1"/></net>

<net id="1579"><net_src comp="1568" pin="2"/><net_sink comp="1573" pin=2"/></net>

<net id="1583"><net_src comp="1557" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1588"><net_src comp="1580" pin="1"/><net_sink comp="1584" pin=1"/></net>

<net id="1594"><net_src comp="1584" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1601"><net_src comp="196" pin="0"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="1589" pin="3"/><net_sink comp="1595" pin=1"/></net>

<net id="1603"><net_src comp="28" pin="0"/><net_sink comp="1595" pin=2"/></net>

<net id="1604"><net_src comp="198" pin="0"/><net_sink comp="1595" pin=3"/></net>

<net id="1611"><net_src comp="200" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1612"><net_src comp="1589" pin="3"/><net_sink comp="1605" pin=1"/></net>

<net id="1613"><net_src comp="202" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1614"><net_src comp="198" pin="0"/><net_sink comp="1605" pin=3"/></net>

<net id="1620"><net_src comp="190" pin="0"/><net_sink comp="1615" pin=0"/></net>

<net id="1621"><net_src comp="1589" pin="3"/><net_sink comp="1615" pin=1"/></net>

<net id="1622"><net_src comp="198" pin="0"/><net_sink comp="1615" pin=2"/></net>

<net id="1626"><net_src comp="1573" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1631"><net_src comp="1623" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1640"><net_src comp="206" pin="0"/><net_sink comp="1635" pin=0"/></net>

<net id="1641"><net_src comp="208" pin="0"/><net_sink comp="1635" pin=2"/></net>

<net id="1645"><net_src comp="1635" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1652"><net_src comp="210" pin="0"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="212" pin="0"/><net_sink comp="1646" pin=2"/></net>

<net id="1654"><net_src comp="88" pin="0"/><net_sink comp="1646" pin=3"/></net>

<net id="1660"><net_src comp="94" pin="0"/><net_sink comp="1655" pin=0"/></net>

<net id="1661"><net_src comp="88" pin="0"/><net_sink comp="1655" pin=2"/></net>

<net id="1669"><net_src comp="1662" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="214" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1675"><net_src comp="216" pin="0"/><net_sink comp="1671" pin=0"/></net>

<net id="1676"><net_src comp="1646" pin="4"/><net_sink comp="1671" pin=1"/></net>

<net id="1682"><net_src comp="1665" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1683"><net_src comp="1646" pin="4"/><net_sink comp="1677" pin=1"/></net>

<net id="1684"><net_src comp="1671" pin="2"/><net_sink comp="1677" pin=2"/></net>

<net id="1690"><net_src comp="1655" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1691"><net_src comp="1677" pin="3"/><net_sink comp="1685" pin=1"/></net>

<net id="1692"><net_src comp="1646" pin="4"/><net_sink comp="1685" pin=2"/></net>

<net id="1700"><net_src comp="218" pin="0"/><net_sink comp="1696" pin=0"/></net>

<net id="1701"><net_src comp="1693" pin="1"/><net_sink comp="1696" pin=1"/></net>

<net id="1708"><net_src comp="220" pin="0"/><net_sink comp="1702" pin=0"/></net>

<net id="1709"><net_src comp="1696" pin="2"/><net_sink comp="1702" pin=1"/></net>

<net id="1710"><net_src comp="222" pin="0"/><net_sink comp="1702" pin=2"/></net>

<net id="1711"><net_src comp="138" pin="0"/><net_sink comp="1702" pin=3"/></net>

<net id="1722"><net_src comp="1712" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="1715" pin="1"/><net_sink comp="1718" pin=1"/></net>

<net id="1730"><net_src comp="224" pin="0"/><net_sink comp="1724" pin=0"/></net>

<net id="1731"><net_src comp="1718" pin="2"/><net_sink comp="1724" pin=1"/></net>

<net id="1732"><net_src comp="226" pin="0"/><net_sink comp="1724" pin=2"/></net>

<net id="1733"><net_src comp="228" pin="0"/><net_sink comp="1724" pin=3"/></net>

<net id="1737"><net_src comp="1718" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1741"><net_src comp="1724" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1749"><net_src comp="230" pin="0"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="1718" pin="2"/><net_sink comp="1743" pin=1"/></net>

<net id="1751"><net_src comp="232" pin="0"/><net_sink comp="1743" pin=2"/></net>

<net id="1752"><net_src comp="32" pin="0"/><net_sink comp="1743" pin=3"/></net>

<net id="1756"><net_src comp="1743" pin="4"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1764"><net_src comp="381" pin="3"/><net_sink comp="1761" pin=0"/></net>

<net id="1769"><net_src comp="1758" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1770"><net_src comp="1761" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="1777"><net_src comp="234" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="1765" pin="2"/><net_sink comp="1771" pin=1"/></net>

<net id="1779"><net_src comp="166" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1780"><net_src comp="226" pin="0"/><net_sink comp="1771" pin=3"/></net>

<net id="1787"><net_src comp="236" pin="0"/><net_sink comp="1781" pin=0"/></net>

<net id="1788"><net_src comp="368" pin="3"/><net_sink comp="1781" pin=1"/></net>

<net id="1789"><net_src comp="222" pin="0"/><net_sink comp="1781" pin=2"/></net>

<net id="1790"><net_src comp="228" pin="0"/><net_sink comp="1781" pin=3"/></net>

<net id="1798"><net_src comp="238" pin="0"/><net_sink comp="1794" pin=0"/></net>

<net id="1799"><net_src comp="1791" pin="1"/><net_sink comp="1794" pin=1"/></net>

<net id="1811"><net_src comp="240" pin="0"/><net_sink comp="1806" pin=0"/></net>

<net id="1812"><net_src comp="242" pin="0"/><net_sink comp="1806" pin=2"/></net>

<net id="1820"><net_src comp="1806" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="1813" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1827"><net_src comp="244" pin="0"/><net_sink comp="1822" pin=0"/></net>

<net id="1828"><net_src comp="1816" pin="2"/><net_sink comp="1822" pin=1"/></net>

<net id="1829"><net_src comp="112" pin="0"/><net_sink comp="1822" pin=2"/></net>

<net id="1834"><net_src comp="246" pin="0"/><net_sink comp="1830" pin=0"/></net>

<net id="1840"><net_src comp="1822" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1841"><net_src comp="1830" pin="2"/><net_sink comp="1835" pin=2"/></net>

<net id="1848"><net_src comp="248" pin="0"/><net_sink comp="1842" pin=0"/></net>

<net id="1849"><net_src comp="1835" pin="3"/><net_sink comp="1842" pin=1"/></net>

<net id="1850"><net_src comp="250" pin="0"/><net_sink comp="1842" pin=2"/></net>

<net id="1851"><net_src comp="222" pin="0"/><net_sink comp="1842" pin=3"/></net>

<net id="1856"><net_src comp="1842" pin="4"/><net_sink comp="1852" pin=0"/></net>

<net id="1857"><net_src comp="252" pin="0"/><net_sink comp="1852" pin=1"/></net>

<net id="1862"><net_src comp="1852" pin="2"/><net_sink comp="1858" pin=1"/></net>

<net id="1867"><net_src comp="46" pin="0"/><net_sink comp="1863" pin=1"/></net>

<net id="1872"><net_src comp="1835" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1873"><net_src comp="254" pin="0"/><net_sink comp="1868" pin=1"/></net>

<net id="1880"><net_src comp="256" pin="0"/><net_sink comp="1874" pin=0"/></net>

<net id="1881"><net_src comp="1816" pin="2"/><net_sink comp="1874" pin=1"/></net>

<net id="1882"><net_src comp="258" pin="0"/><net_sink comp="1874" pin=2"/></net>

<net id="1883"><net_src comp="260" pin="0"/><net_sink comp="1874" pin=3"/></net>

<net id="1890"><net_src comp="256" pin="0"/><net_sink comp="1884" pin=0"/></net>

<net id="1891"><net_src comp="1816" pin="2"/><net_sink comp="1884" pin=1"/></net>

<net id="1892"><net_src comp="262" pin="0"/><net_sink comp="1884" pin=2"/></net>

<net id="1893"><net_src comp="264" pin="0"/><net_sink comp="1884" pin=3"/></net>

<net id="1899"><net_src comp="1822" pin="3"/><net_sink comp="1894" pin=0"/></net>

<net id="1900"><net_src comp="1884" pin="4"/><net_sink comp="1894" pin=1"/></net>

<net id="1901"><net_src comp="1874" pin="4"/><net_sink comp="1894" pin=2"/></net>

<net id="1905"><net_src comp="1835" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1910"><net_src comp="194" pin="0"/><net_sink comp="1906" pin=0"/></net>

<net id="1911"><net_src comp="1902" pin="1"/><net_sink comp="1906" pin=1"/></net>

<net id="1918"><net_src comp="266" pin="0"/><net_sink comp="1912" pin=0"/></net>

<net id="1919"><net_src comp="1906" pin="2"/><net_sink comp="1912" pin=2"/></net>

<net id="1920"><net_src comp="1894" pin="3"/><net_sink comp="1912" pin=3"/></net>

<net id="1925"><net_src comp="46" pin="0"/><net_sink comp="1921" pin=1"/></net>

<net id="1930"><net_src comp="1921" pin="2"/><net_sink comp="1926" pin=1"/></net>

<net id="1935"><net_src comp="1926" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1940"><net_src comp="46" pin="0"/><net_sink comp="1936" pin=1"/></net>

<net id="1945"><net_src comp="1926" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1946"><net_src comp="1936" pin="2"/><net_sink comp="1941" pin=1"/></net>

<net id="1951"><net_src comp="46" pin="0"/><net_sink comp="1947" pin=1"/></net>

<net id="1956"><net_src comp="1941" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1957"><net_src comp="1947" pin="2"/><net_sink comp="1952" pin=1"/></net>

<net id="1962"><net_src comp="1941" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1967"><net_src comp="46" pin="0"/><net_sink comp="1963" pin=1"/></net>

<net id="1972"><net_src comp="1958" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1973"><net_src comp="1963" pin="2"/><net_sink comp="1968" pin=1"/></net>

<net id="1978"><net_src comp="1958" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1983"><net_src comp="1858" pin="2"/><net_sink comp="1979" pin=1"/></net>

<net id="1988"><net_src comp="46" pin="0"/><net_sink comp="1984" pin=1"/></net>

<net id="1993"><net_src comp="1852" pin="2"/><net_sink comp="1989" pin=0"/></net>

<net id="1994"><net_src comp="1984" pin="2"/><net_sink comp="1989" pin=1"/></net>

<net id="1999"><net_src comp="1979" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="2000"><net_src comp="1989" pin="2"/><net_sink comp="1995" pin=1"/></net>

<net id="2005"><net_src comp="1995" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2006"><net_src comp="1863" pin="2"/><net_sink comp="2001" pin=1"/></net>

<net id="2011"><net_src comp="2001" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2012"><net_src comp="1974" pin="2"/><net_sink comp="2007" pin=1"/></net>

<net id="2017"><net_src comp="1995" pin="2"/><net_sink comp="2013" pin=0"/></net>

<net id="2022"><net_src comp="1858" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2023"><net_src comp="46" pin="0"/><net_sink comp="2018" pin=1"/></net>

<net id="2028"><net_src comp="2018" pin="2"/><net_sink comp="2024" pin=1"/></net>

<net id="2033"><net_src comp="1852" pin="2"/><net_sink comp="2029" pin=1"/></net>

<net id="2038"><net_src comp="2029" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2039"><net_src comp="46" pin="0"/><net_sink comp="2034" pin=1"/></net>

<net id="2044"><net_src comp="2024" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2045"><net_src comp="2034" pin="2"/><net_sink comp="2040" pin=1"/></net>

<net id="2050"><net_src comp="1868" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2051"><net_src comp="2040" pin="2"/><net_sink comp="2046" pin=1"/></net>

<net id="2056"><net_src comp="2046" pin="2"/><net_sink comp="2052" pin=0"/></net>

<net id="2057"><net_src comp="2013" pin="2"/><net_sink comp="2052" pin=1"/></net>

<net id="2062"><net_src comp="2052" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="1974" pin="2"/><net_sink comp="2058" pin=1"/></net>

<net id="2068"><net_src comp="2007" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2069"><net_src comp="1968" pin="2"/><net_sink comp="2064" pin=1"/></net>

<net id="2074"><net_src comp="1952" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2075"><net_src comp="1931" pin="2"/><net_sink comp="2070" pin=1"/></net>

<net id="2080"><net_src comp="2058" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="2064" pin="2"/><net_sink comp="2076" pin=1"/></net>

<net id="2087"><net_src comp="274" pin="0"/><net_sink comp="2082" pin=0"/></net>

<net id="2088"><net_src comp="276" pin="0"/><net_sink comp="2082" pin=2"/></net>

<net id="2094"><net_src comp="274" pin="0"/><net_sink comp="2089" pin=0"/></net>

<net id="2095"><net_src comp="278" pin="0"/><net_sink comp="2089" pin=2"/></net>

<net id="2101"><net_src comp="274" pin="0"/><net_sink comp="2096" pin=0"/></net>

<net id="2102"><net_src comp="66" pin="0"/><net_sink comp="2096" pin=2"/></net>

<net id="2108"><net_src comp="2089" pin="3"/><net_sink comp="2103" pin=1"/></net>

<net id="2109"><net_src comp="2096" pin="3"/><net_sink comp="2103" pin=2"/></net>

<net id="2115"><net_src comp="2089" pin="3"/><net_sink comp="2110" pin=1"/></net>

<net id="2116"><net_src comp="2082" pin="3"/><net_sink comp="2110" pin=2"/></net>

<net id="2122"><net_src comp="2096" pin="3"/><net_sink comp="2117" pin=1"/></net>

<net id="2123"><net_src comp="2103" pin="3"/><net_sink comp="2117" pin=2"/></net>

<net id="2129"><net_src comp="2110" pin="3"/><net_sink comp="2124" pin=1"/></net>

<net id="2135"><net_src comp="2117" pin="3"/><net_sink comp="2130" pin=1"/></net>

<net id="2136"><net_src comp="2124" pin="3"/><net_sink comp="2130" pin=2"/></net>

<net id="2140"><net_src comp="2130" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2146"><net_src comp="280" pin="0"/><net_sink comp="2141" pin=1"/></net>

<net id="2147"><net_src comp="2137" pin="1"/><net_sink comp="2141" pin=2"/></net>

<net id="2157"><net_src comp="2148" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2158"><net_src comp="2141" pin="3"/><net_sink comp="2152" pin=1"/></net>

<net id="2159"><net_src comp="282" pin="0"/><net_sink comp="2152" pin=2"/></net>

<net id="2164"><net_src comp="1004" pin="3"/><net_sink comp="2160" pin=0"/></net>

<net id="2165"><net_src comp="1011" pin="1"/><net_sink comp="2160" pin=1"/></net>

<net id="2166"><net_src comp="2160" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="2172"><net_src comp="204" pin="0"/><net_sink comp="2167" pin=0"/></net>

<net id="2173"><net_src comp="1632" pin="1"/><net_sink comp="2167" pin=1"/></net>

<net id="2174"><net_src comp="1642" pin="1"/><net_sink comp="2167" pin=2"/></net>

<net id="2175"><net_src comp="2167" pin="3"/><net_sink comp="1646" pin=1"/></net>

<net id="2176"><net_src comp="2167" pin="3"/><net_sink comp="1655" pin=1"/></net>

<net id="2177"><net_src comp="2167" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="2182"><net_src comp="1800" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="2183"><net_src comp="1803" pin="1"/><net_sink comp="2178" pin=1"/></net>

<net id="2187"><net_src comp="284" pin="2"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="2192"><net_src comp="391" pin="3"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="2194"><net_src comp="2189" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="2198"><net_src comp="399" pin="4"/><net_sink comp="2195" pin=0"/></net>

<net id="2199"><net_src comp="2195" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="2200"><net_src comp="2195" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="2201"><net_src comp="2195" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2205"><net_src comp="409" pin="1"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="2207"><net_src comp="2202" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2208"><net_src comp="2202" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="2209"><net_src comp="2202" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="2213"><net_src comp="423" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="2219"><net_src comp="296" pin="3"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="2224"><net_src comp="309" pin="3"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="2229"><net_src comp="440" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2234"><net_src comp="448" pin="4"/><net_sink comp="2231" pin=0"/></net>

<net id="2235"><net_src comp="2231" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="2239"><net_src comp="458" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="1473" pin=2"/></net>

<net id="2244"><net_src comp="475" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1522" pin=2"/></net>

<net id="2249"><net_src comp="515" pin="2"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="2251"><net_src comp="2246" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="2255"><net_src comp="601" pin="3"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2260"><net_src comp="689" pin="2"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="2262"><net_src comp="2257" pin="1"/><net_sink comp="2141" pin=0"/></net>

<net id="2263"><net_src comp="2257" pin="1"/><net_sink comp="2148" pin=0"/></net>

<net id="2267"><net_src comp="733" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="2269"><net_src comp="2264" pin="1"/><net_sink comp="2148" pin=1"/></net>

<net id="2273"><net_src comp="777" pin="2"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="2275"><net_src comp="2270" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="2276"><net_src comp="2270" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2277"><net_src comp="2270" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2281"><net_src comp="837" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="1912" pin=1"/></net>

<net id="2283"><net_src comp="2278" pin="1"/><net_sink comp="2082" pin=1"/></net>

<net id="2284"><net_src comp="2278" pin="1"/><net_sink comp="2089" pin=1"/></net>

<net id="2285"><net_src comp="2278" pin="1"/><net_sink comp="2096" pin=1"/></net>

<net id="2289"><net_src comp="901" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="2291"><net_src comp="2286" pin="1"/><net_sink comp="1958" pin=1"/></net>

<net id="2295"><net_src comp="957" pin="2"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="2297"><net_src comp="2292" pin="1"/><net_sink comp="1974" pin=1"/></net>

<net id="2301"><net_src comp="969" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="2306"><net_src comp="303" pin="3"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="2311"><net_src comp="316" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="2316"><net_src comp="976" pin="3"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="2318"><net_src comp="2313" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="2319"><net_src comp="2313" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2323"><net_src comp="2160" pin="2"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="2325"><net_src comp="2320" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="2326"><net_src comp="2320" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="2327"><net_src comp="2320" pin="1"/><net_sink comp="1053" pin=2"/></net>

<net id="2328"><net_src comp="2320" pin="1"/><net_sink comp="1062" pin=2"/></net>

<net id="2332"><net_src comp="1014" pin="4"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="2334"><net_src comp="2329" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="2338"><net_src comp="1037" pin="2"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="2343"><net_src comp="1118" pin="4"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1148" pin=2"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="2349"><net_src comp="1128" pin="4"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="2351"><net_src comp="2346" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="2355"><net_src comp="1138" pin="4"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="2360"><net_src comp="1170" pin="2"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="2365"><net_src comp="1176" pin="1"/><net_sink comp="2362" pin=0"/></net>

<net id="2366"><net_src comp="2362" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="2370"><net_src comp="1179" pin="1"/><net_sink comp="2367" pin=0"/></net>

<net id="2371"><net_src comp="2367" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="2375"><net_src comp="1182" pin="2"/><net_sink comp="2372" pin=0"/></net>

<net id="2376"><net_src comp="2372" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="2380"><net_src comp="1208" pin="4"/><net_sink comp="2377" pin=0"/></net>

<net id="2381"><net_src comp="2377" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="2382"><net_src comp="2377" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="2386"><net_src comp="322" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="2391"><net_src comp="1222" pin="4"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="2396"><net_src comp="1232" pin="4"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="2401"><net_src comp="335" pin="3"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="2406"><net_src comp="348" pin="3"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="2411"><net_src comp="1277" pin="2"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2416"><net_src comp="1283" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="2421"><net_src comp="1286" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="2426"><net_src comp="1299" pin="2"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="2431"><net_src comp="1317" pin="2"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="2436"><net_src comp="1289" pin="2"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="2441"><net_src comp="1323" pin="1"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="2446"><net_src comp="1352" pin="4"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="2451"><net_src comp="1362" pin="4"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2456"><net_src comp="1326" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="2461"><net_src comp="1381" pin="4"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="2466"><net_src comp="1463" pin="4"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="2471"><net_src comp="1486" pin="3"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2476"><net_src comp="1493" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2481"><net_src comp="1496" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="2486"><net_src comp="1499" pin="2"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="2489"><net_src comp="2483" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="2490"><net_src comp="2483" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="2494"><net_src comp="1505" pin="3"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="2496"><net_src comp="2491" pin="1"/><net_sink comp="2013" pin=1"/></net>

<net id="2500"><net_src comp="1513" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2505"><net_src comp="1528" pin="1"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="2510"><net_src comp="1546" pin="3"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="1589" pin=2"/></net>

<net id="2515"><net_src comp="1553" pin="1"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="2517"><net_src comp="2512" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2521"><net_src comp="1595" pin="4"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="2526"><net_src comp="1605" pin="4"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="2531"><net_src comp="1615" pin="3"/><net_sink comp="2528" pin=0"/></net>

<net id="2532"><net_src comp="2528" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2536"><net_src comp="1627" pin="2"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2541"><net_src comp="1685" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="2543"><net_src comp="2538" pin="1"/><net_sink comp="1830" pin=1"/></net>

<net id="2544"><net_src comp="2538" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="2548"><net_src comp="1702" pin="4"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="2553"><net_src comp="1734" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="2558"><net_src comp="361" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="2563"><net_src comp="374" pin="3"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2568"><net_src comp="368" pin="3"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2573"><net_src comp="1771" pin="4"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2578"><net_src comp="1781" pin="4"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="2583"><net_src comp="1794" pin="2"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="2588"><net_src comp="2178" pin="2"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2593"><net_src comp="1912" pin="4"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="2124" pin=2"/></net>

<net id="2598"><net_src comp="1952" pin="2"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2603"><net_src comp="2007" pin="2"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2608"><net_src comp="2058" pin="2"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="2613"><net_src comp="2070" pin="2"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2618"><net_src comp="2076" pin="2"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="2130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : exp | {1 }
	Port: pow_generic<float> : pow_reduce_anonymo_7 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_6 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_9 | {9 10 }
	Port: pow_generic<float> : pow_reduce_anonymo_10 | {8 9 }
	Port: pow_generic<float> : pow_reduce_anonymo_8 | {8 9 }
	Port: pow_generic<float> : pow_reduce_anonymo_11 | {21 22 }
	Port: pow_generic<float> : pow_reduce_anonymo | {21 22 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V_5 : 1
		tmp_V_6 : 1
		index0_V : 1
		tmp_28 : 1
		zext_ln498 : 2
		pow_reduce_anonymo_12 : 3
		b_frac_tilde_inverse : 4
		pow_reduce_anonymo_13 : 3
		log_sum_V : 4
	State 2
		p_Result_21 : 1
		tmp_V_7 : 1
		tmp_V_8 : 1
		b_exp : 1
		zext_ln339_1 : 2
		m_exp : 3
		icmp_ln833 : 2
		icmp_ln369 : 2
		and_ln369 : 3
		x_is_p1 : 3
		x_is_n1 : 3
		icmp_ln833_4 : 2
		icmp_ln833_5 : 2
		and_ln18 : 3
		icmp_ln837 : 2
		and_ln18_1 : 3
		and_ln18_2 : 1
		and_ln18_3 : 1
		or_ln386 : 1
		or_ln386_1 : 1
		xor_ln386 : 1
		icmp_ln401 : 4
		tmp_20 : 4
		xor_ln402 : 5
		tmp_21 : 1
		add_ln601 : 2
		zext_ln601 : 3
		lshr_ln601 : 4
		p_Result_50 : 5
		icmp_ln833_3 : 5
		xor_ln401 : 5
		and_ln402 : 6
		and_ln402_1 : 6
		or_ln401 : 6
		and_ln407 : 3
		or_ln407 : 3
		or_ln407_1 : 3
		or_ln415 : 6
		xor_ln415 : 6
		and_ln415 : 6
		or_ln415_3 : 6
		or_ln415_2 : 6
		or_ln415_1 : 6
		icmp_ln415 : 7
		xor_ln936_1 : 2
		y_is_pinf : 3
		y_is_ninf : 3
		tmp_22 : 2
		xor_ln445 : 3
		icmp_ln450 : 4
		icmp_ln451 : 4
		icmp_ln451_1 : 4
		sub_ln745 : 3
		sext_ln745 : 4
		p_Result_51 : 5
		xor_ln450 : 5
		and_ln451 : 5
		and_ln451_1 : 6
		and_ln451_2 : 6
		or_ln450 : 6
		r_sign : 6
		and_ln460 : 3
		tmp_23 : 2
		and_ln460_1 : 3
		and_ln460_2 : 2
		and_ln460_3 : 2
		or_ln460 : 3
		or_ln460_1 : 3
		or_ln460_2 : 3
		or_ln460_3 : 3
		icmp_ln460 : 4
		and_ln467 : 3
		and_ln467_1 : 2
		and_ln467_2 : 1
		or_ln467 : 2
		and_ln467_3 : 3
		or_ln467_1 : 3
		or_ln467_3 : 3
		or_ln467_2 : 3
		icmp_ln467 : 4
		b_exp_1 : 1
		b_exp_3 : 2
		isNeg : 4
	State 3
		r_V_21 : 1
		b_frac_V_1 : 2
		mul_ln682 : 3
		a_V : 4
	State 4
		zext_ln1072_1 : 1
		r_V_22 : 2
	State 5
		zext_ln1287_2 : 1
		eZ_V : 2
		lhs_V : 1
		zext_ln682_1 : 2
		rhs_V : 3
		ret_V : 4
		lhs_V_1 : 5
		ret_V_30 : 6
		p_Val2_28 : 7
		a_V_1 : 7
		tmp_16 : 7
	State 6
		zext_ln682_2 : 1
		rhs_V_2 : 1
		ret_V_31 : 2
		r_V_23 : 1
	State 7
	State 8
		zext_ln682_3 : 1
		ret_V_32 : 2
		p_Val2_35 : 3
		pow_reduce_anonymo_15 : 1
		p_Val2_34 : 2
		a_V_2 : 3
		tmp_17 : 3
		zext_ln498_4 : 4
		pow_reduce_anonymo_16 : 5
		p_Val2_41 : 6
	State 9
		pow_reduce_anonymo_14 : 1
		p_Val2_27 : 2
		zext_ln157_1 : 1
		zext_ln682_4 : 1
		rhs_V_4 : 1
		ret_V_33 : 2
		r_V_24 : 1
		zext_ln157_2 : 1
		add_ln657_1 : 2
	State 10
		zext_ln157 : 1
		add_ln657 : 2
		log_sum_V_1 : 3
	State 11
	State 12
		Elog2_V : 1
		zext_ln682_5 : 1
		ret_V_34 : 2
		tmp_18 : 3
		trunc_ln : 3
	State 13
		r_V_25 : 1
		lshr_ln : 2
	State 14
		zext_ln682_6 : 1
		ret_V_35 : 2
		trunc_ln662_1 : 3
		sum_V : 4
		sext_ln682 : 1
		zext_ln657 : 1
		ret_V_36 : 2
		zext_ln657_1 : 3
		zext_ln657_2 : 5
		ret_V_37 : 6
		log_base_V : 7
		e_frac_V : 1
		e_frac_V_2 : 2
	State 15
		m_frac_l_V : 1
	State 16
		tmp_35 : 1
	State 17
		sext_ln1311_2 : 1
		ush : 2
		sext_ln1311_3 : 3
		zext_ln1287 : 4
		r_V_9 : 5
		r_V_10 : 5
		select_ln1312 : 6
		m_fix_l_V : 7
	State 18
		r_V_11 : 1
		r_V_12 : 1
		r_V_26 : 2
		zext_ln1253_1 : 1
		r_V_14 : 2
		select_ln581 : 3
		m_fix_V : 4
		m_fix_hi_V : 4
		p_Result_57 : 4
		sext_ln1453 : 3
		icmp_ln657 : 4
	State 19
		r_V_27 : 1
		sext_ln682_1 : 1
		ret_V_38 : 2
		tmp : 3
		p_Result_38 : 3
		trunc_ln805 : 3
		icmp_ln805 : 4
		add_ln805 : 4
		select_ln805 : 5
		r_exp_V_3 : 6
	State 20
		r_V_28 : 1
		m_fix_a_V : 2
	State 21
		ret_V_39 : 1
		m_diff_hi_V : 2
		m_diff_lo_V : 2
		zext_ln498_1 : 3
		pow_reduce_anonymo_17 : 4
		exp_Z1_V : 5
		Z2_ind_V : 2
		zext_ln498_5 : 3
		pow_reduce_anonymo_18 : 4
		p_Val2_58 : 5
	State 22
		rhs_V_8 : 1
		ret_V_40 : 2
		exp_Z1P_m_1_V : 3
		exp_Z1_hi_V : 1
	State 23
		ret_V_41 : 1
		r_V_29 : 1
	State 24
		ret_V_42 : 1
		tmp_33 : 2
		r_exp_V_2 : 3
		tmp_34 : 4
		icmp_ln849 : 5
		or_ln657 : 6
		icmp_ln853 : 4
		tmp_s : 2
		tmp_11 : 2
		tmp_V : 3
		trunc_ln168 : 4
		out_exp_V : 5
		p_Result_58 : 6
		and_ln657 : 6
		and_ln849 : 6
		or_ln849 : 6
		tmp91 : 6
		sel_tmp44 : 6
		tmp92 : 6
		xor_ln657_1 : 6
		and_ln657_1 : 6
		or_ln849_1 : 6
		xor_ln849 : 6
		or_ln849_2 : 6
		tmp93 : 6
		sel_tmp73104 : 6
		or_cond : 6
		or_cond95 : 6
		or_cond99 : 6
	State 25
		newSel94 : 1
		newSel96 : 1
		newSel98 : 2
		newSel100 : 2
		newSel102 : 3
		sel_tmp74 : 4
		select_ln407 : 5
		select_ln415 : 6
		ret_ln690 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |     r_V_22_fu_1037    |    0    |    0    |    28   |
|          |      grp_fu_1182      |    2    |   201   |    85   |
|          |      grp_fu_1289      |    2    |   254   |   207   |
|          |      grp_fu_1326      |    3    |   217   |    77   |
|    mul   |     r_V_25_fu_1375    |    2    |    0    |    33   |
|          |      grp_fu_1499      |    3    |   219   |   149   |
|          |     r_V_28_fu_1696    |    2    |    0    |    26   |
|          |   mul_ln682_fu_2160   |    1    |    0    |    0    |
|          |     r_V_29_fu_2178    |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      b_exp_fu_465     |    0    |    0    |    15   |
|          |      m_exp_fu_475     |    0    |    0    |    15   |
|          |    add_ln601_fu_625   |    0    |    0    |    15   |
|          |     b_exp_1_fu_963    |    0    |    0    |    15   |
|          |     ret_V_fu_1099     |    0    |    0    |    51   |
|          |    ret_V_31_fu_1170   |    0    |    0    |    56   |
|          |    ret_V_33_fu_1277   |    0    |    0    |    69   |
|          |  add_ln657_1_fu_1299  |    0    |    0    |    56   |
|    add   |   add_ln657_fu_1309   |    0    |    0    |    56   |
|          |  log_sum_V_1_fu_1317  |    0    |    0    |    56   |
|          |    ret_V_36_fu_1443   |    0    |    0    |    72   |
|          |    ret_V_37_fu_1457   |    0    |    0    |    73   |
|          |   add_ln805_fu_1671   |    0    |    0    |    14   |
|          |    ret_V_40_fu_1765   |    0    |    0    |    25   |
|          |    ret_V_41_fu_1794   |    0    |    0    |    34   |
|          |    ret_V_42_fu_1816   |    0    |    0    |    52   |
|          |    r_exp_V_fu_1830    |    0    |    0    |    14   |
|          |   out_exp_V_fu_1906   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |     b_exp_3_fu_969    |    0    |    0    |    9    |
|          |   b_frac_V_1_fu_1004  |    0    |    0    |    25   |
|          |      eZ_V_fu_1075     |    0    |    0    |    44   |
|          |   e_frac_V_2_fu_1486  |    0    |    0    |    25   |
|          |      ush_fu_1522      |    0    |    0    |    9    |
|          | select_ln1312_fu_1546 |    0    |    0    |    67   |
|          |     r_V_26_fu_1573    |    0    |    0    |    66   |
|          |  select_ln581_fu_1589 |    0    |    0    |    67   |
|          |  select_ln805_fu_1677 |    0    |    0    |    10   |
|  select  |   r_exp_V_3_fu_1685   |    0    |    0    |    10   |
|          |   r_exp_V_2_fu_1835   |    0    |    0    |    10   |
|          |     tmp_V_fu_1894     |    0    |    0    |    23   |
|          |    newSel94_fu_2103   |    0    |    0    |    32   |
|          |    newSel96_fu_2110   |    0    |    0    |    32   |
|          |    newSel98_fu_2117   |    0    |    0    |    32   |
|          |   newSel100_fu_2124   |    0    |    0    |    32   |
|          |   newSel102_fu_2130   |    0    |    0    |    32   |
|          |  select_ln407_fu_2141 |    0    |    0    |    32   |
|          |  select_ln415_fu_2152 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |     r_V_9_fu_1536     |    0    |    0    |   195   |
|   ashr   |     r_V_12_fu_1568    |    0    |    0    |   191   |
|          |     r_V_14_fu_1584    |    0    |    0    |   195   |
|----------|-----------------------|---------|---------|---------|
|    shl   |     r_V_10_fu_1541    |    0    |    0    |   195   |
|          |     r_V_11_fu_1563    |    0    |    0    |   191   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln745_fu_789   |    0    |    0    |    15   |
|          |    ret_V_30_fu_1112   |    0    |    0    |    52   |
|          |    ret_V_32_fu_1202   |    0    |    0    |    57   |
|    sub   |    ret_V_34_fu_1346   |    0    |    0    |    70   |
|          |    ret_V_35_fu_1408   |    0    |    0    |    70   |
|          |    e_frac_V_fu_1480   |    0    |    0    |    32   |
|          |     ush_1_fu_1513     |    0    |    0    |    15   |
|          |    ret_V_39_fu_1718   |    0    |    0    |    43   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln833_fu_481   |    0    |    0    |    11   |
|          |   icmp_ln369_fu_487   |    0    |    0    |    13   |
|          |  icmp_ln833_1_fu_493  |    0    |    0    |    18   |
|          |  icmp_ln833_4_fu_520  |    0    |    0    |    11   |
|          |  icmp_ln833_5_fu_526  |    0    |    0    |    18   |
|          |   icmp_ln837_fu_538   |    0    |    0    |    18   |
|          |  icmp_ln833_6_fu_550  |    0    |    0    |    11   |
|          |  icmp_ln837_1_fu_555  |    0    |    0    |    18   |
|          |  icmp_ln833_2_fu_566  |    0    |    0    |    11   |
|          |   icmp_ln401_fu_595   |    0    |    0    |    13   |
|   icmp   |  icmp_ln833_3_fu_647  |    0    |    0    |    18   |
|          |   icmp_ln415_fu_733   |    0    |    0    |    18   |
|          |   icmp_ln450_fu_771   |    0    |    0    |    13   |
|          |   icmp_ln451_fu_777   |    0    |    0    |    13   |
|          |  icmp_ln451_1_fu_783  |    0    |    0    |    13   |
|          |   icmp_ln460_fu_901   |    0    |    0    |    18   |
|          |   icmp_ln467_fu_957   |    0    |    0    |    18   |
|          |   icmp_ln657_fu_1627  |    0    |    0    |    50   |
|          |   icmp_ln805_fu_1665  |    0    |    0    |    13   |
|          |   icmp_ln849_fu_1852  |    0    |    0    |    9    |
|          |   icmp_ln853_fu_1868  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln369_fu_498   |    0    |    0    |    2    |
|          |     x_is_p1_fu_509    |    0    |    0    |    2    |
|          |     x_is_n1_fu_515    |    0    |    0    |    2    |
|          |    and_ln18_fu_532    |    0    |    0    |    2    |
|          |   and_ln18_1_fu_544   |    0    |    0    |    2    |
|          |   and_ln18_2_fu_560   |    0    |    0    |    2    |
|          |   and_ln18_3_fu_571   |    0    |    0    |    2    |
|          |   p_Result_50_fu_641  |    0    |    0    |    23   |
|          |    and_ln402_fu_659   |    0    |    0    |    2    |
|          |   and_ln402_1_fu_665  |    0    |    0    |    2    |
|          |    and_ln407_fu_677   |    0    |    0    |    2    |
|          |    and_ln415_fu_707   |    0    |    0    |    2    |
|          |    y_is_pinf_fu_745   |    0    |    0    |    2    |
|          |    y_is_ninf_fu_751   |    0    |    0    |    2    |
|          |    and_ln451_fu_813   |    0    |    0    |    2    |
|          |   and_ln451_1_fu_819  |    0    |    0    |    2    |
|          |   and_ln451_2_fu_825  |    0    |    0    |    2    |
|          |     r_sign_fu_837     |    0    |    0    |    2    |
|          |    and_ln460_fu_843   |    0    |    0    |    2    |
|          |   and_ln460_1_fu_857  |    0    |    0    |    2    |
|    and   |   and_ln460_2_fu_863  |    0    |    0    |    2    |
|          |   and_ln460_3_fu_869  |    0    |    0    |    2    |
|          |    and_ln467_fu_907   |    0    |    0    |    2    |
|          |   and_ln467_1_fu_913  |    0    |    0    |    2    |
|          |   and_ln467_2_fu_919  |    0    |    0    |    2    |
|          |   and_ln467_3_fu_931  |    0    |    0    |    2    |
|          |  and_ln415_1_fu_1926  |    0    |    0    |    2    |
|          |   and_ln371_fu_1931   |    0    |    0    |    2    |
|          |  and_ln371_1_fu_1941  |    0    |    0    |    2    |
|          |  and_ln460_4_fu_1952  |    0    |    0    |    2    |
|          |  and_ln460_5_fu_1958  |    0    |    0    |    2    |
|          |  and_ln467_4_fu_1968  |    0    |    0    |    2    |
|          |  and_ln467_5_fu_1974  |    0    |    0    |    2    |
|          |   and_ln657_fu_1979   |    0    |    0    |    2    |
|          |   and_ln849_fu_1989   |    0    |    0    |    2    |
|          |     tmp91_fu_2001     |    0    |    0    |    2    |
|          |   sel_tmp44_fu_2007   |    0    |    0    |    2    |
|          |     tmp92_fu_2013     |    0    |    0    |    2    |
|          |  and_ln657_1_fu_2024  |    0    |    0    |    2    |
|          |     tmp93_fu_2046     |    0    |    0    |    2    |
|          |    or_cond_fu_2058    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln386_fu_577    |    0    |    0    |    2    |
|          |   or_ln386_1_fu_583   |    0    |    0    |    2    |
|          |    or_ln401_fu_671    |    0    |    0    |    2    |
|          |    or_ln407_fu_683    |    0    |    0    |    2    |
|          |   or_ln407_1_fu_689   |    0    |    0    |    2    |
|          |    or_ln415_fu_695    |    0    |    0    |    2    |
|          |   or_ln415_3_fu_713   |    0    |    0    |    2    |
|          |   or_ln415_2_fu_719   |    0    |    0    |    2    |
|          |    or_ln450_fu_831    |    0    |    0    |    2    |
|          |    or_ln460_fu_875    |    0    |    0    |    2    |
|          |   or_ln460_1_fu_881   |    0    |    0    |    2    |
|    or    |   or_ln460_2_fu_887   |    0    |    0    |    2    |
|          |    or_ln467_fu_925    |    0    |    0    |    2    |
|          |   or_ln467_1_fu_937   |    0    |    0    |    2    |
|          |   or_ln467_3_fu_943   |    0    |    0    |    2    |
|          |    or_ln657_fu_1858   |    0    |    0    |    2    |
|          |    or_ln849_fu_1995   |    0    |    0    |    2    |
|          |   or_ln849_1_fu_2029  |    0    |    0    |    2    |
|          |   or_ln849_2_fu_2040  |    0    |    0    |    2    |
|          |  sel_tmp73104_fu_2052 |    0    |    0    |    2    |
|          |   or_cond95_fu_2064   |    0    |    0    |    2    |
|          |   or_cond97_fu_2070   |    0    |    0    |    2    |
|          |   or_cond99_fu_2076   |    0    |    0    |    2    |
|          |   or_ln415_4_fu_2148  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln936_fu_504   |    0    |    0    |    2    |
|          |    xor_ln386_fu_589   |    0    |    0    |    2    |
|          |    xor_ln402_fu_609   |    0    |    0    |    2    |
|          |    xor_ln401_fu_653   |    0    |    0    |    2    |
|          |    xor_ln415_fu_701   |    0    |    0    |    2    |
|          |   xor_ln936_1_fu_739  |    0    |    0    |    2    |
|          |    xor_ln445_fu_765   |    0    |    0    |    2    |
|    xor   |    xor_ln450_fu_807   |    0    |    0    |    2    |
|          |   xor_ln181_fu_1863   |    0    |    0    |    2    |
|          |   xor_ln407_fu_1921   |    0    |    0    |    2    |
|          |   xor_ln371_fu_1936   |    0    |    0    |    2    |
|          |   xor_ln460_fu_1947   |    0    |    0    |    2    |
|          |   xor_ln467_fu_1963   |    0    |    0    |    2    |
|          |   xor_ln657_fu_1984   |    0    |    0    |    2    |
|          |  xor_ln657_1_fu_2018  |    0    |    0    |    2    |
|          |   xor_ln849_fu_2034   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   lshr   |   lshr_ln601_fu_635   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_2167      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |  exp_read_read_fu_284 |    0    |    0    |    0    |
|          | base_read_read_fu_290 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_391   |    0    |    0    |    0    |
|          |     tmp_28_fu_423     |    0    |    0    |    0    |
|          |   p_Result_21_fu_440  |    0    |    0    |    0    |
|          |     tmp_20_fu_601     |    0    |    0    |    0    |
|          |     tmp_22_fu_757     |    0    |    0    |    0    |
|          |   p_Result_51_fu_799  |    0    |    0    |    0    |
| bitselect|     tmp_23_fu_849     |    0    |    0    |    0    |
|          |      isNeg_fu_976     |    0    |    0    |    0    |
|          |     tmp_29_fu_1046    |    0    |    0    |    0    |
|          |     tmp_35_fu_1505    |    0    |    0    |    0    |
|          |  p_Result_57_fu_1615  |    0    |    0    |    0    |
|          |  p_Result_38_fu_1655  |    0    |    0    |    0    |
|          |     tmp_33_fu_1822    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_V_5_fu_399    |    0    |    0    |    0    |
|          |    index0_V_fu_413    |    0    |    0    |    0    |
|          |     tmp_V_7_fu_448    |    0    |    0    |    0    |
|          |     tmp_21_fu_615     |    0    |    0    |    0    |
|          |      a_V_fu_1014      |    0    |    0    |    0    |
|          |   p_Val2_28_fu_1118   |    0    |    0    |    0    |
|          |     a_V_1_fu_1128     |    0    |    0    |    0    |
|          |     tmp_16_fu_1138    |    0    |    0    |    0    |
|          |   p_Val2_35_fu_1208   |    0    |    0    |    0    |
|          |     a_V_2_fu_1222     |    0    |    0    |    0    |
|          |     tmp_17_fu_1232    |    0    |    0    |    0    |
|          |     tmp_18_fu_1352    |    0    |    0    |    0    |
|          |    trunc_ln_fu_1362   |    0    |    0    |    0    |
|partselect|    lshr_ln_fu_1381    |    0    |    0    |    0    |
|          | trunc_ln662_1_fu_1414 |    0    |    0    |    0    |
|          |   log_base_V_fu_1463  |    0    |    0    |    0    |
|          |    m_fix_V_fu_1595    |    0    |    0    |    0    |
|          |   m_fix_hi_V_fu_1605  |    0    |    0    |    0    |
|          |      tmp_fu_1646      |    0    |    0    |    0    |
|          |   m_fix_a_V_fu_1702   |    0    |    0    |    0    |
|          |  m_diff_hi_V_fu_1724  |    0    |    0    |    0    |
|          |    Z2_ind_V_fu_1743   |    0    |    0    |    0    |
|          | exp_Z1P_m_1_V_fu_1771 |    0    |    0    |    0    |
|          |  exp_Z1_hi_V_fu_1781  |    0    |    0    |    0    |
|          |     tmp_34_fu_1842    |    0    |    0    |    0    |
|          |     tmp_s_fu_1874     |    0    |    0    |    0    |
|          |     tmp_11_fu_1884    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_V_6_fu_409    |    0    |    0    |    0    |
|          |     tmp_V_8_fu_458    |    0    |    0    |    0    |
|          |  trunc_ln657_fu_1043  |    0    |    0    |    0    |
|   trunc  |   m_fix_l_V_fu_1553   |    0    |    0    |    0    |
|          |  trunc_ln805_fu_1662  |    0    |    0    |    0    |
|          |  m_diff_lo_V_fu_1734  |    0    |    0    |    0    |
|          |  trunc_ln168_fu_1902  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln498_fu_431   |    0    |    0    |    0    |
|          |   zext_ln339_fu_462   |    0    |    0    |    0    |
|          |  zext_ln339_1_fu_471  |    0    |    0    |    0    |
|          |   zext_ln601_fu_631   |    0    |    0    |    0    |
|          |     r_V_21_fu_1000    |    0    |    0    |    0    |
|          |   zext_ln682_fu_1011  |    0    |    0    |    0    |
|          |      r_V_fu_1030      |    0    |    0    |    0    |
|          | zext_ln1072_1_fu_1033 |    0    |    0    |    0    |
|          | zext_ln1287_2_fu_1071 |    0    |    0    |    0    |
|          |  zext_ln682_1_fu_1091 |    0    |    0    |    0    |
|          |     rhs_V_fu_1095     |    0    |    0    |    0    |
|          |    lhs_V_1_fu_1105    |    0    |    0    |    0    |
|          |    rhs_V_1_fu_1109    |    0    |    0    |    0    |
|          |  zext_ln682_2_fu_1162 |    0    |    0    |    0    |
|          |    rhs_V_2_fu_1166    |    0    |    0    |    0    |
|          |     r_V_4_fu_1176     |    0    |    0    |    0    |
|          | zext_ln1072_2_fu_1179 |    0    |    0    |    0    |
|          |    lhs_V_3_fu_1188    |    0    |    0    |    0    |
|          |  zext_ln682_3_fu_1198 |    0    |    0    |    0    |
|          |  zext_ln498_3_fu_1218 |    0    |    0    |    0    |
|          |  zext_ln498_4_fu_1242 |    0    |    0    |    0    |
|          |  zext_ln498_2_fu_1247 |    0    |    0    |    0    |
|          |  zext_ln157_1_fu_1251 |    0    |    0    |    0    |
|          |  zext_ln682_4_fu_1269 |    0    |    0    |    0    |
|   zext   |    rhs_V_4_fu_1273    |    0    |    0    |    0    |
|          |     r_V_6_fu_1283     |    0    |    0    |    0    |
|          | zext_ln1072_3_fu_1286 |    0    |    0    |    0    |
|          |  zext_ln157_2_fu_1295 |    0    |    0    |    0    |
|          |   zext_ln157_fu_1305  |    0    |    0    |    0    |
|          | zext_ln657_10_fu_1314 |    0    |    0    |    0    |
|          |    lhs_V_5_fu_1332    |    0    |    0    |    0    |
|          |  zext_ln682_5_fu_1342 |    0    |    0    |    0    |
|          |  zext_ln1070_fu_1372  |    0    |    0    |    0    |
|          |  zext_ln682_6_fu_1401 |    0    |    0    |    0    |
|          | zext_ln657_11_fu_1405 |    0    |    0    |    0    |
|          |   zext_ln657_fu_1439  |    0    |    0    |    0    |
|          |  zext_ln657_1_fu_1449 |    0    |    0    |    0    |
|          |  zext_ln657_2_fu_1453 |    0    |    0    |    0    |
|          |  zext_ln1287_fu_1532  |    0    |    0    |    0    |
|          |  zext_ln1253_fu_1560  |    0    |    0    |    0    |
|          | zext_ln1253_1_fu_1580 |    0    |    0    |    0    |
|          |  zext_ln498_1_fu_1738 |    0    |    0    |    0    |
|          |  zext_ln498_5_fu_1753 |    0    |    0    |    0    |
|          |    lhs_V_9_fu_1758    |    0    |    0    |    0    |
|          |    rhs_V_8_fu_1761    |    0    |    0    |    0    |
|          |    lhs_V_10_fu_1791   |    0    |    0    |    0    |
|          |     r_V_19_fu_1800    |    0    |    0    |    0    |
|          |  zext_ln1072_fu_1803  |    0    |    0    |    0    |
|          | zext_ln657_15_fu_1813 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   or_ln415_1_fu_725   |    0    |    0    |    0    |
|          |   or_ln460_3_fu_893   |    0    |    0    |    0    |
|          |   or_ln467_2_fu_949   |    0    |    0    |    0    |
|          |   p_Result_54_fu_984  |    0    |    0    |    0    |
|          |      r_V_s_fu_993     |    0    |    0    |    0    |
|          |      z1_V_fu_1023     |    0    |    0    |    0    |
|          |       sf_fu_1053      |    0    |    0    |    0    |
|          |     tmp_15_fu_1062    |    0    |    0    |    0    |
|          |     lhs_V_fu_1083     |    0    |    0    |    0    |
|          |     eZ_V_1_fu_1148    |    0    |    0    |    0    |
|          |    lhs_V_2_fu_1155    |    0    |    0    |    0    |
|bitconcatenate|    rhs_V_3_fu_1191    |    0    |    0    |    0    |
|          |     eZ_V_2_fu_1255    |    0    |    0    |    0    |
|          |    lhs_V_4_fu_1262    |    0    |    0    |    0    |
|          |    rhs_V_5_fu_1335    |    0    |    0    |    0    |
|          |    lhs_V_6_fu_1394    |    0    |    0    |    0    |
|          |    lhs_V_7_fu_1428    |    0    |    0    |    0    |
|          |  p_Result_56_fu_1473  |    0    |    0    |    0    |
|          |    rhs_V_6_fu_1635    |    0    |    0    |    0    |
|          |    lhs_V_11_fu_1806   |    0    |    0    |    0    |
|          |  p_Result_58_fu_1912  |    0    |    0    |    0    |
|          |  p_Result_52_fu_2082  |    0    |    0    |    0    |
|          |  p_Result_53_fu_2089  |    0    |    0    |    0    |
|          |  p_Result_55_fu_2096  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln745_fu_795   |    0    |    0    |    0    |
|          |   sext_ln657_fu_1323  |    0    |    0    |    0    |
|          |  sext_ln657_3_fu_1391 |    0    |    0    |    0    |
|          |     sum_V_fu_1424     |    0    |    0    |    0    |
|          |   sext_ln682_fu_1435  |    0    |    0    |    0    |
|          |  sext_ln657_1_fu_1493 |    0    |    0    |    0    |
|          |  sext_ln657_2_fu_1496 |    0    |    0    |    0    |
|   sext   | sext_ln1311_2_fu_1518 |    0    |    0    |    0    |
|          | sext_ln1311_3_fu_1528 |    0    |    0    |    0    |
|          |  sext_ln1311_fu_1557  |    0    |    0    |    0    |
|          |  sext_ln1453_fu_1623  |    0    |    0    |    0    |
|          |     r_V_15_fu_1632    |    0    |    0    |    0    |
|          |  sext_ln682_1_fu_1642 |    0    |    0    |    0    |
|          |     r_V_17_fu_1693    |    0    |    0    |    0    |
|          |    lhs_V_8_fu_1712    |    0    |    0    |    0    |
|          |    rhs_V_7_fu_1715    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    17   |   891   |   3751  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       Elog2_V_reg_2453       |   52   |
|        a_V_1_reg_2346        |    6   |
|        a_V_2_reg_2388        |    6   |
|         a_V_reg_2329         |    4   |
|     add_ln657_1_reg_2423     |   50   |
|     and_ln460_4_reg_2595     |    1   |
|       b_exp_3_reg_2298       |    9   |
| b_frac_tilde_inverse_reg_2303|    6   |
|      e_frac_V_2_reg_2468     |   25   |
|    exp_Z1P_m_1_V_reg_2570    |   18   |
|       exp_Z1_V_reg_2565      |   27   |
|     exp_Z1_hi_V_reg_2575     |   18   |
|       exp_read_reg_2184      |   32   |
|      icmp_ln415_reg_2264     |    1   |
|      icmp_ln451_reg_2270     |    1   |
|      icmp_ln460_reg_2286     |    1   |
|      icmp_ln467_reg_2292     |    1   |
|      icmp_ln657_reg_2533     |    1   |
|        isNeg_reg_2313        |    1   |
|      log_base_V_reg_2463     |   43   |
|     log_sum_V_1_reg_2428     |   56   |
|      log_sum_V_reg_2308      |   56   |
|       lshr_ln_reg_2458       |   45   |
|     m_diff_lo_V_reg_2550     |   18   |
|        m_exp_reg_2241        |    9   |
|       m_fix_V_reg_2518       |   36   |
|      m_fix_a_V_reg_2545      |   36   |
|      m_fix_hi_V_reg_2523     |   13   |
|      m_fix_l_V_reg_2512      |   66   |
|      m_frac_l_V_reg_2483     |   67   |
|      mul_ln682_reg_2320      |   25   |
|      or_cond97_reg_2610      |    1   |
|      or_cond99_reg_2615      |    1   |
|       or_cond_reg_2605       |    1   |
|      or_ln407_1_reg_2257     |    1   |
|     p_Result_21_reg_2226     |    1   |
|     p_Result_57_reg_2528     |    1   |
|     p_Result_58_reg_2590     |   32   |
|      p_Result_s_reg_2189     |    1   |
|      p_Val2_28_reg_2340      |   41   |
|      p_Val2_35_reg_2377      |   44   |
|pow_reduce_anonymo_12_reg_2216|    6   |
|pow_reduce_anonymo_13_reg_2221|    6   |
|pow_reduce_anonymo_14_reg_2403|    4   |
|pow_reduce_anonymo_15_reg_2383|    6   |
|pow_reduce_anonymo_16_reg_2398|    6   |
|pow_reduce_anonymo_17_reg_2555|    9   |
|pow_reduce_anonymo_18_reg_2560|    5   |
|        r_V_22_reg_2335       |   43   |
|        r_V_23_reg_2372       |   47   |
|        r_V_24_reg_2433       |   50   |
|        r_V_29_reg_2585       |   36   |
|        r_V_4_reg_2362        |   47   |
|        r_V_6_reg_2413        |   50   |
|      r_exp_V_3_reg_2538      |   10   |
|        r_sign_reg_2278       |    1   |
|       ret_V_31_reg_2357      |   50   |
|       ret_V_33_reg_2408      |   63   |
|       ret_V_41_reg_2580      |   28   |
|      sel_tmp44_reg_2600      |    1   |
|    select_ln1312_reg_2507    |   67   |
|    sext_ln1311_3_reg_2502    |   32   |
|     sext_ln657_1_reg_2473    |   67   |
|     sext_ln657_2_reg_2478    |   67   |
|      sext_ln657_reg_2438     |   52   |
|        tmp_16_reg_2352       |   35   |
|        tmp_17_reg_2393       |   38   |
|        tmp_18_reg_2443       |   39   |
|        tmp_20_reg_2252       |    1   |
|        tmp_28_reg_2210       |    1   |
|        tmp_35_reg_2491       |    1   |
|       tmp_V_5_reg_2195       |    8   |
|       tmp_V_6_reg_2202       |   23   |
|       tmp_V_7_reg_2231       |    8   |
|       tmp_V_8_reg_2236       |   23   |
|       trunc_ln_reg_2448      |   23   |
|        ush_1_reg_2497        |    8   |
|       x_is_n1_reg_2246       |    1   |
|    zext_ln1072_2_reg_2367    |   47   |
|    zext_ln1072_3_reg_2418    |   50   |
+------------------------------+--------+
|             Total            |  1913  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_303 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1182    |  p0  |   2  |  41  |   82   ||    9    |
|    grp_fu_1182    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1289    |  p0  |   2  |  44  |   88   ||    9    |
|    grp_fu_1289    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1326    |  p1  |   2  |   9  |   18   ||    9    |
|    grp_fu_1499    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1499    |  p1  |   2  |  25  |   50   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  ||  24.766 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |   891  |  3751  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   126  |
|  Register |    -   |    -   |  1913  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   24   |  2804  |  3877  |
+-----------+--------+--------+--------+--------+
