// Seed: 3844461261
module module_0 (
    input wor id_0
);
  logic id_2;
  ;
  parameter id_3 = 1;
  id_4 :
  assert property (@(-1) (1))
  else;
  wire id_5;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8
);
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    output tri1  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    output uwire id_9,
    input  uwire id_10,
    input  wor   id_11,
    input  tri0  id_12,
    output wor   id_13
    , id_18,
    input  uwire id_14,
    input  tri1  id_15,
    input  wor   id_16
);
  supply0 id_19 = -1;
  module_0 modCall_1 (id_4);
endmodule
