name: sva_extnets
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: Identifier `\A.i' is implicitly declared at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv:4.
Warning: Identifier `\B.o' is implicitly declared at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv:5.
Generating RTLIL representation for module `\A'.
Warning: Identifier `\B.x' is implicitly declared at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv:14.
Warning: Identifier `\B.y' is implicitly declared at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv:16.
Generating RTLIL representation for module `\B'.
Warning: Identifier `\A.y' is implicitly declared at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/extnets.sv:21.
Successfully finished Verilog frontend.
