	component soc_system is
		port (
			clk_clk                 : in    std_logic                     := 'X';             -- clk
			farg1_export            : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			fcmd_export             : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
			fdebug_info_export      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			file_data_readdata      : out   std_logic_vector(31 downto 0);                    -- readdata
			file_data_read          : in    std_logic                     := 'X';             -- read
			file_data_waitrequest   : out   std_logic;                                        -- waitrequest
			gamepad_evt_readdata    : out   std_logic_vector(31 downto 0);                    -- readdata
			gamepad_evt_read        : in    std_logic                     := 'X';             -- read
			gamepad_evt_waitrequest : out   std_logic;                                        -- waitrequest
			hdata_export            : out   std_logic_vector(31 downto 0);                    -- export
			hop_export              : out   std_logic_vector(15 downto 0);                    -- export
			hps_0_h2f_reset_reset_n : out   std_logic;                                        -- reset_n
			hreqid_export           : out   std_logic_vector(15 downto 0);                    -- export
			memory_mem_a            : out   std_logic_vector(12 downto 0);                    -- mem_a
			memory_mem_ba           : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck           : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n         : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke          : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n         : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n        : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n        : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n         : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n      : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq           : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs          : inout std_logic                     := 'X';             -- mem_dqs
			memory_mem_dqs_n        : inout std_logic                     := 'X';             -- mem_dqs_n
			memory_mem_odt          : out   std_logic;                                        -- mem_odt
			memory_mem_dm           : out   std_logic;                                        -- mem_dm
			memory_oct_rzqin        : in    std_logic                     := 'X';             -- oct_rzqin
			reset_reset_n           : in    std_logic                     := 'X'              -- reset_n
		);
	end component soc_system;

