# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Apr 12 02:15:04 2016
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: quangthanh-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/specctra.did
# Current time = Tue Apr 12 02:15:04 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro
# Master Unit set up as: MIL 10000
# PCB Limits xlo=11707.0000 ylo=10297.0000 xhi=14413.0000 yhi=12123.0000
# Total 17 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 70, Vias Processed 5
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 26, Images Processed 36, Padstacks Processed 12
# Nets Processed 25, Net Terminals 88
# PCB Area=4083600.000  EIC=7  Area/EIC=583371.429  SMDs=13
# Total Pin Count: 109
# Signal Connections Created 59
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 0 Total Vias 5
# Percent Connected    0.00
# Manhattan Length 40055.3120 Horizontal 26126.0615 Vertical 13929.2505
# Routed Length 34998.2860 Horizontal 21849.2880 Vertical 13148.9980
# Ratio Actual / Manhattan   0.8737
# Unconnected Length 40055.3120 Horizontal 25267.7290 Vertical 14787.5830
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaai05752.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.001000 (direction x) (offset 0.000000)
grid wire 0.001000 (direction y) (offset 0.000000)
grid via 0.001000 (direction x) (offset 0.000000)
grid via 0.001000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Apr 12 02:15:13 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 0 Total Vias 5
# Percent Connected    0.00
# Manhattan Length 40055.3120 Horizontal 26126.0615 Vertical 13929.2505
# Routed Length 34998.2860 Horizontal 21849.2880 Vertical 13148.9980
# Ratio Actual / Manhattan   0.8737
# Unconnected Length 40055.3120 Horizontal 25267.7290 Vertical 14787.5830
# Attempts 2 Successes 2 Failures 0 Vias 5
# 90 degree wire corners are preferred.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 0 Total Vias 5
# Percent Connected    1.69
# Manhattan Length 40055.3120 Horizontal 26126.0615 Vertical 13929.2505
# Routed Length 35659.9413 Horizontal 22469.2880 Vertical 13233.9980
# Ratio Actual / Manhattan   0.8903
# Unconnected Length 39435.3120 Horizontal 24647.7290 Vertical 14787.5830
# Smart Route: Bus successful, 2 of 2 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Apr 12 02:15:13 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 0 Total Vias 5
# Percent Connected    1.69
# Manhattan Length 40055.3120 Horizontal 26126.0615 Vertical 13929.2505
# Routed Length 35659.9413 Horizontal 22469.2880 Vertical 13233.9980
# Ratio Actual / Manhattan   0.8903
# Unconnected Length 39435.3120 Horizontal 24647.7290 Vertical 14787.5830
# Start Route Pass 1 of 25
# Routing 58 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 34 (Cross: 26, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 19
# Attempts 58 Successes 39 Failures 19 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 19 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 66 wires.
# 14 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 45 (Cross: 24, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 15
# Attempts 65 Successes 50 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction -0.3235
# End Pass 2 of 25
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 68 wires.
# 16 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 70 (Cross: 37, Clear: 33, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 66 Successes 52 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction -0.5555
# End Pass 3 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 70 wires.
# 14 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 69 (Cross: 33, Clear: 36, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 67 Successes 53 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.0143
# End Pass 4 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 70 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 69 (Cross: 34, Clear: 35, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 67 Successes 51 Failures 16 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.0000
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 49 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 24 (Cross: 13, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 48 Successes 33 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 6 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 36 wires.
# Total Conflicts: 22 (Cross: 11, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 35 Successes 21 Failures 14 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 38 wires.
# Total Conflicts: 20 (Cross: 9, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 37 Successes 22 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 37 wires.
# Total Conflicts: 20 (Cross: 9, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 35 Successes 21 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 36 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 19 (Cross: 8, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 35 Successes 20 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 32 wires.
# Total Conflicts: 15 (Cross: 7, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 21 Successes 17 Failures 4 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 33 wires.
# Total Conflicts: 15 (Cross: 7, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 19 Successes 17 Failures 2 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 31 wires.
# Total Conflicts: 15 (Cross: 7, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 17 Successes 17 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 33 wires.
# Total Conflicts: 20 (Cross: 9, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 19 Successes 18 Failures 1 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 34 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 19 (Cross: 8, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 18 Successes 18 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 33 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 18 Successes 17 Failures 1 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 16 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 14 Successes 13 Failures 1 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 31 wires.
# Total Conflicts: 16 (Cross: 6, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 17 Successes 16 Failures 1 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 13 Successes 13 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 31 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 28 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 28 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 23 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 28 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:08
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 29, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 46160.1250 Horizontal 29799.4070 Vertical 16360.7180
# Routed Length 74754.9930 Horizontal 45590.5490 Vertical 29164.4440
# Ratio Actual / Manhattan   1.6195
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 02:15:22 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 29, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 46160.1250 Horizontal 29799.4070 Vertical 16360.7180
# Routed Length 74754.9930 Horizontal 45590.5490 Vertical 29164.4440
# Ratio Actual / Manhattan   1.6195
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Clean Pass 1 of 2
# Routing 69 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 67 Successes 42 Failures 25 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 75 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 71 Successes 46 Failures 25 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   59.32
# Manhattan Length 46815.2230 Horizontal 30293.7360 Vertical 16521.4870
# Routed Length 72847.8500 Horizontal 44550.9730 Vertical 28296.8770
# Ratio Actual / Manhattan   1.5561
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Smart Route: Executing 50 route passes.
# Current time = Tue Apr 12 02:15:23 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   59.32
# Manhattan Length 46815.2230 Horizontal 30293.7360 Vertical 16521.4870
# Routed Length 72847.8500 Horizontal 44550.9730 Vertical 28296.8770
# Ratio Actual / Manhattan   1.5561
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 50
# Routing 30 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 29 Successes 15 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 0 Total Vias 5
# Percent Connected   57.63
# Manhattan Length 46840.9680 Horizontal 30216.2663 Vertical 16624.7017
# Routed Length 72713.7320 Horizontal 44406.8550 Vertical 28306.8770
# Ratio Actual / Manhattan   1.5524
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Tue Apr 12 02:15:24 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 0 Total Vias 5
# Percent Connected   57.63
# Manhattan Length 46840.9680 Horizontal 30216.2663 Vertical 16624.7017
# Routed Length 72713.7320 Horizontal 44406.8550 Vertical 28306.8770
# Ratio Actual / Manhattan   1.5524
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 17 (Cross: 6, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 29 Successes 15 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 28 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 13 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73256.2930 Horizontal 44724.0150 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5580
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:25 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73256.2930 Horizontal 44724.0150 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5580
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 16 (Cross: 6, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:27 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:29 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 16 (Cross: 6, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:31 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 50|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 51|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:33 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 50|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 51|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 54|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 55|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 56|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 57|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 58|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Current time = Tue Apr 12 02:15:35 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Route Pass 1 of 5
# Routing 29 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 30 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 30 Successes 15 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Total Conflicts: 14 (Cross: 6, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 27 Successes 13 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 31 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 31 Successes 16 Failures 15 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 28 Successes 14 Failures 14 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 50|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 51|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 54|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 55|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 56|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 57|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 58|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 59|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 60|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:04|
# Route    | 61|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 62|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 63|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 02:15:37 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   61.02
# Manhattan Length 47020.1390 Horizontal 30324.0166 Vertical 16696.1224
# Routed Length 73261.6550 Horizontal 44729.3770 Vertical 28532.2780
# Ratio Actual / Manhattan   1.5581
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Clean Pass 1 of 2
# Routing 71 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 70 Successes 45 Failures 25 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 72 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 70 Successes 45 Failures 25 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 50|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 51|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 54|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 55|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 56|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 57|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 58|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 59|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 60|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:04|
# Route    | 61|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 62|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 63|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 64|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 65|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   59.32
# Manhattan Length 46855.9680 Horizontal 30225.2871 Vertical 16630.6809
# Routed Length 72907.8500 Horizontal 44610.9730 Vertical 28296.8770
# Ratio Actual / Manhattan   1.5560
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 02:15:38 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   59.32
# Manhattan Length 46855.9680 Horizontal 30225.2871 Vertical 16630.6809
# Routed Length 72907.8500 Horizontal 44610.9730 Vertical 28296.8770
# Ratio Actual / Manhattan   1.5560
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Start Clean Pass 1 of 2
# Routing 71 wires.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 70 Successes 44 Failures 26 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 71 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 7, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 70 Successes 45 Failures 25 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     1|   0|   57|    5|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    26|     8|  19|   19|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    24|    21|  15|   15|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    37|    33|  14|   11|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    33|    36|  14|   10|    5|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  5|    34|    35|  16|   10|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    13|    11|  15|   14|    5|    0|   0| 65|  0:00:00|  0:00:00|
# Route    |  7|    11|    11|  14|   14|    5|    0|   0|  8|  0:00:01|  0:00:01|
# Route    |  8|     9|    11|  15|   14|    5|    0|   0|  9|  0:00:00|  0:00:01|
# Route    |  9|     9|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     8|    11|  15|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     7|     8|   4|   14|    5|    0|   0| 21|  0:00:00|  0:00:01|
# Route    | 12|     7|     8|   2|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     7|     8|   0|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    11|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     8|    11|   0|   14|    5|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 16|     6|     8|   1|   14|    5|    0|   0| 26|  0:00:00|  0:00:01|
# Route    | 17|     6|     8|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     6|    10|   1|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 19|     6|     8|   0|   14|    5|    0|   0| 12|  0:00:00|  0:00:01|
# Route    | 20|     6|     8|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 21|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 22|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     6|     8|  14|   14|    5|    0|   0| 22|  0:00:00|  0:00:02|
# Route    | 24|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 26|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     6|    11|  14|   14|    5|    0|   0|  5|  0:00:00|  0:00:02|
# Route    | 30|     6|     8|  15|   14|    5|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 31|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 32|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 33|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 34|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 35|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 36|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 39|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 41|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 45|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 46|     6|    10|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 50|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 51|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 54|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 55|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:03|
# Route    | 56|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 57|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 58|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 59|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 60|     6|     8|  15|   14|    5|    0|   0| 22|  0:00:00|  0:00:04|
# Route    | 61|     6|     8|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 62|     7|    11|  15|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 63|     7|    11|  14|   14|    5|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 64|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 65|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 66|     7|    11|  26|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 67|     7|    11|  25|   14|    5|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 0 Total Vias 5
# Percent Connected   59.32
# Manhattan Length 46855.9680 Horizontal 30225.2871 Vertical 16630.6809
# Routed Length 72907.8500 Horizontal 44610.9730 Vertical 28296.8770
# Ratio Actual / Manhattan   1.5560
# Unconnected Length 16135.3840 Horizontal 10716.4580 Vertical 5418.9260
# Smart Route: Smart_route finished, completion rate: 59.32.
write routes (changed_only) (reset_changed) C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaaj05752.tmp
# Routing Written to File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaaj05752.tmp
quit
