

================================================================
== Vitis HLS Report for 'park_inverse_float_s'
================================================================
* Date:           Wed Oct 19 22:36:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%angle_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %angle" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9]   --->   Operation 16 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %angle_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19]   --->   Operation 17 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sine_i_addr = getelementptr i32 %sine_i, i64 0, i64 %zext_ln19" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19]   --->   Operation 18 'getelementptr' 'sine_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%sin_angle = load i10 %sine_i_addr" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19]   --->   Operation 19 'load' 'sin_angle' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1000> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cosine_i_addr = getelementptr i32 %cosine_i, i64 0, i64 %zext_ln19" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:20]   --->   Operation 20 'getelementptr' 'cosine_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%cos_angle = load i10 %cosine_i_addr" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:20]   --->   Operation 21 'load' 'cos_angle' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1000> <ROM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/2] (1.23ns)   --->   "%sin_angle = load i10 %sine_i_addr" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19]   --->   Operation 22 'load' 'sin_angle' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1000> <ROM>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%cos_angle = load i10 %cosine_i_addr" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:20]   --->   Operation 23 'load' 'cos_angle' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1000> <ROM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%Vq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vq" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9]   --->   Operation 24 'read' 'Vq_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%Vd_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vd" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9]   --->   Operation 25 'read' 'Vd_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [3/3] (7.01ns)   --->   "%Vd_cos = fmul i32 %cos_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22]   --->   Operation 26 'fmul' 'Vd_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [3/3] (7.01ns)   --->   "%Vd_sin = fmul i32 %sin_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:23]   --->   Operation 27 'fmul' 'Vd_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [3/3] (7.01ns)   --->   "%Vq_cos = fmul i32 %cos_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:24]   --->   Operation 28 'fmul' 'Vq_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [3/3] (7.01ns)   --->   "%Vq_sin = fmul i32 %sin_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:25]   --->   Operation 29 'fmul' 'Vq_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 30 [2/3] (7.01ns)   --->   "%Vd_cos = fmul i32 %cos_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22]   --->   Operation 30 'fmul' 'Vd_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [2/3] (7.01ns)   --->   "%Vd_sin = fmul i32 %sin_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:23]   --->   Operation 31 'fmul' 'Vd_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [2/3] (7.01ns)   --->   "%Vq_cos = fmul i32 %cos_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:24]   --->   Operation 32 'fmul' 'Vq_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [2/3] (7.01ns)   --->   "%Vq_sin = fmul i32 %sin_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:25]   --->   Operation 33 'fmul' 'Vq_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 34 [1/3] (7.01ns)   --->   "%Vd_cos = fmul i32 %cos_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22]   --->   Operation 34 'fmul' 'Vd_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/3] (7.01ns)   --->   "%Vd_sin = fmul i32 %sin_angle, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:23]   --->   Operation 35 'fmul' 'Vd_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/3] (7.01ns)   --->   "%Vq_cos = fmul i32 %cos_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:24]   --->   Operation 36 'fmul' 'Vq_cos' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/3] (7.01ns)   --->   "%Vq_sin = fmul i32 %sin_angle, i32 %Vq_read" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:25]   --->   Operation 37 'fmul' 'Vq_sin' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 38 [4/4] (6.43ns)   --->   "%dc = fsub i32 %Vd_cos, i32 %Vq_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27]   --->   Operation 38 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [4/4] (6.43ns)   --->   "%dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28]   --->   Operation 39 'fadd' 'dc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 40 [3/4] (6.43ns)   --->   "%dc = fsub i32 %Vd_cos, i32 %Vq_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27]   --->   Operation 40 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [3/4] (6.43ns)   --->   "%dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28]   --->   Operation 41 'fadd' 'dc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 42 [2/4] (6.43ns)   --->   "%dc = fsub i32 %Vd_cos, i32 %Vq_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27]   --->   Operation 42 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/4] (6.43ns)   --->   "%dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28]   --->   Operation 43 'fadd' 'dc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 44 [1/4] (6.43ns)   --->   "%dc = fsub i32 %Vd_cos, i32 %Vq_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27]   --->   Operation 44 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/4] (6.43ns)   --->   "%dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28]   --->   Operation 45 'fadd' 'dc_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 46 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 47 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %dc_4, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 48 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %dc_4, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 49 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 50 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 51 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 52 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 53 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 54 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 55 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 56 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 57 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.28ns)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 58 'or' 'or_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 59 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 60 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i32 %dc_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 62 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_4 = trunc i32 %data_V_4"   --->   Operation 63 'trunc' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_4"   --->   Operation 64 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln354_1 = bitcast i32 %zext_ln368_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 65 'bitcast' 'bitcast_ln354_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 66 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %data_V_4" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 67 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp_4, i8 255" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 68 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (1.05ns)   --->   "%icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 69 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.28ns)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 70 'or' 'or_ln34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %bitcast_ln354_1, i32 32767" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 71 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %dc_4, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 72 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %dc_4, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 73 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 74 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 74 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln30, i1 %tmp_2" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 75 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 76 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_1 = and i1 %or_ln30, i1 %tmp_3" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 77 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_1 = zext i1 %and_ln12_1" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 78 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_1" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 79 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 80 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.86ns)   --->   "%sub_ln31 = sub i17 %shl_ln, i17 %sext_ln31" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 82 'sub' 'sub_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i17 %sub_ln31" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 83 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln31_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 84 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 85 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %bitcast_ln354_1, i32 32767" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 85 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_1)   --->   "%and_ln12_2 = and i1 %or_ln34, i1 %tmp_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 86 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_1)   --->   "%zext_ln12_2 = zext i1 %and_ln12_2" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 87 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_1)   --->   "%and_ln12_3 = and i1 %or_ln34, i1 %tmp_8" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 88 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_1)   --->   "%zext_ln12_3 = zext i1 %and_ln12_3" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 89 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_1 = sub i2 %zext_ln12_2, i2 %zext_ln12_3" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 90 'sub' 'sub_ln12_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i2 %sub_ln12_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 91 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_1, i15 0" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 92 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.86ns)   --->   "%sub_ln35 = sub i17 %shl_ln1, i17 %sext_ln35" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 93 'sub' 'sub_ln35' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i17 %sub_ln35" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 94 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [4/4] (5.19ns)   --->   "%conv5 = sitofp i32 %sext_ln35_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 95 'sitofp' 'conv5' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.19>
ST_13 : Operation 96 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln31_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 96 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 97 [3/4] (5.19ns)   --->   "%conv5 = sitofp i32 %sext_ln35_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 97 'sitofp' 'conv5' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 98 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln31_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 98 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 99 [2/4] (5.19ns)   --->   "%conv5 = sitofp i32 %sext_ln35_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 99 'sitofp' 'conv5' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.64>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln30)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 100 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln31_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31]   --->   Operation 101 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln30 = select i1 %and_ln30, i32 %conv, i32 %dc" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30]   --->   Operation 102 'select' 'select_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_6" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 103 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/4] (5.19ns)   --->   "%conv5 = sitofp i32 %sext_ln35_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35]   --->   Operation 104 'sitofp' 'conv5' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, i32 %conv5, i32 %dc_4" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:34]   --->   Operation 105 'select' 'select_ln34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %select_ln30" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:38]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %select_ln34" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:38]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i64 %mrv_1" [foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:38]   --->   Operation 108 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	wire read operation ('angle', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9) on port 'angle' (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9) [6]  (0 ns)
	'getelementptr' operation ('sine_i_addr', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19) [10]  (0 ns)
	'load' operation ('sin_angle', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19) on array 'sine_i' [11]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('sin_angle', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:19) on array 'sine_i' [11]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	wire read operation ('Vd', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9) on port 'Vd' (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9) [8]  (0 ns)
	'fmul' operation ('Vd_cos', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22) [14]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('Vd_cos', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22) [14]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('Vd_cos', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22) [14]  (7.02 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27) [18]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27) [18]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27) [18]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27) [18]  (6.44 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [31]  (2.78 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30) [29]  (2.78 ns)

 <State 12>: 6.61ns
The critical path consists of the following:
	'and' operation ('and_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [32]  (0 ns)
	'sub' operation ('sub_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [37]  (0.548 ns)
	'sub' operation ('sub_ln31', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31) [40]  (0.863 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31) [42]  (5.2 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31) [42]  (5.2 ns)

 <State 14>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31) [42]  (5.2 ns)

 <State 15>: 5.65ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31) [42]  (5.2 ns)
	'select' operation ('Valpha', foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:30) [43]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
