{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703045366131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703045366131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 11:09:26 2023 " "Processing started: Wed Dec 20 11:09:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703045366131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703045366131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703045366131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1703045366363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/verilog/add_sub/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/verilog/add_sub/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../verilog/add_sub/add_sub.v" "" { Text "D:/Study/UIT/HDL/project/verilog/add_sub/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/uit/hdl/project/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/uit/hdl/project/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/ALU/alu.v" "" { Text "D:/Study/UIT/HDL/project/verilog/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.v(14) " "Verilog HDL information at register_file.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703045366394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(36) " "Verilog HDL warning at data_memory.v(36): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703045366402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "mux2to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "mux4to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/mux4to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_logic " "Found entity 1: shift_left_logic" {  } { { "shift_left_logic.v" "" { Text "D:/Study/UIT/HDL/project/quartus/shift_left_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/Study/UIT/HDL/project/quartus/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/sign_extend_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1_tb " "Found entity 1: riscv_cpu_ver1_tb" {  } { { "riscv_cpu_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem " "Found entity 1: pc_ins_mem" {  } { { "pc_ins_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/pc_ins_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ins_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_ins_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ins_mem_tb " "Found entity 1: pc_ins_mem_tb" {  } { { "pc_ins_mem_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/pc_ins_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file simplepipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline " "Found entity 1: simplePipeline" {  } { { "simplePipeline.v" "" { Text "D:/Study/UIT/HDL/project/quartus/simplePipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplepipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simplepipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplePipeline_tb " "Found entity 1: simplePipeline_tb" {  } { { "simplePipeline_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/simplePipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1 " "Found entity 1: control_unit_ver1" {  } { { "control_unit_ver1.v" "" { Text "D:/Study/UIT/HDL/project/quartus/control_unit_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver1_tb " "Found entity 1: control_unit_ver1_tb" {  } { { "control_unit_ver1_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/control_unit_ver1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Study/UIT/HDL/project/quartus/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver1.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver1 " "Found entity 1: riscv_cpu_ver1" {  } { { "riscv_cpu_ver1.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "if_cache.v(14) " "Verilog HDL warning at if_cache.v(14): extended using \"x\" or \"z\"" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703045366425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "if_cache.v(10) " "Verilog HDL information at if_cache.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703045366425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file if_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_cache " "Found entity 1: if_cache" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver2_tb " "Found entity 1: riscv_cpu_ver2_tb" {  } { { "riscv_cpu_ver2_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver2 " "Found entity 1: riscv_cpu_ver2" {  } { { "riscv_cpu_ver2.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file id_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_cache " "Found entity 1: id_cache" {  } { { "id_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/id_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter_ver2.v(9) " "Verilog HDL information at program_counter_ver2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter_ver2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703045366431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_ver2 " "Found entity 1: program_counter_ver2" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter_ver2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_cache " "Found entity 1: alu_cache" {  } { { "alu_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/alu_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cache " "Found entity 1: memory_cache" {  } { { "memory_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/memory_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "forwarding_unit.v(24) " "Verilog HDL warning at forwarding_unit.v(24): extended using \"x\" or \"z\"" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703045366436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "forwarding_unit.v(25) " "Verilog HDL warning at forwarding_unit.v(25): extended using \"x\" or \"z\"" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703045366436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding_unit.v(22) " "Verilog HDL information at forwarding_unit.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703045366436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit_tb " "Found entity 1: forwarding_unit_tb" {  } { { "forwarding_unit_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver3.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver3.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver3 " "Found entity 1: riscv_cpu_ver3" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_ver3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_ver3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_ver3_tb " "Found entity 1: riscv_cpu_ver3_tb" {  } { { "riscv_cpu_ver3_tb.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "mux3to1_32bit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/mux3to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_hazard_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_hazard_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_hazard_control_unit " "Found entity 1: branch_hazard_control_unit" {  } { { "branch_hazard_control_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/branch_hazard_control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703045366444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703045366444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_a riscv_cpu_ver3.v(58) " "Verilog HDL Implicit Net warning at riscv_cpu_ver3.v(58): created implicit net for \"operand_a\"" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045366444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_b riscv_cpu_ver3.v(62) " "Verilog HDL Implicit Net warning at riscv_cpu_ver3.v(62): created implicit net for \"operand_b\"" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045366444 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "storage_2 riscv_cpu_ver3.v(94) " "Verilog HDL Implicit Net warning at riscv_cpu_ver3.v(94): created implicit net for \"storage_2\"" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045366444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu_ver3 " "Elaborating entity \"riscv_cpu_ver3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703045366493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_ver2 program_counter_ver2:pc_ver2 " "Elaborating entity \"program_counter_ver2\" for hierarchy \"program_counter_ver2:pc_ver2\"" {  } { { "riscv_cpu_ver3.v" "pc_ver2" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366498 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "program_counter_ver2.v(17) " "Verilog HDL warning at program_counter_ver2.v(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter_ver2.v" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1703045366499 "|riscv_cpu_ver3|program_counter_ver2:pc_ver2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "program_counter_ver2.v(18) " "Verilog HDL warning at program_counter_ver2.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "program_counter_ver2.v" "" { Text "D:/Study/UIT/HDL/project/quartus/program_counter_ver2.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1703045366499 "|riscv_cpu_ver3|program_counter_ver2:pc_ver2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins\"" {  } { { "riscv_cpu_ver3.v" "ins" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366500 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "44 0 255 instruction_mem.v(9) " "Verilog HDL warning at instruction_mem.v(9): number of words (44) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1703045366500 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage instruction_mem.v(8) " "Verilog HDL warning at instruction_mem.v(8): initial value for variable storage should be constant" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1703045366500 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 instruction_mem.v(6) " "Net \"storage\" at instruction_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "D:/Study/UIT/HDL/project/quartus/instruction_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703045366500 "|riscv_cpu_ver3|instruction_mem:ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_cache if_cache:pipeline1 " "Elaborating entity \"if_cache\" for hierarchy \"if_cache:pipeline1\"" {  } { { "riscv_cpu_ver3.v" "pipeline1" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_ver1 control_unit_ver1:cltr_ver1 " "Elaborating entity \"control_unit_ver1\" for hierarchy \"control_unit_ver1:cltr_ver1\"" {  } { { "riscv_cpu_ver3.v" "cltr_ver1" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "riscv_cpu_ver3.v" "rf" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366505 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 register_file.v(28) " "Verilog HDL Always Construct warning at register_file.v(28): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703045366509 "|riscv_cpu_ver3|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data2 register_file.v(28) " "Verilog HDL Always Construct warning at register_file.v(28): inferring latch(es) for variable \"data2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\] register_file.v(28) " "Inferred latch for \"data2\[0\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\] register_file.v(28) " "Inferred latch for \"data2\[1\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\] register_file.v(28) " "Inferred latch for \"data2\[2\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\] register_file.v(28) " "Inferred latch for \"data2\[3\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\] register_file.v(28) " "Inferred latch for \"data2\[4\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\] register_file.v(28) " "Inferred latch for \"data2\[5\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\] register_file.v(28) " "Inferred latch for \"data2\[6\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\] register_file.v(28) " "Inferred latch for \"data2\[7\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\] register_file.v(28) " "Inferred latch for \"data2\[8\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\] register_file.v(28) " "Inferred latch for \"data2\[9\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\] register_file.v(28) " "Inferred latch for \"data2\[10\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\] register_file.v(28) " "Inferred latch for \"data2\[11\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\] register_file.v(28) " "Inferred latch for \"data2\[12\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\] register_file.v(28) " "Inferred latch for \"data2\[13\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\] register_file.v(28) " "Inferred latch for \"data2\[14\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\] register_file.v(28) " "Inferred latch for \"data2\[15\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\] register_file.v(28) " "Inferred latch for \"data2\[16\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\] register_file.v(28) " "Inferred latch for \"data2\[17\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\] register_file.v(28) " "Inferred latch for \"data2\[18\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\] register_file.v(28) " "Inferred latch for \"data2\[19\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\] register_file.v(28) " "Inferred latch for \"data2\[20\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\] register_file.v(28) " "Inferred latch for \"data2\[21\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\] register_file.v(28) " "Inferred latch for \"data2\[22\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\] register_file.v(28) " "Inferred latch for \"data2\[23\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\] register_file.v(28) " "Inferred latch for \"data2\[24\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\] register_file.v(28) " "Inferred latch for \"data2\[25\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\] register_file.v(28) " "Inferred latch for \"data2\[26\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366510 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\] register_file.v(28) " "Inferred latch for \"data2\[27\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\] register_file.v(28) " "Inferred latch for \"data2\[28\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\] register_file.v(28) " "Inferred latch for \"data2\[29\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\] register_file.v(28) " "Inferred latch for \"data2\[30\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\] register_file.v(28) " "Inferred latch for \"data2\[31\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] register_file.v(28) " "Inferred latch for \"data1\[0\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] register_file.v(28) " "Inferred latch for \"data1\[1\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] register_file.v(28) " "Inferred latch for \"data1\[2\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] register_file.v(28) " "Inferred latch for \"data1\[3\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] register_file.v(28) " "Inferred latch for \"data1\[4\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] register_file.v(28) " "Inferred latch for \"data1\[5\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] register_file.v(28) " "Inferred latch for \"data1\[6\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] register_file.v(28) " "Inferred latch for \"data1\[7\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] register_file.v(28) " "Inferred latch for \"data1\[8\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] register_file.v(28) " "Inferred latch for \"data1\[9\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] register_file.v(28) " "Inferred latch for \"data1\[10\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] register_file.v(28) " "Inferred latch for \"data1\[11\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] register_file.v(28) " "Inferred latch for \"data1\[12\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] register_file.v(28) " "Inferred latch for \"data1\[13\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] register_file.v(28) " "Inferred latch for \"data1\[14\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] register_file.v(28) " "Inferred latch for \"data1\[15\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[16\] register_file.v(28) " "Inferred latch for \"data1\[16\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[17\] register_file.v(28) " "Inferred latch for \"data1\[17\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[18\] register_file.v(28) " "Inferred latch for \"data1\[18\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[19\] register_file.v(28) " "Inferred latch for \"data1\[19\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[20\] register_file.v(28) " "Inferred latch for \"data1\[20\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[21\] register_file.v(28) " "Inferred latch for \"data1\[21\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[22\] register_file.v(28) " "Inferred latch for \"data1\[22\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[23\] register_file.v(28) " "Inferred latch for \"data1\[23\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[24\] register_file.v(28) " "Inferred latch for \"data1\[24\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[25\] register_file.v(28) " "Inferred latch for \"data1\[25\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366511 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[26\] register_file.v(28) " "Inferred latch for \"data1\[26\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[27\] register_file.v(28) " "Inferred latch for \"data1\[27\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[28\] register_file.v(28) " "Inferred latch for \"data1\[28\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[29\] register_file.v(28) " "Inferred latch for \"data1\[29\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[30\] register_file.v(28) " "Inferred latch for \"data1\[30\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[31\] register_file.v(28) " "Inferred latch for \"data1\[31\]\" at register_file.v(28)" {  } { { "register_file.v" "" { Text "D:/Study/UIT/HDL/project/quartus/register_file.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366512 "|riscv_cpu_ver3|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_ex " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_ex\"" {  } { { "riscv_cpu_ver3.v" "sign_ex" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_cache id_cache:pipeline2 " "Elaborating entity \"id_cache\" for hierarchy \"id_cache:pipeline2\"" {  } { { "riscv_cpu_ver3.v" "pipeline2" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit mux2to1_32bit:mux0 " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"mux2to1_32bit:mux0\"" {  } { { "riscv_cpu_ver3.v" "mux0" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit mux4to1_32bit:mux1 " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"mux4to1_32bit:mux1\"" {  } { { "riscv_cpu_ver3.v" "mux1" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "riscv_cpu_ver3.v" "alu" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "riscv_cpu_ver3.v" "adder1" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_cache alu_cache:pipeline3 " "Elaborating entity \"alu_cache\" for hierarchy \"alu_cache:pipeline3\"" {  } { { "riscv_cpu_ver3.v" "pipeline3" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "riscv_cpu_ver3.v" "dm" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366528 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out data_memory.v(29) " "Verilog HDL Always Construct warning at data_memory.v(29): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] data_memory.v(29) " "Inferred latch for \"data_out\[0\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] data_memory.v(29) " "Inferred latch for \"data_out\[1\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] data_memory.v(29) " "Inferred latch for \"data_out\[2\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] data_memory.v(29) " "Inferred latch for \"data_out\[3\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] data_memory.v(29) " "Inferred latch for \"data_out\[4\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] data_memory.v(29) " "Inferred latch for \"data_out\[5\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] data_memory.v(29) " "Inferred latch for \"data_out\[6\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] data_memory.v(29) " "Inferred latch for \"data_out\[7\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] data_memory.v(29) " "Inferred latch for \"data_out\[8\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] data_memory.v(29) " "Inferred latch for \"data_out\[9\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] data_memory.v(29) " "Inferred latch for \"data_out\[10\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] data_memory.v(29) " "Inferred latch for \"data_out\[11\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] data_memory.v(29) " "Inferred latch for \"data_out\[12\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] data_memory.v(29) " "Inferred latch for \"data_out\[13\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] data_memory.v(29) " "Inferred latch for \"data_out\[14\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] data_memory.v(29) " "Inferred latch for \"data_out\[15\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] data_memory.v(29) " "Inferred latch for \"data_out\[16\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] data_memory.v(29) " "Inferred latch for \"data_out\[17\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] data_memory.v(29) " "Inferred latch for \"data_out\[18\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366535 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] data_memory.v(29) " "Inferred latch for \"data_out\[19\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] data_memory.v(29) " "Inferred latch for \"data_out\[20\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] data_memory.v(29) " "Inferred latch for \"data_out\[21\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] data_memory.v(29) " "Inferred latch for \"data_out\[22\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] data_memory.v(29) " "Inferred latch for \"data_out\[23\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] data_memory.v(29) " "Inferred latch for \"data_out\[24\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] data_memory.v(29) " "Inferred latch for \"data_out\[25\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] data_memory.v(29) " "Inferred latch for \"data_out\[26\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] data_memory.v(29) " "Inferred latch for \"data_out\[27\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] data_memory.v(29) " "Inferred latch for \"data_out\[28\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] data_memory.v(29) " "Inferred latch for \"data_out\[29\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] data_memory.v(29) " "Inferred latch for \"data_out\[30\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] data_memory.v(29) " "Inferred latch for \"data_out\[31\]\" at data_memory.v(29)" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703045366536 "|riscv_cpu_ver3|data_memory:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cache memory_cache:pipeline4 " "Elaborating entity \"memory_cache\" for hierarchy \"memory_cache:pipeline4\"" {  } { { "riscv_cpu_ver3.v" "pipeline4" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1_32bit mux3to1_32bit:mux5 " "Elaborating entity \"mux3to1_32bit\" for hierarchy \"mux3to1_32bit:mux5\"" {  } { { "riscv_cpu_ver3.v" "mux5" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fw\"" {  } { { "riscv_cpu_ver3.v" "fw" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_hazard_control_unit branch_hazard_control_unit:bhcu " "Elaborating entity \"branch_hazard_control_unit\" for hierarchy \"branch_hazard_control_unit:bhcu\"" {  } { { "riscv_cpu_ver3.v" "bhcu" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703045366542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[1\] " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[1\]\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[0\] " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[0\]\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[4\]~1 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[4\]~1\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[3\]~2 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[3\]~2\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[2\]~3 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[2\]~3\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[1\]~4 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[1\]~4\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_1\[0\]~0 " "Converted tri-state buffer \"forwarding_unit:fw\|storage_1\[0\]~0\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[2\] " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[2\]\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[3\] " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[3\]\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "forwarding_unit:fw\|storage_2\[4\] " "Converted tri-state buffer \"forwarding_unit:fw\|storage_2\[4\]\" feeding internal logic into a wire" {  } { { "forwarding_unit.v" "" { Text "D:/Study/UIT/HDL/project/quartus/forwarding_unit.v" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[9\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[8\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[7\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[6\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[5\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[4\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[3\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[2\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[1\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[0\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[10\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[11\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[12\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[13\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[14\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[15\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[16\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[17\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[18\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[19\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[20\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[21\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[22\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[23\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[24\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[25\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[26\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[27\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[28\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[29\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[30\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_memory:dm\|data_out\[31\] " "Converted tri-state buffer \"data_memory:dm\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "data_memory.v" "" { Text "D:/Study/UIT/HDL/project/quartus/data_memory.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[8\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[8\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[7\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[7\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[6\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[6\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[5\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[5\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[4\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[4\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[3\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[3\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[2\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[2\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[1\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[1\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[0\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[0\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[9\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[9\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[10\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[10\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[11\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[11\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[12\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[12\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[13\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[13\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[14\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[14\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[15\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[15\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[16\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[16\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[17\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[17\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[18\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[18\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[19\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[19\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[20\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[20\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[21\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[21\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[22\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[22\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[23\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[23\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[24\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[24\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[25\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[25\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[26\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[26\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[27\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[27\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[28\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[28\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[29\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[29\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[30\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[30\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "if_cache:pipeline1\|instruction_out\[31\] " "Converted tri-state buffer \"if_cache:pipeline1\|instruction_out\[31\]\" feeding internal logic into a wire" {  } { { "if_cache.v" "" { Text "D:/Study/UIT/HDL/project/quartus/if_cache.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703045366831 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703045366831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703045366982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[0\] GND " "Pin \"s0\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[1\] GND " "Pin \"s0\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[2\] GND " "Pin \"s0\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[3\] GND " "Pin \"s0\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[4\] GND " "Pin \"s0\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[5\] GND " "Pin \"s0\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[6\] GND " "Pin \"s0\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[7\] GND " "Pin \"s0\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[8\] GND " "Pin \"s0\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[9\] GND " "Pin \"s0\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[10\] GND " "Pin \"s0\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[11\] GND " "Pin \"s0\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[12\] GND " "Pin \"s0\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[13\] GND " "Pin \"s0\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[14\] GND " "Pin \"s0\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[15\] GND " "Pin \"s0\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[16\] GND " "Pin \"s0\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[17\] GND " "Pin \"s0\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[18\] GND " "Pin \"s0\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[19\] GND " "Pin \"s0\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[20\] GND " "Pin \"s0\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[21\] GND " "Pin \"s0\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[22\] GND " "Pin \"s0\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[23\] GND " "Pin \"s0\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[24\] GND " "Pin \"s0\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[25\] GND " "Pin \"s0\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[26\] GND " "Pin \"s0\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[27\] GND " "Pin \"s0\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[28\] GND " "Pin \"s0\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[29\] GND " "Pin \"s0\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[30\] GND " "Pin \"s0\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[31\] GND " "Pin \"s0\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[0\] GND " "Pin \"s1\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] GND " "Pin \"s1\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] GND " "Pin \"s1\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[4\] GND " "Pin \"s1\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[5\] GND " "Pin \"s1\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[6\] GND " "Pin \"s1\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[7\] GND " "Pin \"s1\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[8\] GND " "Pin \"s1\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[9\] GND " "Pin \"s1\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[10\] GND " "Pin \"s1\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[11\] GND " "Pin \"s1\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[12\] GND " "Pin \"s1\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[13\] GND " "Pin \"s1\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[14\] GND " "Pin \"s1\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[15\] GND " "Pin \"s1\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[16\] GND " "Pin \"s1\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[17\] GND " "Pin \"s1\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[18\] GND " "Pin \"s1\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[19\] GND " "Pin \"s1\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[20\] GND " "Pin \"s1\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[21\] GND " "Pin \"s1\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[22\] GND " "Pin \"s1\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[23\] GND " "Pin \"s1\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[24\] GND " "Pin \"s1\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[25\] GND " "Pin \"s1\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[26\] GND " "Pin \"s1\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[27\] GND " "Pin \"s1\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[28\] GND " "Pin \"s1\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[29\] GND " "Pin \"s1\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[30\] GND " "Pin \"s1\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[31\] GND " "Pin \"s1\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[0\] GND " "Pin \"s2\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[4\] GND " "Pin \"s2\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[5\] GND " "Pin \"s2\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[6\] GND " "Pin \"s2\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[7\] GND " "Pin \"s2\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[8\] GND " "Pin \"s2\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[9\] GND " "Pin \"s2\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[10\] GND " "Pin \"s2\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[11\] GND " "Pin \"s2\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[12\] GND " "Pin \"s2\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[13\] GND " "Pin \"s2\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[14\] GND " "Pin \"s2\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[15\] GND " "Pin \"s2\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[16\] GND " "Pin \"s2\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[17\] GND " "Pin \"s2\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[18\] GND " "Pin \"s2\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[19\] GND " "Pin \"s2\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[20\] GND " "Pin \"s2\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[21\] GND " "Pin \"s2\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[22\] GND " "Pin \"s2\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[23\] GND " "Pin \"s2\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[24\] GND " "Pin \"s2\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[25\] GND " "Pin \"s2\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[26\] GND " "Pin \"s2\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[27\] GND " "Pin \"s2\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[28\] GND " "Pin \"s2\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[29\] GND " "Pin \"s2\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[30\] GND " "Pin \"s2\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[31\] GND " "Pin \"s2\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[0\] GND " "Pin \"s3\[0\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[1\] GND " "Pin \"s3\[1\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[2\] GND " "Pin \"s3\[2\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[3\] GND " "Pin \"s3\[3\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[4\] GND " "Pin \"s3\[4\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[5\] GND " "Pin \"s3\[5\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[6\] GND " "Pin \"s3\[6\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[7\] GND " "Pin \"s3\[7\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[8\] GND " "Pin \"s3\[8\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[9\] GND " "Pin \"s3\[9\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[10\] GND " "Pin \"s3\[10\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[11\] GND " "Pin \"s3\[11\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[12\] GND " "Pin \"s3\[12\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[13\] GND " "Pin \"s3\[13\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[14\] GND " "Pin \"s3\[14\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[15\] GND " "Pin \"s3\[15\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[16\] GND " "Pin \"s3\[16\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[17\] GND " "Pin \"s3\[17\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[18\] GND " "Pin \"s3\[18\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[19\] GND " "Pin \"s3\[19\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[20\] GND " "Pin \"s3\[20\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[21\] GND " "Pin \"s3\[21\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[22\] GND " "Pin \"s3\[22\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[23\] GND " "Pin \"s3\[23\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[24\] GND " "Pin \"s3\[24\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[25\] GND " "Pin \"s3\[25\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[26\] GND " "Pin \"s3\[26\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[27\] GND " "Pin \"s3\[27\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[28\] GND " "Pin \"s3\[28\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[29\] GND " "Pin \"s3\[29\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[30\] GND " "Pin \"s3\[30\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[31\] GND " "Pin \"s3\[31\]\" is stuck at GND" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703045366995 "|riscv_cpu_ver3|s3[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703045366995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "875 " "875 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703045367011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UIT/HDL/project/quartus/output_files/risc-v.map.smsg " "Generated suppressed messages file D:/Study/UIT/HDL/project/quartus/output_files/risc-v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703045367073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703045367151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045367151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045367191 "|riscv_cpu_ver3|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703045367191 "|riscv_cpu_ver3|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703045367191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703045367191 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703045367191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703045367191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703045367222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:09:27 2023 " "Processing ended: Wed Dec 20 11:09:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703045367222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703045367222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703045367222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703045367222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703045368082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703045368082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 11:09:27 2023 " "Processing started: Wed Dec 20 11:09:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703045368082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703045368082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risc-v -c risc-v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703045368082 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703045368139 ""}
{ "Info" "0" "" "Project  = risc-v" {  } {  } 0 0 "Project  = risc-v" 0 0 "Fitter" 0 0 1703045368140 ""}
{ "Info" "0" "" "Revision = risc-v" {  } {  } 0 0 "Revision = risc-v" 0 0 "Fitter" 0 0 1703045368140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703045368192 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risc-v EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"risc-v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703045368196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703045368215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703045368215 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703045368250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703045368256 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703045368609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703045368609 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703045368609 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703045368610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703045368610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703045368610 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703045368610 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 2 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 2 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[0\] " "Pin s0\[0\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[0] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[1\] " "Pin s0\[1\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[1] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[2\] " "Pin s0\[2\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[2] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[3\] " "Pin s0\[3\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[3] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[4\] " "Pin s0\[4\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[4] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[5\] " "Pin s0\[5\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[5] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[6\] " "Pin s0\[6\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[6] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[7\] " "Pin s0\[7\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[7] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[8\] " "Pin s0\[8\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[8] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[9\] " "Pin s0\[9\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[9] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[10\] " "Pin s0\[10\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[10] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[11\] " "Pin s0\[11\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[11] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[12\] " "Pin s0\[12\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[12] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[13\] " "Pin s0\[13\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[13] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[14\] " "Pin s0\[14\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[14] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[15\] " "Pin s0\[15\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[15] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[16\] " "Pin s0\[16\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[16] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[17\] " "Pin s0\[17\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[17] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[18\] " "Pin s0\[18\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[18] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[19\] " "Pin s0\[19\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[19] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[20\] " "Pin s0\[20\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[20] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[21\] " "Pin s0\[21\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[21] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[22\] " "Pin s0\[22\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[22] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[23\] " "Pin s0\[23\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[23] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[24\] " "Pin s0\[24\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[24] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[25\] " "Pin s0\[25\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[25] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[26\] " "Pin s0\[26\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[26] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[27\] " "Pin s0\[27\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[27] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[28\] " "Pin s0\[28\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[28] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[29\] " "Pin s0\[29\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[29] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[30\] " "Pin s0\[30\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[30] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[31\] " "Pin s0\[31\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s0[31] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[0] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[1] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[2] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[3] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[4\] " "Pin s1\[4\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[4] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[5\] " "Pin s1\[5\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[5] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[6\] " "Pin s1\[6\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[6] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[7\] " "Pin s1\[7\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[7] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[8\] " "Pin s1\[8\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[8] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[9\] " "Pin s1\[9\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[9] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[10\] " "Pin s1\[10\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[10] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[11\] " "Pin s1\[11\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[11] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[12\] " "Pin s1\[12\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[12] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[13\] " "Pin s1\[13\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[13] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[14\] " "Pin s1\[14\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[14] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[15\] " "Pin s1\[15\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[15] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[16\] " "Pin s1\[16\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[16] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[17\] " "Pin s1\[17\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[17] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[18\] " "Pin s1\[18\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[18] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[19\] " "Pin s1\[19\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[19] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[20\] " "Pin s1\[20\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[20] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[21\] " "Pin s1\[21\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[21] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[22\] " "Pin s1\[22\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[22] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[23\] " "Pin s1\[23\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[23] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[24\] " "Pin s1\[24\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[24] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[25\] " "Pin s1\[25\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[25] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[26\] " "Pin s1\[26\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[26] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[27\] " "Pin s1\[27\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[27] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[28\] " "Pin s1\[28\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[28] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[29\] " "Pin s1\[29\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[29] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[30\] " "Pin s1\[30\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[30] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[31\] " "Pin s1\[31\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s1[31] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[0] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[1] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[2] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[3] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[4] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[5] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[6] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[7] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[8\] " "Pin s2\[8\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[8] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[9\] " "Pin s2\[9\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[9] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[10\] " "Pin s2\[10\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[10] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[11\] " "Pin s2\[11\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[11] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[12\] " "Pin s2\[12\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[12] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[13\] " "Pin s2\[13\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[13] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[14\] " "Pin s2\[14\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[14] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[15\] " "Pin s2\[15\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[15] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[16\] " "Pin s2\[16\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[16] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[17\] " "Pin s2\[17\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[17] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[18\] " "Pin s2\[18\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[18] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[19\] " "Pin s2\[19\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[19] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[20\] " "Pin s2\[20\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[20] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[21\] " "Pin s2\[21\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[21] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[22\] " "Pin s2\[22\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[22] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[23\] " "Pin s2\[23\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[23] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[24\] " "Pin s2\[24\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[24] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[25\] " "Pin s2\[25\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[25] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[26\] " "Pin s2\[26\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[26] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[27\] " "Pin s2\[27\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[27] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[28\] " "Pin s2\[28\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[28] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[29\] " "Pin s2\[29\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[29] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[30\] " "Pin s2\[30\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[30] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[31\] " "Pin s2\[31\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s2[31] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[0\] " "Pin s3\[0\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[0] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[1\] " "Pin s3\[1\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[1] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[2\] " "Pin s3\[2\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[2] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[3\] " "Pin s3\[3\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[3] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[4\] " "Pin s3\[4\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[4] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[5\] " "Pin s3\[5\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[5] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[6\] " "Pin s3\[6\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[6] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[7\] " "Pin s3\[7\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[7] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[8\] " "Pin s3\[8\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[8] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[9\] " "Pin s3\[9\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[9] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[10\] " "Pin s3\[10\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[10] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[11\] " "Pin s3\[11\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[11] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[12\] " "Pin s3\[12\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[12] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[13\] " "Pin s3\[13\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[13] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[14\] " "Pin s3\[14\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[14] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[15\] " "Pin s3\[15\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[15] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[16\] " "Pin s3\[16\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[16] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[17\] " "Pin s3\[17\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[17] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[18\] " "Pin s3\[18\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[18] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[19\] " "Pin s3\[19\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[19] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[20\] " "Pin s3\[20\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[20] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[21\] " "Pin s3\[21\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[21] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[22\] " "Pin s3\[22\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[22] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[23\] " "Pin s3\[23\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[23] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[24\] " "Pin s3\[24\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[24] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[25\] " "Pin s3\[25\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[25] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[26\] " "Pin s3\[26\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[26] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[27\] " "Pin s3\[27\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[27] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[28\] " "Pin s3\[28\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[28] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[29\] " "Pin s3\[29\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[29] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[30\] " "Pin s3\[30\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[30] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[31\] " "Pin s3\[31\] not assigned to an exact location on the device" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { s3[31] } } } { "riscv_cpu_ver3.v" "" { Text "D:/Study/UIT/HDL/project/quartus/riscv_cpu_ver3.v" 16 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703045368678 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1703045368678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc-v.sdc " "Synopsys Design Constraints File file not found: 'risc-v.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703045368753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703045368753 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1703045368754 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1703045368754 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703045368755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703045368755 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703045368755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703045368755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703045368756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703045368756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703045368756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703045368756 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703045368756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703045368757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1703045368757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703045368757 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "130 unused 3.3V 2 128 0 " "Number of I/O pins in group: 130 (unused VREF, 3.3V VCCIO, 2 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1703045368758 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1703045368758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703045368758 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703045368759 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1703045368759 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703045368759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703045368786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703045369224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703045369267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703045369272 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703045369435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703045369435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703045369469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/Study/UIT/HDL/project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703045369795 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703045369795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703045369848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703045369850 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1703045369850 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703045369850 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703045369854 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703045369856 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[0\] 0 " "Pin \"s0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[1\] 0 " "Pin \"s0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[2\] 0 " "Pin \"s0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[3\] 0 " "Pin \"s0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[4\] 0 " "Pin \"s0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[5\] 0 " "Pin \"s0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[6\] 0 " "Pin \"s0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[7\] 0 " "Pin \"s0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[8\] 0 " "Pin \"s0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[9\] 0 " "Pin \"s0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[10\] 0 " "Pin \"s0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[11\] 0 " "Pin \"s0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[12\] 0 " "Pin \"s0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[13\] 0 " "Pin \"s0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[14\] 0 " "Pin \"s0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[15\] 0 " "Pin \"s0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[16\] 0 " "Pin \"s0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[17\] 0 " "Pin \"s0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[18\] 0 " "Pin \"s0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[19\] 0 " "Pin \"s0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[20\] 0 " "Pin \"s0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[21\] 0 " "Pin \"s0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[22\] 0 " "Pin \"s0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[23\] 0 " "Pin \"s0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[24\] 0 " "Pin \"s0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[25\] 0 " "Pin \"s0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[26\] 0 " "Pin \"s0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[27\] 0 " "Pin \"s0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[28\] 0 " "Pin \"s0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[29\] 0 " "Pin \"s0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[30\] 0 " "Pin \"s0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[31\] 0 " "Pin \"s0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[8\] 0 " "Pin \"s1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[9\] 0 " "Pin \"s1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[10\] 0 " "Pin \"s1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[11\] 0 " "Pin \"s1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[12\] 0 " "Pin \"s1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[13\] 0 " "Pin \"s1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[14\] 0 " "Pin \"s1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[15\] 0 " "Pin \"s1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[16\] 0 " "Pin \"s1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[17\] 0 " "Pin \"s1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[18\] 0 " "Pin \"s1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[19\] 0 " "Pin \"s1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[20\] 0 " "Pin \"s1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[21\] 0 " "Pin \"s1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[22\] 0 " "Pin \"s1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[23\] 0 " "Pin \"s1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[24\] 0 " "Pin \"s1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[25\] 0 " "Pin \"s1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[26\] 0 " "Pin \"s1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[27\] 0 " "Pin \"s1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[28\] 0 " "Pin \"s1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[29\] 0 " "Pin \"s1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[30\] 0 " "Pin \"s1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[31\] 0 " "Pin \"s1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[8\] 0 " "Pin \"s2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[9\] 0 " "Pin \"s2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[10\] 0 " "Pin \"s2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[11\] 0 " "Pin \"s2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[12\] 0 " "Pin \"s2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[13\] 0 " "Pin \"s2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[14\] 0 " "Pin \"s2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[15\] 0 " "Pin \"s2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[16\] 0 " "Pin \"s2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[17\] 0 " "Pin \"s2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[18\] 0 " "Pin \"s2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[19\] 0 " "Pin \"s2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[20\] 0 " "Pin \"s2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[21\] 0 " "Pin \"s2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[22\] 0 " "Pin \"s2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[23\] 0 " "Pin \"s2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[24\] 0 " "Pin \"s2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[25\] 0 " "Pin \"s2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[26\] 0 " "Pin \"s2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[27\] 0 " "Pin \"s2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[28\] 0 " "Pin \"s2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[29\] 0 " "Pin \"s2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[30\] 0 " "Pin \"s2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[31\] 0 " "Pin \"s2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[7\] 0 " "Pin \"s3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[8\] 0 " "Pin \"s3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[9\] 0 " "Pin \"s3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[10\] 0 " "Pin \"s3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[11\] 0 " "Pin \"s3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[12\] 0 " "Pin \"s3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[13\] 0 " "Pin \"s3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[14\] 0 " "Pin \"s3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[15\] 0 " "Pin \"s3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[16\] 0 " "Pin \"s3\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[17\] 0 " "Pin \"s3\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[18\] 0 " "Pin \"s3\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[19\] 0 " "Pin \"s3\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[20\] 0 " "Pin \"s3\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[21\] 0 " "Pin \"s3\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[22\] 0 " "Pin \"s3\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[23\] 0 " "Pin \"s3\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[24\] 0 " "Pin \"s3\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[25\] 0 " "Pin \"s3\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[26\] 0 " "Pin \"s3\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[27\] 0 " "Pin \"s3\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[28\] 0 " "Pin \"s3\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[29\] 0 " "Pin \"s3\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[30\] 0 " "Pin \"s3\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[31\] 0 " "Pin \"s3\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703045369858 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1703045369858 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703045369909 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703045369914 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703045369962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703045370153 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703045370223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UIT/HDL/project/quartus/output_files/risc-v.fit.smsg " "Generated suppressed messages file D:/Study/UIT/HDL/project/quartus/output_files/risc-v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703045370294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5820 " "Peak virtual memory: 5820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703045370372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:09:30 2023 " "Processing ended: Wed Dec 20 11:09:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703045370372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703045370372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703045370372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703045370372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703045371110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703045371110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 11:09:31 2023 " "Processing started: Wed Dec 20 11:09:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703045371110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703045371110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off risc-v -c risc-v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703045371110 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703045371956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703045371989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703045372294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:09:32 2023 " "Processing ended: Wed Dec 20 11:09:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703045372294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703045372294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703045372294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703045372294 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703045372850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703045373140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703045373141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 11:09:32 2023 " "Processing started: Wed Dec 20 11:09:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703045373141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703045373141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta risc-v -c risc-v " "Command: quartus_sta risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703045373141 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1703045373204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1703045373316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703045373338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703045373338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc-v.sdc " "Synopsys Design Constraints File file not found: 'risc-v.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1703045373381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703045373382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1703045373382 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1703045373382 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1703045373382 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1703045373388 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1703045373388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373396 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703045373400 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1703045373401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703045373404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1703045373404 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1703045373404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703045373410 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703045373413 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703045373420 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703045373420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703045373449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:09:33 2023 " "Processing ended: Wed Dec 20 11:09:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703045373449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703045373449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703045373449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703045373449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703045374214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703045374214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 11:09:34 2023 " "Processing started: Wed Dec 20 11:09:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703045374214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703045374214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off risc-v -c risc-v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703045374214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "risc-v.vo D:/Study/UIT/HDL/project/quartus/simulation/modelsim/ simulation " "Generated file risc-v.vo in folder \"D:/Study/UIT/HDL/project/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703045374398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703045374424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 11:09:34 2023 " "Processing ended: Wed Dec 20 11:09:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703045374424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703045374424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703045374424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703045374424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 228 s " "Quartus II Full Compilation was successful. 0 errors, 228 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703045374980 ""}
