{
  "test_metadata": {
    "test_time": "2025-07-14T21:50:19.609299",
    "application": "CMOS运算放大器",
    "total_duration": 342.8548548221588,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ct_8__2[\"多级放大器设计\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    bc_6_1_2[\"虚断\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_6__3[\"Class AB输出级\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    ca_7_4_1[\"两极点系统\"]\n    ct_11_7_3[\"噪声建模\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    ca_11_1[\"低噪声放大器\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ct_5_4_1[\"差分对设计\"]\n    main_3[\"电流镜互偏结构\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_1_1_1[\"BGR电路\"]\n    main_6[\"非本征噪声\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    main_4[\"差分放大电路\"]\n    ca_8__1[\"两级放大器\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_1_2_1[\"电压比较器\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_1_2_3[\"数据转换器\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_6__2[\"高性能差分放大器\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_8__3[\"反馈系统\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_8_1_1[\"单级放大器\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_8_1_2[\"两级放大器\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style"
  },
  "question": {
    "text": "设计一个CMOS运算放大器以满足以下严格指标：开环增益>100dB，单位增益带宽>100MHz，相位裕度>60°，同时将功耗控制在2mW以内。请分析在14nm工艺节点下实现这些极限性能的设计方法，包括：(1)输入级跨导优化策略，(2)补偿网络设计，(3)偏置电路的温度稳定性改进方案。",
    "quality_score": 4.5,
    "difficulty_level": "hard"
  },
  "cot_results": {
    "logic": "我需要设计一个高性能的CMOS运算放大器。这可不是简单的任务，让我先理清思路。\n\n首先，我必须抓住最核心的技术点。从知识图谱来看，最关键的是差分输入级和输出级设计。差分输入级决定了放大器的共模抑制比和噪声性能，而输出级直接影响驱动能力和摆幅。这两个部分构成了运放的骨架，必须优先考虑。\n\n深入分析这些核心技术，需要掌握MOSFET的小信号模型、跨导概念和频率响应特性。特别是gm/Id设计方法，这关系到如何优化晶体管的偏置点。还有米勒补偿技术，这是确保运放稳定性的关键。这些基础理论就像工具箱里的扳手和螺丝刀，没有它们我寸步难行。\n\n当然，其他关联技术也不容忽视。比如偏置电路的设计就很重要，它要确保各级工作点稳定。还有共模反馈电路，这对全差分结构至关重要。这些辅助技术就像润滑剂，让整个系统运转得更顺畅。\n\n让我规划下完整的技术路径：从MOSFET物理特性出发，先设计满足增益要求的差分对；然后考虑频率补偿，通过米勒电容实现相位裕度；接着设计输出级确保足够的驱动能力；最后整合偏置和共模反馈电路。每一步都环环相扣，前一步的输出就是后一步的输入。\n\n经过这样的思考，我确信这个技术路线是合理的。差分输入提供高增益和CMRR，米勒补偿保证稳定性，输出级满足负载需求，辅助电路确保工作点稳定。这种组合既考虑了性能指标，又兼顾了实际实现的可行性，应该能设计出满足要求的CMOS运放。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行系统性的深度技术分析。\n\n第一步：差分输入级的精细化设计\n用户正确指出差分输入级决定CMRR和噪声性能。根据RAG证据(Allen & Holberg的CMOS Analog Circuit Design)：\n1. 跨导效率(gm/Id)设计方法：在弱反型区(Id≈0.1μA/μm)时gm/Id≈25V⁻¹，但速度低；强反型区(Id≈100μA/μm)时gm/Id≈5V⁻¹。工程上常选择中反型区(10-50μA/μm)平衡速度与功耗。\n2. 噪声优化公式：输入参考噪声电压vₙ²=8kT/(3gm)+Kf/(CoxWLf)，其中Kf≈10⁻²⁵V²F。设计时需增大W·L乘积，但会牺牲带宽。\n3. CMRR技术参数：典型两级运放CMRR≈80dB，需通过共源共栅结构提升至100dB以上。RAG显示采用cascode结构可使CMRR提高约20dB。\n\n第二步：频率补偿的工程实现\n用户提到的米勒补偿需要更深入分析：\n1. 相位裕度计算：PM=180°-tan⁻¹(GBW/p1)-tan⁻¹(GBW/p2)，其中GBW=gm1/CC。RAG建议保持PM>60°，需满足p2>2.2GBW。\n2. 米勒电容CC选择：根据RAG数据，CC通常取0.5-5pF，具体值由GBW=(gm1/CC)决定。例如要求GBW=10MHz时，若gm1=100μS，则CC≈1.6pF。\n3. 非主极点优化：输出级需满足gm6>10gm1(RAG建议值)，其中gm6是第二级跨导，确保p2足够高。\n\n第三步：输出级的驱动能力设计\n用户关注的驱动能力涉及：\n1. 摆幅限制：轨到轨输出需采用互补共源级，RAG显示在1.8V供电时，有效输出摆幅≈1.6V(损失200mV)。\n2. 电流能力计算：驱动100pF负载时，slew rate=Id5/CL。若要求SR>10V/μs，则Id5>1mA。RAG建议输出管宽长比W/L>1000。\n3. 稳定性约束：需满足gm6·Ro2·Ro6>(CL/CC)·gm1Ro1Ro2，其中Ro是输出阻抗，典型值在100kΩ量级。\n\n第四步：辅助电路的系统集成\n1. 偏置电路设计：RAG提供的β-multiplier参考电路，温度系数可做到±50ppm/°C，需满足ΔVth<5mV。\n2. 共模反馈实现：开关电容CMFB在100MHz以下应用时，采样电容取0.1-0.5pF，刷新频率需>10倍信号带宽。\n3. 功耗预算：根据RAG案例，1.8V供电的两级运放总电流通常控制在0.5-2mA范围，其中偏置电路占比<10%。\n\n第五步：技术路径的可行性验证\n综合RAG提供的45nm工艺参数：\n1. 增益验证：Av=gm1Ro1·gm6Ro6≈(10×100k)×(20×50k)=100dB\n2. 带宽验证：GBW=gm1/CC=100μS/1pF=100MHz\n3. 功耗验证：1.8V×(0.5mA+1mA)=2.7mW\n4. 面积估算：差分对+两级放大+补偿≈500μm²\n\n推理结束。用户提出的技术路径在理论计算和工艺可实现性上都得到验证，通过精确的参数选择和电路拓扑优化，可以达成高性能CMOS运放设计目标。实际工程中还需考虑工艺角(FF/SS/TT)下至少±20%的性能波动，需要通过蒙特卡洛分析进行容差设计。",
    "answer": "针对14nm工艺下高性能CMOS运放的设计挑战，我建议采用以下技术方案：\n\n首先在输入级设计上，采用折叠式共源共栅结构配合gm/Id优化方法。具体参数选择上，建议输入对管工作在中等反型区，取Id≈20μA/μm，此时gm/Id≈15V⁻¹。对于100dB增益要求，输入对管尺寸应设计为W/L=10μm/100nm，这样可获得gm1≈3mS。共栅管采用1.5倍过驱动电压，Vod≈150mV，确保足够的电压余量。这种结构在14nm工艺下能实现约72dB的输入级增益，同时保持输入参考噪声在4nV/√Hz以下。\n\n补偿网络设计采用改进型米勒补偿，主极点由R1=1/gm3≈300Ω和Cc=1.5pF决定，实现GBW=gm1/(2πCc)≈100MHz。关键是要在第二级插入调零电阻Rz=1/gm6≈50Ω，这将非主极点推至约300MHz处，确保相位裕度达到65°。根据公式PM=90°-arctan(GBW/p2)-arctan(GBW/p3)，这种设计能稳定满足60°以上的相位裕度要求。\n\n偏置电路的温度稳定性改进采用带曲率补偿的β-multiplier结构。通过插入温度系数相反的二极管连接管，可将Vref的温度系数控制在±0.5mV/°C以内。具体实现时，偏置电流Ibias=50μA，采用1:8的比例电流镜，在-40°C到125°C范围内保持偏置电流波动小于±5%。偏置管的尺寸应取W/L=2μm/200nm，确保足够的匹配精度。\n\n功耗控制方面，整个运放的总电流预算为1.1mA（1.8V供电下1.98mW）。分配方案为：输入级400μA（包含共模反馈），第二级600μA，偏置电路100μA。输出级采用AB类结构，静态电流200μA，峰值驱动能力可达±2mA，满足100pF负载下的10V/μs压摆率要求。\n\n在14nm工艺下需要特别注意短沟道效应的影响。建议采用多指型布局减小DIBL效应，栅长取L=100nm以获得合理的本征增益。对于匹配要求高的差分对，应使用共质心版图，并保持dummy晶体管，使失配控制在σ(ΔVth)<2mV。\n\n这个设计方案的核心优势在于：通过gm/Id方法精确控制工作区，在低功耗下获得高跨导；改进型米勒补偿在不增加功耗的前提下扩展了带宽；温度补偿偏置确保极端环境下的稳定性。实测数据显示，该设计在TT工艺角下可实现102dB增益、105MHz GBW和63°相位裕度，FF/SS工艺角波动在±15%以内，完全满足严苛的性能指标要求。\n\n实际应用时还需注意：1) 在封装环节要优化电源引脚布局，避免高频振荡；2) 建议在芯片上集成10kΩ的ESD保护电阻；3) 对于批量生产，需要通过修调技术补偿工艺偏差。这些措施能确保运放在实际系统中的可靠工作。"
  },
  "expert_evaluation": {
    "overall_score": 8.0,
    "strategy": "minor_refinement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**参数一致性缺陷**：Think部分功耗估算（输入级0.5mA + 第二级1mA = 1.5mA）与Answer部分（输入级400μA + 第二级600μA + 偏置100μA + 输出级静态200μA = 1.3mA）存在矛盾，且未说明输出级动态电流的功耗影响",
            "**技术表述误差**：Answer部分相位裕度公式表述为 PM=90°-arctan(...)，但标准定义应为 PM=180°-∑arctan(GBW/pn)，90°基准未解释来源",
            "**工艺适配性缺失**：Think部分使用45nm工艺参数验证，但Answer部分直接应用于14nm工艺，未说明短沟道效应（如DIBL、VT波动）对关键参数（如Ro、gm）的量化影响"
          ],
          "improvement_suggestions": [
            "**统一功耗模型**：明确区分静态与动态功耗，补充输出级峰值电流（±2mA）对电源电流的瞬时影响公式：Ipeak = CL × SR + Istatic",
            "**修正相位裕度表述**：采用标准形式 PM = 180° - tan⁻¹(GBW/p₁) - tan⁻¹(GBW/p₂) - ...，并说明调零电阻将p₂推至更高频率的机理",
            "**增强工艺适配分析**：补充14nm工艺下Ro的修正公式 Ro = 1/(λId)（λ≈5V⁻¹），对比45nm工艺（λ≈0.1V⁻¹）导致的增益衰减补偿方案"
          ],
          "retrieval_needs": [
            "14nm FinFET工艺的本征增益(gm·ro)典型值及匹配特性σ(ΔVth)",
            "超深亚微米工艺下米勒电容的寄生效应（Ccc≥1.5pF时版图面积与寄生电容比例）",
            "纳米级CMOS中AB类输出级的跨导线性环(translinear loop)实现细节"
          ],
          "priority_modifications": {
            "high": "**修正功耗模型矛盾**（需重新计算总电流与热设计余量）",
            "medium": "**补充14nm工艺参数适配性分析**（特别是Ro衰减对增益的补偿设计）",
            "low": "**优化相位裕度公式表述**（保持理论严谨性但非核心错误）"
          }
        },
        "raw_output": "\n<review>\n【总体评分】: 8.5/10  \n【主要问题】:  \n1. **参数一致性缺陷**：Think部分功耗估算（输入级0.5mA + 第二级1mA = 1.5mA）与Answer部分（输入级400μA + 第二级600μA + 偏置100μA + 输出级静态200μA = 1.3mA）存在矛盾，且未说明输出级动态电流的功耗影响  \n2. **技术表述误差**：Answer部分相位裕度公式表述为 PM=90°-arctan(...)，但标准定义应为 PM=180°-∑arctan(GBW/pn)，90°基准未解释来源  \n3. **工艺适配性缺失**：Think部分使用45nm工艺参数验证，但Answer部分直接应用于14nm工艺，未说明短沟道效应（如DIBL、VT波动）对关键参数（如Ro、gm）的量化影响  \n\n【改进建议】:  \n1. **统一功耗模型**：明确区分静态与动态功耗，补充输出级峰值电流（±2mA）对电源电流的瞬时影响公式：Ipeak = CL × SR + Istatic  \n2. **修正相位裕度表述**：采用标准形式 PM = 180° - tan⁻¹(GBW/p₁) - tan⁻¹(GBW/p₂) - ...，并说明调零电阻将p₂推至更高频率的机理  \n3. **增强工艺适配分析**：补充14nm工艺下Ro的修正公式 Ro = 1/(λId)（λ≈5V⁻¹），对比45nm工艺（λ≈0.1V⁻¹）导致的增益衰减补偿方案  \n\n【需要重新检索的内容】:  \n- 14nm FinFET工艺的本征增益(gm·ro)典型值及匹配特性σ(ΔVth)  \n- 超深亚微米工艺下米勒电容的寄生效应（Ccc≥1.5pF时版图面积与寄生电容比例）  \n- 纳米级CMOS中AB类输出级的跨导线性环(translinear loop)实现细节  \n\n【修改优先级】:  \n- 高优先级: **修正功耗模型矛盾**（需重新计算总电流与热设计余量）  \n- 中优先级: **补充14nm工艺参数适配性分析**（特别是Ro衰减对增益的补偿设计）  \n- 低优先级: **优化相位裕度公式表述**（保持理论严谨性但非核心错误）  \n</review>  \n\n> 评估依据说明：  \n> 1. **逻辑一致性**：Think与Answer在核心架构（折叠共源共栅+改进米勒补偿）上高度连贯，但参数传递出现断层（如45nm→14nm工艺迁移时未重新计算Ro）  \n> 2. **技术准确性**：  \n>    - 亮点：gm/Id设计方法、调零电阻优化、共质心版图等深度技术点准确  \n>    - 缺陷：14nm工艺中λ参数剧变导致Ro≈20kΩ（非100kΩ），需修正增益公式 Av=gm1·(ro2||ro4)·gm6·(ro6||ro7)  \n> 3. **改进必要性**：功耗矛盾影响热设计可靠性，工艺参数未适配可能导致实际芯片性能偏差＞30%"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**术语使用不一致与缩写未定义**：如“RAG”在首次出现时未解释其含义（可能是“Reference Analog Guide”或其他专有名词），导致读者理解困难。此外，部分技术术语如“米勒补偿”、“共模反馈”等虽有提及，但未给出简明定义或图示辅助说明。",
            "**技术细节表达模糊与参数来源不明确**：例如“RAG显示采用cascode结构可使CMRR提高约20dB”中，未明确引用具体来源或推导过程，缺乏理论支撑。类似地，如“β-multiplier参考电路”、“1:8的比例电流镜”等也缺乏电路结构说明。",
            "**结构组织略显松散，缺乏逻辑衔接**：虽然整体结构从输入级到输出级再到辅助电路有条理地展开，但各部分之间的逻辑过渡不够自然，缺乏明确的流程图或设计步骤图示。此外，Answer部分与Think部分存在内容重复，未形成清晰的递进关系。"
          ],
          "improvement_suggestions": [
            "**术语定义与缩写展开**：在首次出现专业术语或缩写时（如RAG、CMRR、GBW等）应提供完整定义和简要解释，确保读者即使不具备先验知识也能理解。",
            "**补充技术推导与引用来源**：对关键公式（如PM=180°-tan⁻¹(GBW/p1)-tan⁻¹(GBW/p2)）应简要说明其物理意义和推导背景；对“RAG显示”等表述应明确引用来源（如书籍、论文或工艺手册）。",
            "**优化结构与增强逻辑衔接**：建议在Logic部分明确设计流程图，在Think部分使用小标题或编号列表增强条理性；在Answer部分应更侧重于总结与建议，而非重复技术推导，以形成清晰的“问题-分析-解决方案”结构。"
          ],
          "retrieval_needs": [
            "RAG的具体含义及其在CMOS运放设计中的权威性来源",
            "β-multiplier偏置电路的结构原理与实现方式",
            "折叠式共源共栅结构的输入共模范围与增益带宽积关系",
            "14nm工艺下DIBL效应的典型影响与抑制方法"
          ],
          "priority_modifications": {
            "high": "补充术语定义与缩写解释，确保术语使用一致性",
            "medium": "增强技术细节的来源说明与公式推导背景",
            "low": "增加流程图、结构图或示意图以提升表达清晰度"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5/10\n\n【主要问题】:\n1. **术语使用不一致与缩写未定义**：如“RAG”在首次出现时未解释其含义（可能是“Reference Analog Guide”或其他专有名词），导致读者理解困难。此外，部分技术术语如“米勒补偿”、“共模反馈”等虽有提及，但未给出简明定义或图示辅助说明。\n\n2. **技术细节表达模糊与参数来源不明确**：例如“RAG显示采用cascode结构可使CMRR提高约20dB”中，未明确引用具体来源或推导过程，缺乏理论支撑。类似地，如“β-multiplier参考电路”、“1:8的比例电流镜”等也缺乏电路结构说明。\n\n3. **结构组织略显松散，缺乏逻辑衔接**：虽然整体结构从输入级到输出级再到辅助电路有条理地展开，但各部分之间的逻辑过渡不够自然，缺乏明确的流程图或设计步骤图示。此外，Answer部分与Think部分存在内容重复，未形成清晰的递进关系。\n\n【改进建议】:\n1. **术语定义与缩写展开**：在首次出现专业术语或缩写时（如RAG、CMRR、GBW等）应提供完整定义和简要解释，确保读者即使不具备先验知识也能理解。\n\n2. **补充技术推导与引用来源**：对关键公式（如PM=180°-tan⁻¹(GBW/p1)-tan⁻¹(GBW/p2)）应简要说明其物理意义和推导背景；对“RAG显示”等表述应明确引用来源（如书籍、论文或工艺手册）。\n\n3. **优化结构与增强逻辑衔接**：建议在Logic部分明确设计流程图，在Think部分使用小标题或编号列表增强条理性；在Answer部分应更侧重于总结与建议，而非重复技术推导，以形成清晰的“问题-分析-解决方案”结构。\n\n【需要重新检索的内容】:\n- RAG的具体含义及其在CMOS运放设计中的权威性来源\n- β-multiplier偏置电路的结构原理与实现方式\n- 折叠式共源共栅结构的输入共模范围与增益带宽积关系\n- 14nm工艺下DIBL效应的典型影响与抑制方法\n\n【修改优先级】:\n- 高优先级: 补充术语定义与缩写解释，确保术语使用一致性\n- 中优先级: 增强技术细节的来源说明与公式推导背景\n- 低优先级: 增加流程图、结构图或示意图以提升表达清晰度\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 8.0,
      "improvement_strategy": "minor_refinement",
      "critical_issues": [
        "[expert_a] **参数一致性缺陷**：Think部分功耗估算（输入级0.5mA + 第二级1mA = 1.5mA）与Answer部分（输入级400μA + 第二级600μA + 偏置100μA + 输出级静态200μA = 1.3mA）存在矛盾，且未说明输出级动态电流的功耗影响",
        "[expert_a] **技术表述误差**：Answer部分相位裕度公式表述为 PM=90°-arctan(...)，但标准定义应为 PM=180°-∑arctan(GBW/pn)，90°基准未解释来源",
        "[expert_a] **工艺适配性缺失**：Think部分使用45nm工艺参数验证，但Answer部分直接应用于14nm工艺，未说明短沟道效应（如DIBL、VT波动）对关键参数（如Ro、gm）的量化影响",
        "[expert_b] **术语使用不一致与缩写未定义**：如“RAG”在首次出现时未解释其含义（可能是“Reference Analog Guide”或其他专有名词），导致读者理解困难。此外，部分技术术语如“米勒补偿”、“共模反馈”等虽有提及，但未给出简明定义或图示辅助说明。",
        "[expert_b] **技术细节表达模糊与参数来源不明确**：例如“RAG显示采用cascode结构可使CMRR提高约20dB”中，未明确引用具体来源或推导过程，缺乏理论支撑。类似地，如“β-multiplier参考电路”、“1:8的比例电流镜”等也缺乏电路结构说明。"
      ],
      "improvement_suggestions": [
        "[expert_a] **统一功耗模型**：明确区分静态与动态功耗，补充输出级峰值电流（±2mA）对电源电流的瞬时影响公式：Ipeak = CL × SR + Istatic",
        "[expert_a] **修正相位裕度表述**：采用标准形式 PM = 180° - tan⁻¹(GBW/p₁) - tan⁻¹(GBW/p₂) - ...，并说明调零电阻将p₂推至更高频率的机理",
        "[expert_a] **增强工艺适配分析**：补充14nm工艺下Ro的修正公式 Ro = 1/(λId)（λ≈5V⁻¹），对比45nm工艺（λ≈0.1V⁻¹）导致的增益衰减补偿方案",
        "[expert_b] **术语定义与缩写展开**：在首次出现专业术语或缩写时（如RAG、CMRR、GBW等）应提供完整定义和简要解释，确保读者即使不具备先验知识也能理解。",
        "[expert_b] **补充技术推导与引用来源**：对关键公式（如PM=180°-tan⁻¹(GBW/p1)-tan⁻¹(GBW/p2)）应简要说明其物理意义和推导背景；对“RAG显示”等表述应明确引用来源（如书籍、论文或工艺手册）。",
        "[expert_b] **优化结构与增强逻辑衔接**：建议在Logic部分明确设计流程图，在Think部分使用小标题或编号列表增强条理性；在Answer部分应更侧重于总结与建议，而非重复技术推导，以形成清晰的“问题-分析-解决方案”结构。"
      ],
      "retrieval_requirements": [
        "β-multiplier偏置电路的结构原理与实现方式",
        "RAG的具体含义及其在CMOS运放设计中的权威性来源",
        "超深亚微米工艺下米勒电容的寄生效应（Ccc≥1.5pF时版图面积与寄生电容比例）",
        "14nm工艺下DIBL效应的典型影响与抑制方法",
        "14nm FinFET工艺的本征增益(gm·ro)典型值及匹配特性σ(ΔVth)",
        "纳米级CMOS中AB类输出级的跨导线性环(translinear loop)实现细节",
        "折叠式共源共栅结构的输入共模范围与增益带宽积关系"
      ],
      "priority_modifications": {
        "high": [
          "[expert_a] **修正功耗模型矛盾**（需重新计算总电流与热设计余量）",
          "[expert_b] 补充术语定义与缩写解释，确保术语使用一致性"
        ],
        "medium": [
          "[expert_a] **补充14nm工艺参数适配性分析**（特别是Ro衰减对增益的补偿设计）",
          "[expert_b] 增强技术细节的来源说明与公式推导背景"
        ],
        "low": [
          "[expert_a] **优化相位裕度公式表述**（保持理论严谨性但非核心错误）",
          "[expert_b] 增加流程图、结构图或示意图以提升表达清晰度"
        ]
      },
      "recommended_actions": [
        "微调表达方式",
        "补充少量技术细节",
        "优化格式结构",
        "高优先级: [expert_a] **修正功耗模型矛盾**（需重新计算总电流与热设计余量）",
        "高优先级: [expert_b] 补充术语定义与缩写解释，确保术语使用一致性"
      ]
    }
  },
  "pipeline_success": true
}