#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fd7240 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
P_0000000000fc9010 .param/l "IRAMSIZE" 1 2 8, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000001026980_0 .var "clk", 0 0;
v0000000001027380_0 .var "count", 7 0;
v00000000010274c0_0 .net "exception", 0 0, v0000000000fd28d0_0;  1 drivers
o0000000000fdc548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001026b60_0 .net "imem_addr", 31 0, o0000000000fdc548;  0 drivers
v0000000001027ec0_0 .net "imem_rdata", 31 0, v0000000001026840_0;  1 drivers
o0000000000fdc5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001026de0_0 .net "imem_ready", 0 0, o0000000000fdc5a8;  0 drivers
L_0000000002832018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001026340_0 .net "imem_valid", 0 0, L_0000000002832018;  1 drivers
v0000000001026c00_0 .var "next_pc", 31 0;
v0000000001026e80_0 .var "resetb", 0 0;
S_000000000107d4b0 .scope module, "IF_ID" "IF_ID" 2 103, 3 10 0, S_0000000000fd7240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetb";
    .port_info 2 /OUTPUT 1 "exception";
    .port_info 3 /OUTPUT 1 "imem_ready";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /INPUT 1 "imem_valid";
    .port_info 6 /OUTPUT 32 "imem_addr";
P_0000000000fdb690 .param/l "CSR_RDCYCLE" 1 4 70, C4<0110000000000>;
P_0000000000fdb6c8 .param/l "CSR_RDCYCLEH" 1 4 71, C4<0110010000000>;
P_0000000000fdb700 .param/l "CSR_RDINSTRET" 1 4 74, C4<0110000000010>;
P_0000000000fdb738 .param/l "CSR_RDINSTRETH" 1 4 75, C4<0110010000010>;
P_0000000000fdb770 .param/l "CSR_RDTIME" 1 4 72, C4<0110000000001>;
P_0000000000fdb7a8 .param/l "CSR_RDTIMEH" 1 4 73, C4<0110010000001>;
P_0000000000fdb7e0 .param/l "NOP" 1 4 14, C4<00000000000000000000000000010011>;
P_0000000000fdb818 .param/l "OP_ADD" 1 4 51, C4<000>;
P_0000000000fdb850 .param/l "OP_AND" 1 4 58, C4<111>;
P_0000000000fdb888 .param/l "OP_ARITHI" 1 4 24, C4<0010011>;
P_0000000000fdb8c0 .param/l "OP_ARITHR" 1 4 25, C4<0110011>;
P_0000000000fdb8f8 .param/l "OP_AUIPC" 1 4 17, C4<0010111>;
P_0000000000fdb930 .param/l "OP_BEQ" 1 4 31, C4<000>;
P_0000000000fdb968 .param/l "OP_BGE" 1 4 34, C4<101>;
P_0000000000fdb9a0 .param/l "OP_BGEU" 1 4 36, C4<111>;
P_0000000000fdb9d8 .param/l "OP_BLT" 1 4 33, C4<100>;
P_0000000000fdba10 .param/l "OP_BLTU" 1 4 35, C4<110>;
P_0000000000fdba48 .param/l "OP_BNE" 1 4 32, C4<001>;
P_0000000000fdba80 .param/l "OP_BRANCH" 1 4 21, C4<1100011>;
P_0000000000fdbab8 .param/l "OP_CSRRC" 1 4 64, C4<011>;
P_0000000000fdbaf0 .param/l "OP_CSRRCI" 1 4 67, C4<111>;
P_0000000000fdbb28 .param/l "OP_CSRRS" 1 4 63, C4<010>;
P_0000000000fdbb60 .param/l "OP_CSRRSI" 1 4 66, C4<110>;
P_0000000000fdbb98 .param/l "OP_CSRRW" 1 4 62, C4<001>;
P_0000000000fdbbd0 .param/l "OP_CSRRWI" 1 4 65, C4<101>;
P_0000000000fdbc08 .param/l "OP_ECALL" 1 4 61, C4<000>;
P_0000000000fdbc40 .param/l "OP_FENCE" 1 4 26, C4<0001111>;
P_0000000000fdbc78 .param/l "OP_JAL" 1 4 19, C4<1101111>;
P_0000000000fdbcb0 .param/l "OP_JALR" 1 4 20, C4<1100111>;
P_0000000000fdbce8 .param/l "OP_LB" 1 4 39, C4<000>;
P_0000000000fdbd20 .param/l "OP_LBU" 1 4 42, C4<100>;
P_0000000000fdbd58 .param/l "OP_LH" 1 4 40, C4<001>;
P_0000000000fdbd90 .param/l "OP_LHU" 1 4 43, C4<101>;
P_0000000000fdbdc8 .param/l "OP_LOAD" 1 4 22, C4<0000011>;
P_0000000000fdbe00 .param/l "OP_LUI" 1 4 18, C4<0110111>;
P_0000000000fdbe38 .param/l "OP_LW" 1 4 41, C4<010>;
P_0000000000fdbe70 .param/l "OP_OR" 1 4 57, C4<110>;
P_0000000000fdbea8 .param/l "OP_SB" 1 4 46, C4<000>;
P_0000000000fdbee0 .param/l "OP_SH" 1 4 47, C4<001>;
P_0000000000fdbf18 .param/l "OP_SLL" 1 4 52, C4<001>;
P_0000000000fdbf50 .param/l "OP_SLT" 1 4 53, C4<010>;
P_0000000000fdbf88 .param/l "OP_SLTU" 1 4 54, C4<011>;
P_0000000000fdbfc0 .param/l "OP_SR" 1 4 56, C4<101>;
P_0000000000fdbff8 .param/l "OP_STORE" 1 4 23, C4<0100011>;
P_0000000000fdc030 .param/l "OP_SW" 1 4 48, C4<010>;
P_0000000000fdc068 .param/l "OP_SYSTEM" 1 4 27, C4<1110011>;
P_0000000000fdc0a0 .param/l "OP_XOR" 1 4 55, C4<100>;
P_0000000000fdc0d8 .param/l "RESETVEC" 1 4 12, C4<00000000000000000000000000000000>;
L_000000000107e1e0 .functor BUFZ 32, v0000000001026840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000fd20b0_0 .net "clk", 0 0, v0000000001026980_0;  1 drivers
v0000000000fd2510_0 .var "ex_alu", 0 0;
v0000000000fd2830_0 .var "ex_alu_op", 2 0;
v0000000000fd2150_0 .var "ex_auipc", 0 0;
v0000000000fd2bf0_0 .var "ex_branch", 0 0;
v0000000000fd1750_0 .var "ex_csr", 0 0;
v0000000000fd23d0_0 .var "ex_dst_sel", 4 0;
v0000000000fd25b0_0 .var "ex_imm", 31 0;
v0000000000fd1430_0 .var "ex_imm_sel", 0 0;
v0000000000fd2c90_0 .var "ex_jal", 0 0;
v0000000000fd1d90_0 .var "ex_jalr", 0 0;
v0000000000fd17f0_0 .var "ex_lui", 0 0;
v0000000000fd1070_0 .var "ex_mem2reg", 0 0;
v0000000000fd11b0_0 .var "ex_memwr", 0 0;
v0000000000fd14d0_0 .var "ex_pc", 31 0;
v0000000000fd2290_0 .var "ex_src1_sel", 4 0;
v0000000000fd0e90_0 .var "ex_src2_sel", 4 0;
v0000000000fd2ab0_0 .var "ex_subtype", 0 0;
v0000000000fd28d0_0 .var "exception", 0 0;
v0000000000fd1bb0_0 .var "if_pc", 31 0;
v0000000000fd1e30_0 .var "illegal_csr", 0 0;
v0000000000fd1250_0 .var "illegal_inst", 0 0;
v0000000000fd1b10_0 .net "imem_addr", 31 0, o0000000000fdc548;  alias, 0 drivers
v0000000000fd2330_0 .net "imem_rdata", 31 0, v0000000001026840_0;  alias, 1 drivers
v0000000000fd0df0_0 .net "imem_ready", 0 0, o0000000000fdc5a8;  alias, 0 drivers
v0000000000fd0f30_0 .net "imem_valid", 0 0, L_0000000002832018;  alias, 1 drivers
v0000000000fd12f0_0 .var "imm", 31 0;
v0000000000fd2970_0 .net "inst", 31 0, L_000000000107e1e0;  1 drivers
v0000000000fd1390_0 .net "resetb", 0 0, v0000000001026e80_0;  1 drivers
E_0000000000fc9790/0 .event negedge, v0000000000fd1390_0;
E_0000000000fc9790/1 .event posedge, v0000000000fd20b0_0;
E_0000000000fc9790 .event/or E_0000000000fc9790/0, E_0000000000fc9790/1;
E_0000000000fc9150 .event edge, v0000000000fd2970_0;
L_00000000010262a0 .part v0000000000fd1bb0_0, 2, 30;
S_0000000000fd95b0 .scope module, "execute" "execute" 2 117, 5 12 0, S_0000000000fd7240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetb";
    .port_info 2 /INPUT 1 "ex_imm_sel";
    .port_info 3 /INPUT 32 "ex_imm";
    .port_info 4 /INPUT 1 "ex_memwr";
    .port_info 5 /INPUT 1 "ex_mem2reg";
    .port_info 6 /INPUT 1 "ex_jal";
    .port_info 7 /INPUT 1 "ex_jalr";
    .port_info 8 /INPUT 1 "ex_lui";
    .port_info 9 /INPUT 1 "ex_auipc";
    .port_info 10 /INPUT 1 "ex_csr";
    .port_info 11 /INPUT 1 "ex_alu";
    .port_info 12 /INPUT 3 "ex_alu_op";
    .port_info 13 /INPUT 1 "ex_subtype";
    .port_info 14 /INPUT 32 "ex_pc";
    .port_info 15 /INPUT 5 "ex_dst_sel";
P_0000000000fa9160 .param/l "OP_ADD" 0 5 12, C4<000>;
P_0000000000fa9198 .param/l "OP_AND" 0 5 19, C4<111>;
P_0000000000fa91d0 .param/l "OP_OR" 0 5 18, C4<110>;
P_0000000000fa9208 .param/l "OP_SB" 0 5 22, C4<000>;
P_0000000000fa9240 .param/l "OP_SH" 0 5 23, C4<001>;
P_0000000000fa9278 .param/l "OP_SLL" 0 5 13, C4<001>;
P_0000000000fa92b0 .param/l "OP_SLT" 0 5 14, C4<010>;
P_0000000000fa92e8 .param/l "OP_SLTU" 0 5 15, C4<011>;
P_0000000000fa9320 .param/l "OP_SR" 0 5 17, C4<101>;
P_0000000000fa9358 .param/l "OP_SW" 0 5 24, C4<010>;
P_0000000000fa9390 .param/l "OP_XOR" 0 5 16, C4<100>;
P_0000000000fa93c8 .param/l "RESETVEC" 0 5 25, C4<00000000000000000000000000000000>;
o0000000000fdca58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000000000107e3a0 .functor BUFZ 32, o0000000000fdca58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000fd2b50_0 .net *"_s10", 32 0, L_0000000001027920;  1 drivers
L_00000000028321c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fd2a10_0 .net/2u *"_s14", 0 0, L_00000000028321c8;  1 drivers
v0000000000fd1570_0 .net *"_s16", 32 0, L_0000000001027880;  1 drivers
L_0000000002832210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fd1a70_0 .net/2u *"_s18", 0 0, L_0000000002832210;  1 drivers
v0000000000fd1f70_0 .net *"_s20", 32 0, L_00000000010279c0;  1 drivers
v0000000000fd1c50_0 .net *"_s5", 0 0, L_0000000001027560;  1 drivers
v0000000000fd1890_0 .net *"_s6", 32 0, L_0000000001027740;  1 drivers
v0000000000fd1610_0 .net *"_s9", 0 0, L_0000000001027b00;  1 drivers
v0000000000fd1930_0 .net "alu_op1", 31 0, L_000000000107e3a0;  1 drivers
v0000000000fd1cf0_0 .net "alu_op2", 31 0, L_0000000001027f60;  1 drivers
v0000000000fd19d0_0 .net "clk", 0 0, v0000000001026980_0;  alias, 1 drivers
v0000000000fd1ed0_0 .net "ex_alu", 0 0, v0000000000fd2510_0;  1 drivers
v0000000000fd2010_0 .net "ex_alu_op", 2 0, v0000000000fd2830_0;  1 drivers
v0000000000fd2470_0 .net "ex_auipc", 0 0, v0000000000fd2150_0;  1 drivers
v0000000000fd2650_0 .net "ex_csr", 0 0, v0000000000fd1750_0;  1 drivers
v0000000000fd26f0_0 .var "ex_csr_read", 31 0;
v0000000000fd2790_0 .net "ex_dst_sel", 4 0, v0000000000fd23d0_0;  1 drivers
v000000000107a220_0 .net "ex_imm", 31 0, v0000000000fd25b0_0;  1 drivers
v000000000107a360_0 .net "ex_imm_sel", 0 0, v0000000000fd1430_0;  1 drivers
v0000000001026200_0 .net "ex_jal", 0 0, v0000000000fd2c90_0;  1 drivers
v00000000010277e0_0 .net "ex_jalr", 0 0, v0000000000fd1d90_0;  1 drivers
v0000000001027600_0 .net "ex_lui", 0 0, v0000000000fd17f0_0;  1 drivers
v0000000001027ce0_0 .net "ex_mem2reg", 0 0, v0000000000fd1070_0;  1 drivers
v0000000001026d40_0 .net "ex_memwr", 0 0, v0000000000fd11b0_0;  1 drivers
v0000000001026a20_0 .net "ex_pc", 31 0, v0000000000fd14d0_0;  1 drivers
v00000000010271a0_0 .net "ex_subtype", 0 0, v0000000000fd2ab0_0;  1 drivers
v0000000001026700_0 .var "fetch_pc", 31 0;
v00000000010265c0_0 .var "next_pc", 31 0;
v0000000001027240_0 .net "reg_rdata1", 31 0, o0000000000fdca58;  0 drivers
o0000000000fdca88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010276a0_0 .net "reg_rdata2", 31 0, o0000000000fdca88;  0 drivers
v0000000001027420_0 .net "resetb", 0 0, v0000000001026e80_0;  alias, 1 drivers
v0000000001027100_0 .var "result", 31 0;
v0000000001026480_0 .net "result_subs", 32 0, L_00000000010263e0;  1 drivers
v00000000010268e0_0 .net "result_subu", 32 0, L_0000000001027a60;  1 drivers
v00000000010272e0_0 .net "wr_addr", 31 0, L_0000000001027ba0;  1 drivers
E_0000000000fc9090/0 .event edge, v0000000000fd1cf0_0, v0000000000fd11b0_0, v0000000000fd14d0_0, v0000000000fd2c90_0;
E_0000000000fc9090/1 .event edge, v0000000000fd1d90_0, v0000000000fd25b0_0, v0000000000fd17f0_0, v0000000000fd2150_0;
E_0000000000fc9090/2 .event edge, v0000000000fd26f0_0, v0000000000fd1750_0, v0000000000fd2830_0, v0000000000fd2ab0_0;
E_0000000000fc9090/3 .event edge, v0000000000fd1930_0, v0000000001026480_0, v00000000010268e0_0, v0000000000fd2510_0;
E_0000000000fc9090 .event/or E_0000000000fc9090/0, E_0000000000fc9090/1, E_0000000000fc9090/2, E_0000000000fc9090/3;
E_0000000000fca890 .event edge, v0000000001026700_0;
L_0000000001027f60 .functor MUXZ 32, o0000000000fdca88, v0000000000fd25b0_0, v0000000000fd1430_0, C4<>;
L_0000000001027560 .part L_000000000107e3a0, 31, 1;
L_0000000001027740 .concat [ 32 1 0 0], L_000000000107e3a0, L_0000000001027560;
L_0000000001027b00 .part L_0000000001027f60, 31, 1;
L_0000000001027920 .concat [ 32 1 0 0], L_0000000001027f60, L_0000000001027b00;
L_00000000010263e0 .arith/sub 33, L_0000000001027740, L_0000000001027920;
L_0000000001027880 .concat [ 32 1 0 0], L_000000000107e3a0, L_00000000028321c8;
L_00000000010279c0 .concat [ 32 1 0 0], L_0000000001027f60, L_0000000002832210;
L_0000000001027a60 .arith/sub 33, L_0000000001027880, L_00000000010279c0;
L_0000000001027ba0 .arith/sum 32, L_000000000107e3a0, v0000000000fd25b0_0;
S_0000000000f8e200 .scope module, "imem" "memmodel" 2 87, 6 4 0, S_0000000000fd7240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rready";
    .port_info 2 /INPUT 1 "wready";
    .port_info 3 /OUTPUT 32 "rdata";
    .port_info 4 /INPUT 30 "raddr";
    .port_info 5 /INPUT 30 "waddr";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /INPUT 4 "wstrb";
P_0000000000f76eb0 .param/l "ADDRW" 1 6 19, +C4<00000000000000000000000000001111>;
P_0000000000f76ee8 .param/str "FILE" 0 6 6, "../mem_generator/imem_dmem/imem.hex";
P_0000000000f76f20 .param/l "SIZE" 0 6 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000001027c40_0 .net "clk", 0 0, v0000000001026980_0;  alias, 1 drivers
v0000000001028000_0 .var/i "i", 31 0;
v0000000001026520 .array "mem", 0 32767, 31 0;
v0000000001027d80_0 .net "raddr", 31 2, L_00000000010262a0;  1 drivers
v0000000001026660_0 .net "radr", 14 0, L_0000000001026f20;  1 drivers
v0000000001026840_0 .var "rdata", 31 0;
L_0000000002832060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010267a0_0 .net "rready", 0 0, L_0000000002832060;  1 drivers
L_00000000028320f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001026fc0_0 .net "waddr", 31 2, L_00000000028320f0;  1 drivers
v0000000001026ac0_0 .net "wadr", 14 0, L_00000000010280a0;  1 drivers
L_0000000002832138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001027e20_0 .net "wdata", 31 0, L_0000000002832138;  1 drivers
L_00000000028320a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001026ca0_0 .net "wready", 0 0, L_00000000028320a8;  1 drivers
L_0000000002832180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001027060_0 .net "wstrb", 3 0, L_0000000002832180;  1 drivers
E_0000000000fca690 .event posedge, v0000000000fd20b0_0;
L_0000000001026f20 .part L_00000000010262a0, 0, 15;
L_00000000010280a0 .part L_00000000028320f0, 0, 15;
    .scope S_0000000000f8e200;
T_0 ;
    %vpi_func 6 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001028000_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000001028000_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001028000_0;
    %store/vec4a v0000000001026520, 4, 0;
    %load/vec4 v0000000001028000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001028000_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %vpi_call 6 34 "$readmemh", P_0000000000f76ee8, v0000000001026520, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000000f8e200;
T_1 ;
    %wait E_0000000000fca690;
    %load/vec4 v00000000010267a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000001026ca0_0;
    %load/vec4 v0000000001026660_0;
    %load/vec4 v0000000001026ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0000000001026660_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000001026520, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001026840_0, 4, 5;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0000000001026660_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000001026520, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001026840_0, 4, 5;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0000000001026660_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000001026520, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001026840_0, 4, 5;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %load/vec4 v0000000001026660_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000001026520, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001026840_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000001026660_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000001026520, 4;
    %assign/vec4 v0000000001026840_0, 0;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0000000001026ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000001026ac0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026520, 0, 4;
T_1.14 ;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001026ac0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026520, 4, 5;
T_1.16 ;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001026ac0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026520, 4, 5;
T_1.18 ;
    %load/vec4 v0000000001027060_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %load/vec4 v0000000001027e20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000001026ac0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026520, 4, 5;
T_1.20 ;
T_1.12 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000107d4b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd1bb0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000000000107d4b0;
T_3 ;
    %wait E_0000000000fc9790;
    %load/vec4 v0000000000fd1390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd28d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000fd1250_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000000fd1e30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0000000000fd1b10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 9;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fd28d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000107d4b0;
T_4 ;
    %wait E_0000000000fc9150;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd1250_0, 0, 1;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd1250_0, 0, 1;
    %jmp T_4.12;
T_4.0 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000fd2970_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000fd2970_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000fd2970_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000fd2970_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000fd12f0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000107d4b0;
T_5 ;
    %wait E_0000000000fc9790;
    %load/vec4 v0000000000fd1390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000fd25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd1430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fd2290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fd0e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fd23d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000fd2830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd1070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd2510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd1750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd2bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000fd14d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000fd12f0_0;
    %assign/vec4 v0000000000fd25b0_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000000fd1430_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000000fd2290_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000000fd0e90_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000000fd23d0_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000000fd2830_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v0000000000fd2ab0_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd11b0_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd1070_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000000fd2510_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %nor/r;
    %and;
    %assign/vec4 v0000000000fd1750_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd17f0_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd2150_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd2c90_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd1d90_0, 0;
    %load/vec4 v0000000000fd2970_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000000fd2bf0_0, 0;
    %load/vec4 v0000000000fd1bb0_0;
    %assign/vec4 v0000000000fd14d0_0, 0;
T_5.1 ;
    %load/vec4 v0000000000fd1bb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000000fd1bb0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fd95b0;
T_6 ;
    %wait E_0000000000fca890;
    %load/vec4 v0000000001026700_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000010265c0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000fd95b0;
T_7 ;
    %wait E_0000000000fc9090;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000000001026d40_0;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %load/vec4 v0000000001026200_0;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %load/vec4 v00000000010277e0_0;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %load/vec4 v0000000001027600_0;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %load/vec4 v0000000000fd2470_0;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %load/vec4 v0000000000fd2650_0;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %load/vec4 v0000000000fd1ed0_0;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0000000000fd1cf0_0;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0000000001026a20_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0000000001026a20_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000000000107a220_0;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000000001026a20_0;
    %load/vec4 v000000000107a220_0;
    %add;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0000000000fd26f0_0;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0000000000fd2010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.9 ;
    %load/vec4 v00000000010271a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v0000000000fd1930_0;
    %load/vec4 v0000000000fd1cf0_0;
    %add;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0000000000fd1930_0;
    %load/vec4 v0000000000fd1cf0_0;
    %sub;
    %store/vec4 v0000000001027100_0, 0, 32;
T_7.20 ;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v0000000000fd1930_0;
    %ix/getv 4, v0000000000fd1cf0_0;
    %shiftl 4;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.11 ;
    %load/vec4 v0000000001026480_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.12 ;
    %load/vec4 v00000000010268e0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v0000000000fd1930_0;
    %load/vec4 v0000000000fd1cf0_0;
    %xor;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.14 ;
    %load/vec4 v00000000010271a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0000000000fd1930_0;
    %ix/getv 4, v0000000000fd1cf0_0;
    %shiftr 4;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0000000000fd1930_0;
    %ix/getv 4, v0000000000fd1cf0_0;
    %shiftr/s 4;
    %store/vec4 v0000000001027100_0, 0, 32;
T_7.26 ;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v0000000000fd1930_0;
    %load/vec4 v0000000000fd1cf0_0;
    %or;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.16 ;
    %load/vec4 v0000000000fd1930_0;
    %load/vec4 v0000000000fd1cf0_0;
    %and;
    %store/vec4 v0000000001027100_0, 0, 32;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000fd95b0;
T_8 ;
    %wait E_0000000000fc9790;
    %load/vec4 v0000000001027420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001026700_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000fd7240;
T_9 ;
    %vpi_call 2 28 "$monitor", "result=%d", v000000000107a220_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000fd7240;
T_10 ;
    %vpi_func 2 33 "$test$plusargs" 32, "dumpvcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 34 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fd7240 {0 0 0};
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001026980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001026e80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001026e80_0, 0;
    %end;
    .thread T_10;
    .scope S_0000000000fd7240;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0000000001026980_0;
    %inv;
    %assign/vec4 v0000000001026980_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000fd7240;
T_12 ;
    %wait E_0000000000fc9790;
    %load/vec4 v0000000001026e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001026c00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001027380_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000000fd1bb0_0;
    %assign/vec4 v0000000001026c00_0, 0;
    %load/vec4 v0000000001026c00_0;
    %load/vec4 v0000000000fd1bb0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000001027380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001027380_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001027380_0, 0;
T_12.3 ;
    %load/vec4 v0000000001027380_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.4, 5;
    %vpi_call 2 63 "$display", "Executing timeout" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 64 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000fd7240;
T_13 ;
    %wait E_0000000000fca690;
    %load/vec4 v00000000010274c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 2 72 "$display", "Exception occurs, simulation exist." {0 0 0};
    %delay 10, 0;
    %vpi_call 2 73 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000fd7240;
T_14 ;
    %wait E_0000000000fca690;
    %load/vec4 v0000000001026de0_0;
    %load/vec4 v0000000001026b60_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 143 "$display", "IMEM address %x out of range", v0000000001026b60_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 144 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_execute.v";
    "IF_ID.v";
    "./opcode.vh";
    "execute.v";
    "memmodel.v";
