(edif U712_TOP
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status 
    (written
      (timeStamp 2025 2 17 18 30 20)
      (author "Lattice Semiconductor Corp.")
      (program "SBT" (version "2020.12.27943"))
    ) 
  ) 
  (library SBT_DESIGN
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename ICE_CARRY_IN_MUX "ICE_CARRY_IN_MUX")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port carryinitin (direction INPUT) )
          (port carryinitout (direction OUTPUT) )
        )
        (contents
          (net (rename carryinitin "carryinitin") 
            (joined 
              (portRef carryinitin)
            )
          )
          (net (rename carryinitout "carryinitout") 
            (joined 
              (portRef carryinitout)
            )
          )
        )
      )
    )
    (cell (rename SB_LUT4 "SB_LUT4")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I3 (direction INPUT) )
          (port I1 (direction INPUT) )
          (port O (direction OUTPUT) )
          (port I2 (direction INPUT) )
          (port I0 (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFF "SB_DFF")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFSR "SB_DFFSR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_IO "ICE_IO")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port OUTPUTCLK (direction INPUT) )
          (port DIN1 (direction OUTPUT) )
          (port PACKAGEPIN (direction INOUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port INPUTCLK (direction INPUT) )
          (port DOUT0 (direction INPUT) )
          (port DIN0 (direction OUTPUT) )
          (port OUTPUTENABLE (direction INPUT) )
          (port DOUT1 (direction INPUT) )
          (port CLOCKENABLE (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFNSR "SB_DFFNSR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_GB "ICE_GB")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port USERSIGNALTOGLOBALBUFFER (direction INPUT) )
          (port GLOBALBUFFEROUTPUT (direction OUTPUT) )
        )
      )
    )
    (cell (rename SB_CARRY "SB_CARRY")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I1 (direction INPUT) )
          (port I0 (direction INPUT) )
          (port CO (direction OUTPUT) )
          (port CI (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFSS "SB_DFFSS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFESR "SB_DFFESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFNSS "SB_DFFNSS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFR "SB_DFFR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFE "SB_DFFE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFNESR "SB_DFFNESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFESS "SB_DFFESS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port D (direction INPUT) )
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_PLL40_2F_CORE "SB_PLL40_2F_CORE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port SCLK (direction INPUT) )
          (port PLLOUTGLOBALA (direction OUTPUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port (rename DYNAMICDELAY_0 "DYNAMICDELAY[0]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port PLLOUTGLOBALB (direction OUTPUT) )
          (port (rename DYNAMICDELAY_1 "DYNAMICDELAY[1]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDI (direction INPUT) )
          (port PLLOUTCOREA (direction OUTPUT) )
          (port (rename DYNAMICDELAY_6 "DYNAMICDELAY[6]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_2 "DYNAMICDELAY[2]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port BYPASS (direction INPUT) )
          (port RESETB (direction INPUT) )
          (port REFERENCECLK (direction INPUT) )
          (port PLLOUTCOREB (direction OUTPUT) )
          (port LOCK (direction OUTPUT) )
          (port (rename DYNAMICDELAY_7 "DYNAMICDELAY[7]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_3 "DYNAMICDELAY[3]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDO (direction OUTPUT) )
          (port EXTFEEDBACK (direction INPUT) )
          (port (rename DYNAMICDELAY_4 "DYNAMICDELAY[4]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_5 "DYNAMICDELAY[5]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
        )
      (property DIVF (string "7'b0000000"))
      (property DIVR (string "4'b0000"))
      (property ENABLE_ICEGATE_PORTA (string "1'b0"))
      (property FDA_FEEDBACK (string "4'b0000"))
      (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
      (property DIVQ (string "3'b000"))
      (property ENABLE_ICEGATE_PORTB (string "1'b0"))
      (property FEEDBACK_PATH (string "SIMPLE"))
      (property PLLOUT_SELECT_PORTB (string "GENCLK"))
      (property SHIFTREG_DIV_MODE (string "2'b00"))
      (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
      (property PLLOUT_SELECT_PORTA (string "GENCLK"))
      (property EXTERNAL_DIVIDE_FACTOR (string "4'b0001"))
      (property FDA_RELATIVE (string "4'b0000"))
      (property FILTER_RANGE (string "3'b000"))
      (property TEST_MODE (string "1'b0"))
      )
    )
    (cell (rename GND "GND")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
    (cell (rename VCC "VCC")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
)
  (library worklib
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename U712_TOP "U712_TOP")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port (rename CMA_4 "CMA[4]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_5 "A[5]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TSn (direction INPUT) )
          (port LMBEn (direction OUTPUT) )
          (port (rename DRA_2 "DRA[2]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DMA_LATCH_EN (direction OUTPUT) )
          (port (rename A_13 "A[13]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CLMBEn (direction OUTPUT) )
          (port AWEn (direction INPUT) )
          (port RESETn (direction INPUT) )
          (port (rename CMA_1 "CMA[1]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLK_EN (direction OUTPUT) )
          (port CASn (direction OUTPUT) )
          (port BANK0 (direction OUTPUT) )
          (port (rename A_20 "A[20]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename SIZ_0 "SIZ[0]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port (rename DRA_7 "DRA[7]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_8 "CMA[8]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_1 "A[1]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CLK40B_OUT (direction OUTPUT) )
          (port (rename A_17 "A[17]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port VBENn (direction OUTPUT) )
          (port (rename DRA_1 "DRA[1]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port CUMBEn (direction OUTPUT) )
          (port CLKRAM (direction OUTPUT) )
          (port CLK40D_OUT (direction OUTPUT) )
          (port C3 (direction INPUT) )
          (port ASn (direction OUTPUT) )
          (port UUBEn (direction OUTPUT) )
          (port LDSn (direction OUTPUT) )
          (port LATCH_CLK (direction OUTPUT) )
          (port (rename DRA_8 "DRA[8]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_5 "CMA[5]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CASUn (direction INPUT) )
          (port (rename A_6 "A[6]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_15 "A[15]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port DRDDIR (direction OUTPUT) )
          (port (rename DRA_3 "DRA[3]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBDIR (direction OUTPUT) )
          (port (rename A_12 "A[12]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port UDSn (direction OUTPUT) )
          (port RnW (direction INPUT) )
          (port DRDENn (direction OUTPUT) )
          (port (rename A_4 "A[4]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port DBENn (direction OUTPUT) )
          (port (rename CMA_2 "CMA[2]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename CMA_10 "CMA[10]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port BANK1 (direction OUTPUT) )
          (port (rename A_10 "A[10]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port UMBEn (direction OUTPUT) )
          (port RAS0n (direction INPUT) )
          (port (rename DRA_4 "DRA[4]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_9 "CMA[9]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_2 "A[2]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_19 "A[19]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CUUBEn (direction OUTPUT) )
          (port CRCSn (direction OUTPUT) )
          (port (rename CMA_0 "CMA[0]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLLBEn (direction OUTPUT) )
          (port CLK40C_OUT (direction OUTPUT) )
          (port CASLn (direction INPUT) )
          (port (rename A_9 "A[9]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_16 "A[16]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename SIZ_1 "SIZ[1]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port RAMSPACEn (direction INPUT) )
          (port (rename DRA_6 "DRA[6]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_0 "A[0]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port WEn (direction OUTPUT) )
          (port REGENn (direction OUTPUT) )
          (port LLBEn (direction OUTPUT) )
          (port (rename DRA_9 "DRA[9]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBRn (direction INPUT) )
          (port (rename CMA_6 "CMA[6]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_7 "A[7]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_14 "A[14]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename DRA_0 "DRA[0]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port CLK40_IN (direction INPUT) )
          (port REGSPACEn (direction INPUT) )
          (port (rename CMA_3 "CMA[3]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port RASn (direction OUTPUT) )
          (port (rename DRA_5 "DRA[5]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_3 "A[3]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_18 "A[18]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port AGNUS_REV (direction INPUT) )
          (port (rename A_11 "A[11]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TACKn (direction OUTPUT) )
          (port C1 (direction INPUT) )
          (port (rename CMA_7 "CMA[7]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_8 "A[8]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
        )
        (contents
          (instance (rename IN_MUX_bfv_9_4_0_ "IN_MUX_bfv_9_4_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "9,4,0"))
          )
          (instance (rename IN_MUX_bfv_9_6_0_ "IN_MUX_bfv_9_6_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "9,6,0"))
          )
          (instance (rename CONSTANT_ONE_LUT4 "CONSTANT_ONE_LUT4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111111"))
            (property LOCATION (string "11,3,6"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_6_THRU_LUT4_0 "U712_REG_SM.STATE_COUNTER_6_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,8,7"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_5_THRU_LUT4_0 "U712_REG_SM.STATE_COUNTER_5_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,8,2"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_4_THRU_LUT4_0 "U712_REG_SM.STATE_COUNTER_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,8,6"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0 "U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "7,9,5"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_1_THRU_LUT4_0 "U712_REG_SM.DBR_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,10,4"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_0_THRU_LUT4_0 "U712_REG_SM.DBR_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "6,10,6"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,10,0"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "6,10,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,9,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,11,3"))
          )
          (instance (rename U712_CHIP_RAM.WEn_THRU_LUT4_0 "U712_CHIP_RAM.WEn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,3,2"))
          )
          (instance (rename U712_CHIP_RAM.RASn_THRU_LUT4_0 "U712_CHIP_RAM.RASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,2,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,8,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,7,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,7,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,7,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,7,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,8,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,7,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,7,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,9,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0 "U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "9,7,1"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn_THRU_LUT4_0 "U712_CHIP_RAM.CRCSn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,1,4"))
          )
          (instance (rename U712_CHIP_RAM.CASn_THRU_LUT4_0 "U712_CHIP_RAM.CASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,3,1"))
          )
          (instance (rename DBR_SYNC_1_THRU_LUT4_0 "DBR_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "8,7,1"))
          )
          (instance (rename DBR_SYNC_0_THRU_LUT4_0 "DBR_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,8,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_2 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2_5 "U712_CHIP_RAM.CMA_esr_RNO_2[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111110001111"))
            (property LOCATION (string "12,6,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK "U712_CHIP_RAM.CPU_TACK") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,6,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE "U712_CHIP_RAM.CPU_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,5,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_5 "U712_CHIP_RAM.CMA_esr_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "12,5,7"))
          )
          (instance (rename CLKRAM_obuf "CLKRAM_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "2,0,1"))
          )
          (instance (rename CLK40D_OUT_obuf "CLK40D_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "22,21,1"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO_1 "U712_REG_SM.LDSn_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101010101010"))
            (property LOCATION (string "8,9,6"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0 "U712_REG_SM.C3_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "6,10,2"))
          )
          (instance (rename C1_ibuf_RNIPA2A "C1_ibuf_RNIPA2A") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,6"))
          )
          (instance (rename SIZ_ibuf_1 "SIZ_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNO_1 "U712_REG_SM.STATE_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "7,10,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_4 "U712_REG_SM.STATE_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,6"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0 "U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "11,10,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "17,6,3"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn "U712_CHIP_RAM.CRCSn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,1,4"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0_0 "U712_CYCLE_TERM.TACK_STATE_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "11,9,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111101100001000"))
            (property LOCATION (string "11,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_8 "U712_CHIP_RAM.CMA_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,6,0"))
          )
          (instance (rename CLK40B_OUT_obuf "CLK40B_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "24,21,0"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO_1 "U712_REG_SM.UDSn_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101010101010"))
            (property LOCATION (string "8,9,4"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO_1 "U712_CHIP_RAM.WRITE_CYCLE_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000010000000"))
            (property LOCATION (string "7,6,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED "U712_CHIP_RAM.SDRAM_CONFIGURED") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,5,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNO_0 "U712_CHIP_RAM.CPU_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "7,13,7"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0 "U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "12,9,6"))
          )
          (instance (rename LDSn_obuf "LDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,21,1"))
          )
          (instance (rename LATCH_CLK_obuf "LATCH_CLK_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "6,21,0"))
          )
          (instance (rename A_ibuf_10 "A_ibuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111101110100101"))
            (property LOCATION (string "9,7,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_1 "U712_CHIP_RAM.SDRAM_CMD[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,7,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,8,6"))
          )
          (instance (rename U712_REG_SM.UDSn "U712_REG_SM.UDSn") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_3 "U712_CYCLE_TERM.TACK_STATE_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,8,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,4"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_RNO "U712_CHIP_RAM.CLK_EN_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011101000111010"))
            (property LOCATION (string "10,10,0"))
          )
          (instance (rename DRA_ibuf_8 "DRA_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,9,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000100000001000"))
            (property LOCATION (string "10,6,4"))
          )
          (instance (rename CMA_obuf_6 "CMA_obuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "11,8,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000111101"))
            (property LOCATION (string "11,8,6"))
          )
          (instance (rename A_ibuf_6 "A_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START "U712_REG_SM.REG_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,7"))
          )
          (instance (rename U712_BYTE_ENABLE.N_222_i "U712_BYTE_ENABLE.N_222_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100110001011111"))
            (property LOCATION (string "12,6,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO_0 "U712_CHIP_RAM.DMA_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "11,10,4"))
          )
          (instance (rename U712_BUFFERS.DMA_LATCH_EN_1_i_m2 "U712_BUFFERS.DMA_LATCH_EN_1_i_m2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000110110001101"))
            (property LOCATION (string "8,11,7"))
          )
          (instance (rename DRA_ibuf_2 "DRA_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,15,1"))
          )
          (instance (rename CLK_EN_obuf "CLK_EN_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,1"))
          )
          (instance (rename UMBEn_obuf "UMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,21,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNO_2 "U712_REG_SM.STATE_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111101111110000"))
            (property LOCATION (string "7,10,2"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_1 "U712_REG_SM.STATE_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,1"))
          )
          (instance (rename U712_REG_SM.REG_WRITE_CYCLE_RNO "U712_REG_SM.REG_WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110001011100"))
            (property LOCATION (string "9,9,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111011101110111"))
            (property LOCATION (string "8,5,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNO "U712_CHIP_RAM.SDRAM_CONFIGURED_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100011001000"))
            (property LOCATION (string "9,5,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,8,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000011001100"))
            (property LOCATION (string "12,5,3"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_0 "U712_REG_SM.DBR_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "6,10,6"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE "U712_CHIP_RAM.WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011001110111111"))
            (property LOCATION (string "8,7,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_5 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1 "U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111000"))
            (property LOCATION (string "8,7,3"))
          )
          (instance (rename UDSn_obuf "UDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "20,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_2 "U712_CHIP_RAM.SDRAM_CMD[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,7,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,7,5"))
          )
          (instance (rename CLK40_PLL_derived_clock_RNIIOT "CLK40_PLL_derived_clock_RNIIOT") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "25,11,0"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_1 "U712_CHIP_RAM.BANK0_esr_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111011100"))
            (property LOCATION (string "7,5,0"))
          )
          (instance (rename DBR_SYNC_0 "DBR_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,8,7"))
          )
          (instance (rename CMA_obuf_5 "CMA_obuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_10 "U712_CHIP_RAM.CMA_esr[10]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,4,4"))
          )
          (instance (rename U712_BYTE_ENABLE.N_258_i "U712_BYTE_ENABLE.N_258_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110000001100100"))
            (property LOCATION (string "14,20,3"))
          )
          (instance (rename CLKRAM_obuf_RNO "CLKRAM_obuf_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "5,1,2"))
          )
          (instance (rename A_ibuf_1 "A_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D "U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111100"))
            (property LOCATION (string "8,6,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_3 "U712_CHIP_RAM.CPU_TACK_RNO_3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110010000000"))
            (property LOCATION (string "10,6,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_3 "U712_CHIP_RAM.CMA_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,4,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO "U712_CHIP_RAM.CPU_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011100000000000"))
            (property LOCATION (string "10,6,6"))
          )
          (instance (rename A_ibuf_17 "A_ibuf[17]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,0"))
          )
          (instance (rename U712_REG_SM.REG_CPU_CYCLE "U712_REG_SM.REG_CPU_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNO_0 "U712_CHIP_RAM.CAS_SYNC_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111000001110000"))
            (property LOCATION (string "12,10,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,9,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0 "U712_CHIP_RAM.SDRAM_CMD_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "10,9,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,7"))
          )
          (instance (rename U712_CHIP_RAM.CASn "U712_CHIP_RAM.CASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,3,1"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF_0 "RESETn_ibuf_RNIM9SF_0") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,21,1"))
          )
          (instance (rename DRA_ibuf_1 "DRA_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,16,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNO_7 "U712_REG_SM.STATE_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011110000"))
            (property LOCATION (string "9,9,5"))
          )
          (instance (rename U712_REG_SM.REG_TACK "U712_REG_SM.REG_TACK") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100111011001110"))
            (property LOCATION (string "11,7,4"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_RAM_RNO "U712_CHIP_RAM.LATCH_RAM_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011000010100000"))
            (property LOCATION (string "7,6,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "12,7,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010001110101100"))
            (property LOCATION (string "9,6,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_6 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,6"))
          )
          (instance (rename TACKn_obuft_RNO "TACKn_obuft_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "3,17,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A20_RNO "U712_CHIP_RAM.DMA_A20_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100011110000"))
            (property LOCATION (string "13,9,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1 "U712_CHIP_RAM.CMA_esr_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "12,4,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "13,7,4"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO "U712_CHIP_RAM.BANK0_esr_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "8,6,2"))
          )
          (instance (rename AWEn_ibuf "AWEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "7,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNISAAQ_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNISAAQ[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101110111011101"))
            (property LOCATION (string "8,5,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101000"))
            (property LOCATION (string "10,7,5"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR "U712_CHIP_RAM.DBDIR") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,7,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "11,8,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,2"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_4 "U712_CHIP_RAM.BANK0_esr_RNO_4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "7,5,3"))
          )
          (instance (rename CMA_obuf_8 "CMA_obuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,6,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_0 "U712_CHIP_RAM.CPU_TACK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111110101110"))
            (property LOCATION (string "10,5,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_4 "U712_CHIP_RAM.CMA_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,2"))
          )
          (instance (rename A_ibuf_14 "A_ibuf[14]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111011101110"))
            (property LOCATION (string "10,7,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_0 "U712_CHIP_RAM.REFRESH_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,2"))
          )
          (instance (rename DRA_ibuf_4 "DRA_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,0"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO_0 "U712_REG_SM.REG_TACK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "9,10,0"))
          )
          (instance (rename CMA_obuf_2 "CMA_obuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "11,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNI5J3V_7 "U712_REG_SM.STATE_COUNTER_RNI5J3V[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111010011110100"))
            (property LOCATION (string "8,9,3"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO "U712_REG_SM.LDSn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100010"))
            (property LOCATION (string "9,9,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn "U712_CYCLE_TERM.TACK_OUTn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,8,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010100001010"))
            (property LOCATION (string "9,6,7"))
          )
          (instance (rename U712_BYTE_ENABLE.UMBE_i_o3 "U712_BYTE_ENABLE.UMBE_i_o3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001100101111"))
            (property LOCATION (string "11,11,2"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNIPBK41 "U712_REG_SM.REG_CYCLE_START_RNIPBK41") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111110111111"))
            (property LOCATION (string "8,10,1"))
          )
          (instance (rename U712_REG_SM.REG_CPU_CYCLE_RNO_0 "U712_REG_SM.REG_CPU_CYCLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101000001010011"))
            (property LOCATION (string "9,10,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_3 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,3"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNO "U712_CHIP_RAM.CPU_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101000011000000"))
            (property LOCATION (string "7,6,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41 "U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000000010"))
            (property LOCATION (string "10,6,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0101011111011101"))
            (property LOCATION (string "8,5,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_6 "U712_CHIP_RAM.CMA_esr_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,6,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_5 "U712_CHIP_RAM.CMA_esr_RNO_0[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010111000101110"))
            (property LOCATION (string "11,5,4"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO_0 "U712_REG_SM.LDSn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101000001000000"))
            (property LOCATION (string "8,10,4"))
          )
          (instance (rename U712_REG_SM.CYCLE_RUN "U712_REG_SM.CYCLE_RUN") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,3"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1 "U712_REG_SM.C3_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A1_nesr "U712_CHIP_RAM.DMA_A1_nesr") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,9,2"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr "U712_CHIP_RAM.BANK0_esr") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,6,2"))
          )
          (instance (rename U712_BUFFERS.LATCH_CLK_0_i "U712_BUFFERS.LATCH_CLK_0_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "6,9,5"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE "U712_REG_SM.REG_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_RNI8NM9 "U712_CHIP_RAM.CPU_CYCLE_RNI8NM9") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "13,5,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_5 "U712_REG_SM.STATE_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_3 "U712_CHIP_RAM.SDRAM_CMD_ess[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "16,8,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,6,4"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0_1 "U712_CYCLE_TERM.TACK_STATE_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0011011100111111"))
            (property LOCATION (string "10,8,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000010000000100"))
            (property LOCATION (string "9,5,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_9 "U712_CHIP_RAM.CMA_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,6,2"))
          )
          (instance (rename TACKn_obuft "TACKn_obuft") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "101001"))
            (property LOCATION (string "0,18,1"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO_2 "U712_REG_SM.UDSn_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "8,10,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4 "U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "8,6,0"))
          )
          (instance (rename CUUBEn_obuf "CUUBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,7,1"))
          )
          (instance (rename A_ibuf_11 "A_ibuf[11]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110001011100010"))
            (property LOCATION (string "9,7,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,8,3"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_RNO "U712_REG_SM.REG_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "7,9,3"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_2 "U712_CYCLE_TERM.TACK_STATE_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "11,8,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111010111010"))
            (property LOCATION (string "10,7,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,5"))
          )
          (instance (rename U712_BYTE_ENABLE.N_207_i "U712_BYTE_ENABLE.N_207_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100110001011111"))
            (property LOCATION (string "11,5,7"))
          )
          (instance (rename U712_BYTE_ENABLE.LLBE_i_o3 "U712_BYTE_ENABLE.LLBE_i_o3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110010001111"))
            (property LOCATION (string "11,11,0"))
          )
          (instance (rename LMBEn_obuf "LMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "15,21,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNIMUKI_0 "U712_CHIP_RAM.SDRAM_CMD_RNIMUKI[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101000"))
            (property LOCATION (string "11,6,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_0 "U712_CHIP_RAM.REFRESH_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110000000000000"))
            (property LOCATION (string "8,4,1"))
          )
          (instance (rename CMA_obuf_1 "CMA_obuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,0"))
          )
          (instance (rename A_ibuf_16 "A_ibuf[16]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,1"))
          )
          (instance (rename U712_REG_SM.LDSn "U712_REG_SM.LDSn") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO "U712_CYCLE_TERM.TACK_EN_i_ess_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001111111111111"))
            (property LOCATION (string "10,11,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "9,6,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH "U712_CHIP_RAM.REFRESH") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,5,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr_RNO "U712_CHIP_RAM.DMA_CYCLE_esr_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "7,7,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNO_1 "U712_CHIP_RAM.CAS_SYNC_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,10,3"))
          )
          (instance (rename RnW_ibuf "RnW_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "2,21,1"))
          )
          (instance (rename A_ibuf_5 "A_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,0"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0 "U712_REG_SM.C1_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,11,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_2 "U712_CHIP_RAM.REFRESH_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,8,3"))
          )
          (instance (rename U712_BUFFERS.un1_VBENn "U712_BUFFERS.un1_VBENn") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "8,4,3"))
          )
          (instance (rename DRA_ibuf_6 "DRA_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,12,1"))
          )
          (instance (rename DBRn_ibuf_RNIBAB "DBRn_ibuf_RNIBAB") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "5,9,3"))
          )
          (instance (rename CUMBEn_obuf "CUMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNO "U712_REG_SM.REG_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001111100010001"))
            (property LOCATION (string "7,10,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNIAJSH1_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNIAJSH1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "12,7,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_5 "U712_CHIP_RAM.CMA_esr_RNO_1[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "12,6,7"))
          )
          (instance (rename DBDIR_obuf "DBDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "7,0,1"))
          )
          (instance (rename WEn_obuf "WEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010001110101100"))
            (property LOCATION (string "9,6,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNIRILU "U712_CHIP_RAM.REFRESH_RNIRILU") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "9,5,2"))
          )
          (instance (rename U712_BYTE_ENABLE.N_260_i "U712_BYTE_ENABLE.N_260_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011001100000"))
            (property LOCATION (string "13,20,0"))
          )
          (instance (rename CLMBEn_obuf "CLMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,0"))
          )
          (instance (rename A_ibuf_8 "A_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,1"))
          )
          (instance (rename U712_REG_SM.REG_CPU_CYCLE_RNO "U712_REG_SM.REG_CPU_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100011001011"))
            (property LOCATION (string "9,9,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_1 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,1"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_RAM_RNO_0 "U712_CHIP_RAM.LATCH_RAM_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111011101110111"))
            (property LOCATION (string "9,6,0"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,10,3"))
          )
          (instance (rename U712_BYTE_ENABLE.N_259_i "U712_BYTE_ENABLE.N_259_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011000000110"))
            (property LOCATION (string "13,20,3"))
          )
          (instance (rename A_ibuf_19 "A_ibuf[19]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_2 "U712_REG_SM.STATE_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,2"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO_2 "U712_CYCLE_TERM.TACK_EN_i_ess_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111011101110111"))
            (property LOCATION (string "10,6,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "2,10,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,10,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,6,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "12,7,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "13,6,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0 "U712_CHIP_RAM.CMA_esr_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "14,5,3"))
          )
          (instance (rename U712_REG_SM.LATCH_REG "U712_REG_SM.LATCH_REG") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,6"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_1 "U712_REG_SM.DBR_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,4"))
          )
          (instance (rename REGENn_obuf "REGENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "4,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "8,6,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010111011101110"))
            (property LOCATION (string "10,6,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,3"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO_0 "U712_CHIP_RAM.DBENn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "7,7,5"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR_RNO "U712_CHIP_RAM.DBDIR_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101110001011100"))
            (property LOCATION (string "7,7,4"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_5 "U712_CHIP_RAM.BANK0_esr_RNO_5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "7,5,2"))
          )
          (instance (rename CMA_obuf_9 "CMA_obuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,0"))
          )
          (instance (rename CLLBEn_obuf "CLLBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,1"))
          )
          (instance (rename pll "pll") 
             (viewRef INTERFACE (cellRef SB_PLL40_2F_CORE (libraryRef SBT_DESIGN))) 
            (property DIVF (string "01"))
            (property DIVR (string "0"))
            (property ENABLE_ICEGATE_PORTA (string "0"))
            (property FDA_FEEDBACK (string "0000"))
            (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
            (property DIVQ (string "3"))
            (property ENABLE_ICEGATE_PORTB (string "0"))
            (property FEEDBACK_PATH (string "DELAY"))
            (property PLLOUT_SELECT_PORTB (string "GENCLK_HALF"))
            (property SHIFTREG_DIV_MODE (string "00"))
            (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
            (property PLLOUT_SELECT_PORTA (string "GENCLK"))
            (property EXTERNAL_DIVIDE_FACTOR (string "1"))
            (property FDA_RELATIVE (string "0000"))
            (property FILTER_RANGE (string "011"))
            (property TEST_MODE (string "0"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_7 "U712_REG_SM.STATE_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,5"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNIGHT91 "U712_REG_SM.REG_CYCLE_START_RNIGHT91") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101010110000000"))
            (property LOCATION (string "8,10,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,6,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "11,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "13,7,7"))
          )
          (instance (rename DRDENn_obuf "DRDENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "24,21,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,8,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "10,8,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_7 "U712_CHIP_RAM.CMA_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,4"))
          )
          (instance (rename U712_REG_SM.REG_WRITE_CYCLE "U712_REG_SM.REG_WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,6"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO "U712_CHIP_RAM.WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000110010000000"))
            (property LOCATION (string "7,6,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011111110"))
            (property LOCATION (string "8,5,6"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_0 "U712_CHIP_RAM.BANK0_esr_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "7,5,1"))
          )
          (instance (rename CMA_obuf_4 "CMA_obuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,3,1"))
          )
          (instance (rename CLK40C_OUT_obuf "CLK40C_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "0,10,1"))
          )
          (instance (rename A_ibuf_13 "A_ibuf[13]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,0"))
          )
          (instance (rename U712_REG_SM.REGENn_RNO "U712_REG_SM.REGENn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100111011001110"))
            (property LOCATION (string "7,10,5"))
          )
          (instance (rename U712_BYTE_ENABLE.N_257_i "U712_BYTE_ENABLE.N_257_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011001000110"))
            (property LOCATION (string "14,20,1"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF "RESETn_ibuf_RNIM9SF") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "12,12,5"))
          )
          (instance (rename CMA_obuf_10 "CMA_obuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,0"))
          )
          (instance (rename A_ibuf_0 "A_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,15,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0 "U712_CYCLE_TERM.TACK_STATE_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111010100110000"))
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,8,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0 "U712_CHIP_RAM.SDRAM_CMD_RNI4VDC[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "12,5,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_0 "U712_CHIP_RAM.CMA_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,5,3"))
          )
          (instance (rename U712_BYTE_ENABLE.N_205_i "U712_BYTE_ENABLE.N_205_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001001101011111"))
            (property LOCATION (string "11,6,3"))
          )
          (instance (rename DRA_ibuf_5 "DRA_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,13,1"))
          )
          (instance (rename C3_ibuf "C3_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,0"))
          )
          (instance (rename A_ibuf_20 "A_ibuf[20]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,15,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_8 "U712_CHIP_RAM.CMA_esr_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "15,6,0"))
          )
          (instance (rename CMA_obuf_3 "CMA_obuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_6 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "9,6,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1 "U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000001000"))
            (property LOCATION (string "8,7,0"))
          )
          (instance (rename ASn_obuf "ASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "22,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1 "U712_CHIP_RAM.SDRAM_CMD_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "11,7,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,7,3"))
          )
          (instance (rename U712_BYTE_ENABLE.UUBE_i_o3 "U712_BYTE_ENABLE.UUBE_i_o3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111000100011111"))
            (property LOCATION (string "12,11,1"))
          )
          (instance (rename DRA_ibuf_0 "DRA_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,17,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010111010101110"))
            (property LOCATION (string "10,7,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "10,5,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "9,6,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START "U712_CHIP_RAM.DMA_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,5,7"))
          )
          (instance (rename BANK0_obuf "BANK0_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "13,0,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_7 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010110101010"))
            (property LOCATION (string "9,4,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A20 "U712_CHIP_RAM.DMA_A20") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,9,3"))
          )
          (instance (rename RASn_obuf "RASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "19,0,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2 "U712_CHIP_RAM.CMA_esr_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,4,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "11,5,1"))
          )
          (instance (rename CLK40_IN_ibuf "CLK40_IN_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34 "U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "7,7,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,1"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_3 "U712_CHIP_RAM.BANK0_esr_RNO_3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "7,6,3"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess "U712_CYCLE_TERM.TACK_EN_i_ess") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,11,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,10,7"))
          )
          (instance (rename A_ibuf_3 "A_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,1"))
          )
          (instance (rename U712_REG_SM.DBR_SYNC_RNIVIGC1_1 "U712_REG_SM.DBR_SYNC_RNIVIGC1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "8,10,2"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_RNI5ITS1_1 "U712_REG_SM.C1_SYNC_RNI5ITS1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "8,10,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "9,5,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111110"))
            (property LOCATION (string "11,9,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_1 "U712_CHIP_RAM.CPU_TACK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100111011001100"))
            (property LOCATION (string "10,6,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_5 "U712_CHIP_RAM.CMA_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,5,7"))
          )
          (instance (rename RESETn_ibuf "RESETn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,11,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_1 "U712_CHIP_RAM.REFRESH_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "8,4,5"))
          )
          (instance (rename A_ibuf_15 "A_ibuf[15]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0111001101010000"))
            (property LOCATION (string "9,7,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "8,7,5"))
          )
          (instance (rename U712_REG_SM.REGENn "U712_REG_SM.REGENn") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101000100011101"))
            (property LOCATION (string "9,7,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_1 "U712_CHIP_RAM.REFRESH_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,1"))
          )
          (instance (rename DRA_ibuf_7 "DRA_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,10,0"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO_1 "U712_REG_SM.REG_TACK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "8,8,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1 "U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000010"))
            (property LOCATION (string "7,6,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "11,6,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010110000000"))
            (property LOCATION (string "8,9,0"))
          )
          (instance (rename DMA_LATCH_EN_obuf "DMA_LATCH_EN_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "7,21,1"))
          )
          (instance (rename A_ibuf_9 "A_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,10,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_0 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,0"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_RAM_RNO_1 "U712_CHIP_RAM.LATCH_RAM_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010101110"))
            (property LOCATION (string "7,7,7"))
          )
          (instance (rename A_ibuf_18 "A_ibuf[18]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,6,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5 "U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100111101001111"))
            (property LOCATION (string "8,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_RNO "U712_CHIP_RAM.CPU_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111010111100000"))
            (property LOCATION (string "7,5,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_7 "U712_CHIP_RAM.CMA_esr_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,6,6"))
          )
          (instance (rename U712_REG_SM.ASn "U712_REG_SM.ASn") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,10,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "8,7,4"))
          )
          (instance (rename RAMSPACEn_ibuf "RAMSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "9,21,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,4"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_6 "U712_REG_SM.STATE_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,6,3"))
          )
          (instance (rename TSn_ibuf "TSn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "6,21,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_6 "U712_CHIP_RAM.CMA_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,7"))
          )
          (instance (rename U712_BUFFERS.un1_DRDENn_0_a3 "U712_BUFFERS.un1_DRDENn_0_a3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000001000"))
            (property LOCATION (string "24,19,1"))
          )
          (instance (rename CASLn_ibuf "CASLn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010100000000000"))
            (property LOCATION (string "7,7,0"))
          )
          (instance (rename LLBEn_obuf "LLBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "15,21,0"))
          )
          (instance (rename A_ibuf_12 "A_ibuf[12]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO "U712_CHIP_RAM.REFRESH_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010001010"))
            (property LOCATION (string "8,5,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3_5 "U712_CHIP_RAM.CMA_esr_RNO_3[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011100010111000"))
            (property LOCATION (string "11,5,3"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO "U712_REG_SM.REG_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010101100"))
            (property LOCATION (string "9,9,4"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_1 "U712_CYCLE_TERM.TACK_STATE_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000011111110"))
            (property LOCATION (string "10,8,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111010101110"))
            (property LOCATION (string "10,8,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,4"))
          )
          (instance (rename CRCSn_obuf "CRCSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn_RNO "U712_CYCLE_TERM.TACK_OUTn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111110001100"))
            (property LOCATION (string "8,8,1"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9 "U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010111010101010"))
            (property LOCATION (string "7,7,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3 "U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000010"))
            (property LOCATION (string "10,4,2"))
          )
          (instance (rename DBRn_ibuf "DBRn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "5,21,1"))
          )
          (instance (rename CMA_obuf_0 "CMA_obuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "17,0,1"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64 "U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101000"))
            (property LOCATION (string "7,6,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_5 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "9,6,5"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_RAM "U712_CHIP_RAM.LATCH_RAM") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,6,7"))
          )
          (instance (rename A_ibuf_4 "A_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,1"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1 "U712_REG_SM.C1_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,2"))
          )
          (instance (rename GND "GND") 
             (viewRef INTERFACE (cellRef GND (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename CASUn_ibuf "CASUn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,18,1"))
          )
          (instance (rename VBENn_obuf "VBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,0"))
          )
          (instance (rename U712_REG_SM.ASn_RNO "U712_REG_SM.ASn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010111010100010"))
            (property LOCATION (string "7,10,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_4 "U712_CHIP_RAM.CMA_esr_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "13,6,2"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO_2 "U712_REG_SM.LDSn_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "8,10,3"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_RNO_0 "U712_CHIP_RAM.CLK_EN_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010000000100"))
            (property LOCATION (string "9,10,3"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_RNI6FIN_1 "U712_REG_SM.C3_SYNC_RNI6FIN[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101110111011101"))
            (property LOCATION (string "8,9,5"))
          )
          (instance (rename U712_CHIP_RAM.WEn "U712_CHIP_RAM.WEn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,3,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,10,7"))
          )
          (instance (rename U712_BYTE_ENABLE.LMBE_i_o3 "U712_BYTE_ENABLE.LMBE_i_o3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111010001001111"))
            (property LOCATION (string "11,11,3"))
          )
          (instance (rename SIZ_ibuf_0 "SIZ_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNO_0 "U712_REG_SM.STATE_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110110011101100"))
            (property LOCATION (string "7,9,4"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_3 "U712_REG_SM.STATE_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,5"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1 "U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111001000"))
            (property LOCATION (string "11,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111110100"))
            (property LOCATION (string "11,7,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "16,6,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "12,7,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3_0 "U712_CHIP_RAM.SDRAM_CMD_RNO_3[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010101110"))
            (property LOCATION (string "9,5,4"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO_0 "U712_REG_SM.UDSn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010000010000000"))
            (property LOCATION (string "8,10,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO_0 "U712_CHIP_RAM.WRITE_CYCLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101001101010011"))
            (property LOCATION (string "8,8,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000100000001"))
            (property LOCATION (string "8,6,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_0 "U712_CHIP_RAM.SDRAM_CMD[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,6,5"))
          )
          (instance (rename REGSPACEn_ibuf "REGSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "4,0,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_4 "U712_CYCLE_TERM.TACK_STATE_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,8,3"))
          )
          (instance (rename DRA_ibuf_9 "DRA_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,1"))
          )
          (instance (rename UUBEn_obuf "UUBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "14,21,1"))
          )
          (instance (rename U712_CHIP_RAM.RASn "U712_CHIP_RAM.RASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,2,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO "U712_CHIP_RAM.DMA_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110001110000"))
            (property LOCATION (string "8,5,7"))
          )
          (instance (rename CMA_obuf_7 "CMA_obuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,0"))
          )
          (instance (rename U712_REG_SM.LATCH_REG_RNO "U712_REG_SM.LATCH_REG_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110000001010"))
            (property LOCATION (string "7,9,6"))
          )
          (instance (rename U712_REG_SM.CYCLE_RUN_RNO "U712_REG_SM.CYCLE_RUN_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010011110100"))
            (property LOCATION (string "7,10,3"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START "U712_CHIP_RAM.CPU_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,6,0"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0 "U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "12,7,0"))
          )
          (instance (rename CLK40_PLL_derived_clock_RNIIOT_0 "CLK40_PLL_derived_clock_RNIIOT_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "1,14,6"))
          )
          (instance (rename A_ibuf_7 "A_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,8,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "8,5,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011001011111111"))
            (property LOCATION (string "13,5,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_1 "U712_CHIP_RAM.CMA_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,4,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_9 "U712_CHIP_RAM.CMA_esr_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010000000"))
            (property LOCATION (string "15,6,2"))
          )
          (instance (rename U712_BYTE_ENABLE.N_203_i "U712_BYTE_ENABLE.N_203_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001001101011111"))
            (property LOCATION (string "12,9,7"))
          )
          (instance (rename RAS0n_ibuf "RAS0n_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,8,1"))
          )
          (instance (rename AGNUS_REV_ibuf "AGNUS_REV_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "23,21,0"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO "U712_CHIP_RAM.DBENn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011101000111010"))
            (property LOCATION (string "7,7,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0 "U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111000011111000"))
            (property LOCATION (string "7,6,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2 "U712_CHIP_RAM.SDRAM_CMD_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "10,7,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr "U712_CHIP_RAM.DMA_CYCLE_esr") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,7,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,7,5"))
          )
          (instance (rename DRA_ibuf_3 "DRA_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_0 "U712_REG_SM.STATE_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,9,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "12,7,3"))
          )
          (instance (rename VCC "VCC") 
             (viewRef INTERFACE (cellRef VCC (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1 "U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "9,7,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_4 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,4,4"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN "U712_CHIP_RAM.CLK_EN") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,10,0"))
          )
          (instance (rename BANK1_obuf "BANK1_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,6,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "10,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "8,6,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "17,6,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3 "U712_CHIP_RAM.CMA_esr_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111000000100"))
            (property LOCATION (string "12,4,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "13,5,3"))
          )
          (instance (rename DBRn_c_i_0_g_gb "DBRn_c_i_0_g_gb") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename C3_ibuf_RNIRKME "C3_ibuf_RNIRKME") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "25,10,1"))
          )
          (instance (rename C1_ibuf "C1_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,1"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO "U712_REG_SM.UDSn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110110101000"))
            (property LOCATION (string "9,9,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010111010101"))
            (property LOCATION (string "10,8,4"))
          )
          (instance (rename U712_CHIP_RAM.DBENn "U712_CHIP_RAM.DBENn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,7,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,4,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1 "U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000000110011"))
            (property LOCATION (string "8,5,2"))
          )
          (instance (rename U712_CHIP_RAM.BANK0_esr_RNO_2 "U712_CHIP_RAM.BANK0_esr_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "8,6,1"))
          )
          (instance (rename DRDDIR_obuf "DRDDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,20,0"))
          )
          (instance (rename DBR_SYNC_1 "DBR_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,7,1"))
          )
          (instance (rename CASn_obuf "CASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,0,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_10 "U712_CHIP_RAM.CMA_esr_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000100"))
            (property LOCATION (string "15,4,4"))
          )
          (instance (rename A_ibuf_2 "A_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,18,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNTER_RNIELLV_7 "U712_REG_SM.STATE_COUNTER_RNIELLV[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000000010000"))
            (property LOCATION (string "8,9,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,8,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_2 "U712_CHIP_RAM.CPU_TACK_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111110101110"))
            (property LOCATION (string "10,5,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_2 "U712_CHIP_RAM.CMA_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,4,0"))
          )
          (instance (rename DBENn_obuf "DBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "5,0,0"))
          )
          (net (rename bfn_9_4_0_ "bfn_9_4_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_9_4_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
            )
          )
          (net (rename bfn_9_6_0_ "bfn_9_6_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_9_6_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename CONSTANT_ONE_NET "CONSTANT_ONE_NET") 
            (joined 
              (portRef O (instanceRef CONSTANT_ONE_LUT4))
              (portRef RESETB (instanceRef pll))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTER_6_THRU_CO "U712_REG_SM.STATE_COUNTER_6_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_6_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_6))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTER_5_THRU_CO "U712_REG_SM.STATE_COUNTER_5_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_5_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_5))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTER_4_THRU_CO "U712_REG_SM.STATE_COUNTER_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_4_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_4))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERc_1_U712_REG_SM.STATE_COUNTER_3_rep "U712_REG_SM.STATE_COUNTERc_1_U712_REG_SM.STATE_COUNTER_3_rep") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_3))
            )
          )
          (net (rename U712_REG_SM.DBR_SYNC_1_THRU_CO "U712_REG_SM.DBR_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.DBR_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.DBR_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.DBR_SYNC_0_THRU_CO "U712_REG_SM.DBR_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.DBR_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.DBR_SYNC_0))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_1_THRU_CO "U712_REG_SM.C3_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_0_THRU_CO "U712_REG_SM.C3_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_0))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_1_THRU_CO "U712_REG_SM.C1_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_0_THRU_CO "U712_REG_SM.C1_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_0))
            )
          )
          (net (rename U712_CHIP_RAM.WEn_THRU_CO "U712_CHIP_RAM.WEn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.WEn))
            )
          )
          (net (rename U712_CHIP_RAM.RASn_THRU_CO "U712_CHIP_RAM.RASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.RASn))
            )
          )
          (net (rename U712_CHIP_RAM.N_272_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_rep "U712_CHIP_RAM.N_272_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
            )
          )
          (net (rename U712_CHIP_RAM.N_271_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_rep "U712_CHIP_RAM.N_271_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_270_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_rep "U712_CHIP_RAM.N_270_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_269_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_rep "U712_CHIP_RAM.N_269_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_268_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_rep "U712_CHIP_RAM.N_268_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_267_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_rep "U712_CHIP_RAM.N_267_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_266_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_rep "U712_CHIP_RAM.N_266_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_265_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_rep "U712_CHIP_RAM.N_265_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_264_U712_CHIP_RAM.DMA_A1_nesr_rep "U712_CHIP_RAM.N_264_U712_CHIP_RAM.DMA_A1_nesr_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
            )
          )
          (net (rename U712_CHIP_RAM.BANK0_0_sqmuxa_1_U712_CHIP_RAM.DMA_CYCLE_esr_rep "U712_CHIP_RAM.BANK0_0_sqmuxa_1_U712_CHIP_RAM.DMA_CYCLE_esr_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.CRCSn_THRU_CO "U712_CHIP_RAM.CRCSn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CRCSn))
            )
          )
          (net (rename U712_CHIP_RAM.CASn_THRU_CO "U712_CHIP_RAM.CASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CASn))
            )
          )
          (net (rename DBR_SYNC_1_THRU_CO "DBR_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_1))
            )
          )
          (net (rename DBR_SYNC_0_THRU_CO "DBR_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_0))
            )
          )
          (net (rename wen "WEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef WEn_obuf))
              (portRef WEn)
            )
          )
          (net (rename resetn "RESETn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RESETn_ibuf))
              (portRef RESETn)
            )
          )
          (net (rename cma_7 "CMA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_7))
              (portRef CMA_7)
            )
          )
          (net (rename U712_REG_SM.LDSn_7_iv_i_0 "U712_REG_SM.LDSn_7_iv_i_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO_1))
              (portRef I3 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_10_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_10_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename dra_5 "DRA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_5))
              (portRef DRA_5)
            )
          )
          (net (rename cumben "CUMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUMBEn_obuf))
              (portRef CUMBEn)
            )
          )
          (net (rename U712_CHIP_RAM.CMA25 "U712_CHIP_RAM.CMA25") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename a_3 "A[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_3))
              (portRef A_3)
            )
          )
          (net (rename U712_REG_SM.N_274 "U712_REG_SM.N_274") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_10_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_10_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGUREDZ0 "U712_CHIP_RAM.SDRAM_CONFIGURED") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISAAQ_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_377 "U712_CHIP_RAM.N_377") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename cllben "CLLBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLLBEn_obuf))
              (portRef CLLBEn)
            )
          )
          (net (rename U712_BYTE_ENABLE.N_257 "U712_BYTE_ENABLE.N_257") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.LLBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_207_i))
            )
          )
          (net (rename CASLn_c "CASLn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASLn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I0 (instanceRef U712_BUFFERS.un1_DRDENn_0_a3))
            )
          )
          (net (rename llben "LLBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LLBEn_obuf))
              (portRef LLBEn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_6 "U712_CHIP_RAM.SDRAM_COUNTER_lm[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_390 "U712_CHIP_RAM.N_390") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_4))
            )
          )
          (net (rename DRA_c_7 "DRA_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7))
            )
          )
          (net (rename CMA_c_0 "CMA_c[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef DOUT0 (instanceRef CMA_obuf_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa "U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_RNI8NMZ0Z9 "U712_CHIP_RAM.CPU_CYCLE_RNI8NM9") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename dra_8 "DRA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_8))
              (portRef DRA_8)
            )
          )
          (net (rename U712_REG_SM.N_337 "U712_REG_SM.N_337") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISAAQ_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_1 "U712_CHIP_RAM.REFRESH_COUNTER_s[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_278 "U712_CHIP_RAM.N_278") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_3Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename DMA_CYCLE "DMA_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_1 "U712_CHIP_RAM.CMA_5[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_1))
            )
          )
          (net (rename DBR_SYNCZ0Z_1 "DBR_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1))
            )
          )
          (net (rename A_c_9 "A_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
            )
          )
          (net (rename U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0Z0Z_0 "U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_222_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_203_i))
            )
          )
          (net (rename A_c_14 "A_c[14]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_14))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto0 "U712_CHIP_RAM.REFRESH5lto0") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
            )
          )
          (net (rename REG_CPU_CYCLE "REG_CPU_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CPU_CYCLE))
              (portRef I1 (instanceRef U712_BUFFERS.un1_VBENn))
              (portRef I0 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO))
            )
          )
          (net (rename udsn "UDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UDSn_obuf))
              (portRef UDSn)
            )
          )
          (net (rename U712_CHIP_RAM.N_264 "U712_CHIP_RAM.N_264") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
            )
          )
          (net (rename N_258_i "N_258_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_258_i))
              (portRef DOUT0 (instanceRef UMBEn_obuf))
            )
          )
          (net (rename regenn "REGENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGENn_obuf))
              (portRef REGENn)
            )
          )
          (net (rename cma_4 "CMA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_4))
              (portRef CMA_4)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERc_2_i "U712_REG_SM.STATE_COUNTERc_2_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNO_7))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_7))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_1 "U712_REG_SM.STATE_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_1))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_2))
              (portRef I2 (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef I0 (instanceRef U712_REG_SM.CYCLE_RUN_RNO))
            )
          )
          (net (rename A_c_20 "A_c[20]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_20))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO))
            )
          )
          (net (rename dra_6 "DRA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_6))
              (portRef DRA_6)
            )
          )
          (net (rename U712_REG_SM.CYCLE_RUN_1 "U712_REG_SM.CYCLE_RUN_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.CYCLE_RUN_RNO))
              (portRef D (instanceRef U712_REG_SM.CYCLE_RUN))
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_0 "U712_REG_SM.C1_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DBENn_8_0 "U712_CHIP_RAM.DBENn_8_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename CLK80_PLL_i_i "CLK80_PLL_i_i") 
            (joined 
              (portRef O (instanceRef CLKRAM_obuf_RNO))
              (portRef DOUT0 (instanceRef CLKRAM_obuf))
            )
          )
          (net (rename a_0 "A[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_0))
              (portRef A_0)
            )
          )
          (net (rename U712_REG_SM.N_277 "U712_REG_SM.N_277") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNI5J3V_7))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO_1))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_374 "U712_CHIP_RAM.N_374") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_283 "U712_CHIP_RAM.N_283") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACK_0 "U712_CHIP_RAM.CPU_TACK_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_TACK))
            )
          )
          (net (rename U712_CYCLE_TERM.N_252_i_0_i "U712_CYCLE_TERM.N_252_i_0_i") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
            )
          )
          (net (rename DBDIR_c "DBDIR_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef DOUT0 (instanceRef DBDIR_obuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
            )
          )
          (net (rename latch_clk "LATCH_CLK") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LATCH_CLK_obuf))
              (portRef LATCH_CLK)
            )
          )
          (net (rename c1 "C1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C1_ibuf))
              (portRef C1)
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_0 "U712_CYCLE_TERM.TACK_STATE_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_248 "U712_CHIP_RAM.N_248") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_COL_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename REG_TACK "REG_TACK") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_TACK))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
            )
          )
          (net (rename DRA_c_4 "DRA_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3))
            )
          )
          (net (rename C3_c "C3_c") 
            (joined 
              (portRef DIN0 (instanceRef C3_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C3_ibuf_RNIRKME))
            )
          )
          (net (rename umben "UMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UMBEn_obuf))
              (portRef UMBEn)
            )
          )
          (net (rename dma_latch_en "DMA_LATCH_EN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DMA_LATCH_EN_obuf))
              (portRef DMA_LATCH_EN)
            )
          )
          (net (rename dbrn "DBRn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBRn_ibuf))
              (portRef DBRn)
            )
          )
          (net (rename bank1 "BANK1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK1_obuf))
              (portRef BANK1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_0_sqmuxa_1 "U712_CHIP_RAM.SDRAM_CMD_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename CLK40_IN_c "CLK40_IN_c") 
            (joined 
              (portRef DIN0 (instanceRef CLK40_IN_ibuf))
              (portRef REFERENCECLK (instanceRef pll))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_2 "U712_CHIP_RAM.REFRESH_COUNTER_s[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename dbenn "DBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBENn_obuf))
              (portRef DBENn)
            )
          )
          (net (rename WRITE_CYCLE "WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9))
              (portRef I3 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_BUFFERS.DMA_LATCH_EN_1_i_m2))
            )
          )
          (net (rename U712_REG_SM.REG_CPU_CYCLE_e_1 "U712_REG_SM.REG_CPU_CYCLE_e_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_REG_SM.N_255 "U712_REG_SM.N_255") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNIPBK41))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_1))
              (portRef I3 (instanceRef U712_REG_SM.REG_WRITE_CYCLE_RNO))
              (portRef I3 (instanceRef U712_REG_SM.CYCLE_RUN_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_2))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA28_0_i_0 "U712_CHIP_RAM.un1_CMA28_0_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIAJSH1_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_4 "U712_CHIP_RAM.CMA_5[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_4))
            )
          )
          (net (rename A_c_17 "A_c[17]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_17))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename ras0n "RAS0n") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAS0n_ibuf))
              (portRef RAS0n)
            )
          )
          (net (rename rnw "RnW") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RnW_ibuf))
              (portRef RnW)
            )
          )
          (net (rename drddir "DRDDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDDIR_obuf))
              (portRef DRDDIR)
            )
          )
          (net (rename a_10 "A[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_10))
              (portRef A_10)
            )
          )
          (net (rename U712_CHIP_RAM.N_269 "U712_CHIP_RAM.N_269") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
            )
          )
          (net (rename cma_9 "CMA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_9))
              (portRef CMA_9)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_6 "U712_REG_SM.STATE_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_6))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_7))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
            )
          )
          (net (rename REGSPACEn_c "REGSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef REGSPACEn_ibuf))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename dra_3 "DRA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_3))
              (portRef DRA_3)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESHZ0 "U712_CHIP_RAM.REFRESH") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
            )
          )
          (net (rename U712_CHIP_RAM.N_316 "U712_CHIP_RAM.N_316") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename clk40d_out "CLK40D_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40D_OUT_obuf))
              (portRef CLK40D_OUT)
            )
          )
          (net (rename U712_REG_SM.DBR_SYNCZ0Z_1 "U712_REG_SM.DBR_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.DBR_SYNC_1))
              (portRef I1 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_280 "U712_CHIP_RAM.N_280") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_237 "U712_CHIP_RAM.N_237") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1))
            )
          )
          (net (rename A_c_0 "A_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_0))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.LLBE_i_o3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_260_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.LMBE_i_o3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_259_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.UUBE_i_o3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.UMBE_i_o3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_258_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_257_i))
            )
          )
          (net (rename tackn "TACKn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TACKn_obuft))
              (portRef TACKn)
            )
          )
          (net (rename SIZ_c_1 "SIZ_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_1))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_258_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.LMBE_i_o3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.UUBE_i_o3))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.UMBE_i_o3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_260_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_259_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.LLBE_i_o3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_257_i))
            )
          )
          (net (rename U712_CHIP_RAM.N_346 "U712_CHIP_RAM.N_346") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_COL_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename N_203_i "N_203_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_203_i))
              (portRef DOUT0 (instanceRef CUUBEn_obuf))
            )
          )
          (net (rename DRA_c_1 "DRA_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_3 "U712_CHIP_RAM.SDRAM_CMDZ0Z_3") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_2[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename cma_3 "CMA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_3))
              (portRef CMA_3)
            )
          )
          (net (rename asn "ASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef ASn_obuf))
              (portRef ASn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_2 "U712_CHIP_RAM.SDRAM_CMD_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_272 "U712_CHIP_RAM.N_272") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename DBENn_c "DBENn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBENn))
              (portRef DOUT0 (instanceRef DBENn_obuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_207_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_205_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_222_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_203_i))
            )
          )
          (net (rename clmben "CLMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLMBEn_obuf))
              (portRef CLMBEn)
            )
          )
          (net (rename a_20 "A[20]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_20))
              (portRef A_20)
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
            )
          )
          (net (rename a_7 "A[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_7))
              (portRef A_7)
            )
          )
          (net (rename U712_CHIP_RAM.N_239 "U712_CHIP_RAM.N_239") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISAAQ_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ1Z_0 "U712_CHIP_RAM.CAS_SYNC_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
            )
          )
          (net (rename RESETn_c "RESETn_c") 
            (joined 
              (portRef DIN0 (instanceRef RESETn_ibuf))
              (portRef I0 (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a3_0_1_0_0 "U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a3_0_1_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_2 "U712_CHIP_RAM.SDRAM_CMDsr_0_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
            )
          )
          (net (rename a_17 "A[17]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_17))
              (portRef A_17)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_2 "U712_CHIP_RAM.SDRAM_COUNTER_lm[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_367 "U712_CHIP_RAM.N_367") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_1))
            )
          )
          (net (rename LATCH_REG "LATCH_REG") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.LATCH_REG))
              (portRef I1 (instanceRef U712_BUFFERS.LATCH_CLK_0_i))
              (portRef I0 (instanceRef U712_REG_SM.LATCH_REG_RNO))
            )
          )
          (net (rename CMA_c_4 "CMA_c[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef DOUT0 (instanceRef CMA_obuf_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_A20_en "U712_CHIP_RAM.DMA_A20_en") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_A20_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_A20))
            )
          )
          (net (rename U712_REG_SM.N_437 "U712_REG_SM.N_437") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_5 "U712_CHIP_RAM.REFRESH_COUNTER_s[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2 "U712_CHIP_RAM.REFRESH_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_AZ0Z1 "U712_CHIP_RAM.DMA_A1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
            )
          )
          (net (rename A_c_5 "A_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
            )
          )
          (net (rename A_c_10 "A_c[10]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_0_1 "U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_COL_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
            )
          )
          (net (rename a_19 "A[19]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_19))
              (portRef A_19)
            )
          )
          (net (rename cma_0 "CMA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_0))
              (portRef CMA_0)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_1 "U712_CHIP_RAM.SDRAM_CMD_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_271 "U712_CHIP_RAM.N_271") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_83 "U712_CHIP_RAM.N_83") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_311 "U712_CHIP_RAM.N_311") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3))
            )
          )
          (net (rename a_4 "A[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_4))
              (portRef A_4)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename U712_REG_SM.LATCH_REG_0 "U712_REG_SM.LATCH_REG_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LATCH_REG_RNO))
              (portRef D (instanceRef U712_REG_SM.LATCH_REG))
            )
          )
          (net (rename U712_CHIP_RAM.N_300 "U712_CHIP_RAM.N_300") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_0_8 "U712_CHIP_RAM.CMA_5_0[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIMUKI_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
            )
          )
          (net (rename CPU_TACK "CPU_TACK") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_7 "U712_CHIP_RAM.SDRAM_COUNTER_lm[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename CMA_c_1 "CMA_c[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef DOUT0 (instanceRef CMA_obuf_1))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename dra_9 "DRA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_9))
              (portRef DRA_9)
            )
          )
          (net (rename U712_CYCLE_TERM.N_252_i_0_0 "U712_CYCLE_TERM.N_252_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_2))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_6 "U712_CHIP_RAM.REFRESH_COUNTER_s[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.N_389 "U712_CHIP_RAM.N_389") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACK_RNOZ0Z_0 "U712_CHIP_RAM.CPU_TACK_RNO_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_START_0 "U712_CHIP_RAM.CPU_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_0 "U712_CHIP_RAM.CMA_5[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_0))
            )
          )
          (net (rename DBR_SYNCZ0Z_0 "DBR_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_0))
              (portRef I3 (instanceRef DBR_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename A_c_6 "A_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
            )
          )
          (net (rename U712_REG_SM.CYCLE_RUNZ0 "U712_REG_SM.CYCLE_RUN") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.CYCLE_RUN))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef I1 (instanceRef U712_REG_SM.CYCLE_RUN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_1 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1))
            )
          )
          (net (rename DBRn_c_i_0_g "DBRn_c_i_0_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef DBRn_c_i_0_g_gb))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
            )
          )
          (net (rename A_c_13 "A_c[13]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_13))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
            )
          )
          (net (rename U712_CYCLE_TERM.N_252_i_0_en_0 "U712_CYCLE_TERM.N_252_i_0_en_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
              (portRef E (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
            )
          )
          (net (rename U712_CHIP_RAM.N_345_1 "U712_CHIP_RAM.N_345_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_265 "U712_CHIP_RAM.N_265") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
            )
          )
          (net (rename CLK80_PLL "CLK80_PLL") 
            (joined 
              (portRef PLLOUTGLOBALA (instanceRef pll))
              (portRef I0 (instanceRef CLKRAM_obuf_RNO))
              (portRef C (instanceRef DBR_SYNC_0))
              (portRef C (instanceRef DBR_SYNC_1))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.WEn))
              (portRef C (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef C (instanceRef U712_CHIP_RAM.BANK0_esr))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_3))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef C (instanceRef U712_CHIP_RAM.CASn))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.RASn))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
              (portRef C (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef C (instanceRef U712_CHIP_RAM.LATCH_RAM))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef C (instanceRef U712_CHIP_RAM.DBENn))
              (portRef C (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
            )
          )
          (net (rename cma_5 "CMA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_5))
              (portRef CMA_5)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_2 "U712_REG_SM.STATE_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_2))
              (portRef I0 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0))
              (portRef I2 (instanceRef U712_REG_SM.C1_SYNC_RNI5ITS1_1))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO_2))
              (portRef I3 (instanceRef U712_REG_SM.UDSn_RNO_1))
              (portRef I2 (instanceRef U712_REG_SM.LDSn_RNO_1))
              (portRef I0 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_58 "U712_CHIP_RAM.N_58") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.CLK_EN_5_0_i_i_a2_0_a3_1 "U712_CHIP_RAM.CLK_EN_5_0_i_i_a2_0_a3_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3_4))
            )
          )
          (net (rename rasn "RASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RASn_obuf))
              (portRef RASn)
            )
          )
          (net (rename dra_7 "DRA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_7))
              (portRef DRA_7)
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_1 "U712_REG_SM.C1_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef I3 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0))
              (portRef I2 (instanceRef U712_REG_SM.ASn_RNO))
              (portRef I1 (instanceRef U712_REG_SM.C1_SYNC_RNI5ITS1_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_7))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNIELLV_7))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIPBK41))
              (portRef I0 (instanceRef U712_REG_SM.C3_SYNC_RNI6FIN_1))
              (portRef I3 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_436 "U712_CHIP_RAM.N_436") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D))
            )
          )
          (net (rename REG_CYCLE "REG_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef I0 (instanceRef U712_BUFFERS.DMA_LATCH_EN_1_i_m2))
              (portRef I2 (instanceRef U712_BUFFERS.un1_DRDENn_0_a3))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
            )
          )
          (net (rename RASn_c "RASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RASn))
              (portRef DOUT0 (instanceRef RASn_obuf))
            )
          )
          (net (rename a_1 "A[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_1))
              (portRef A_1)
            )
          )
          (net (rename U712_REG_SM.REGENnZ0 "U712_REG_SM.REGENn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef D (instanceRef U712_REG_SM.REGENn))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_OUTn_0 "U712_CYCLE_TERM.TACK_OUTn_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_OUTn))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_1 "U712_CYCLE_TERM.TACK_STATE_1") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_4 "U712_CHIP_RAM.SDRAM_COUNTER_lm[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.CLK_ENZ0 "U712_CHIP_RAM.CLK_EN") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CLK_EN))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
            )
          )
          (net (rename N_257_i "N_257_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_257_i))
              (portRef DOUT0 (instanceRef LLBEn_obuf))
            )
          )
          (net (rename DRA_c_5 "DRA_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4))
            )
          )
          (net (rename CMA_c_2 "CMA_c[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef DOUT0 (instanceRef CMA_obuf_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename BANK0_c "BANK0_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.BANK0_esr))
              (portRef DOUT0 (instanceRef BANK0_obuf))
            )
          )
          (net (rename clk40c_out "CLK40C_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40C_OUT_obuf))
              (portRef CLK40C_OUT)
            )
          )
          (net (rename U712_REG_SM.N_339 "U712_REG_SM.N_339") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_3 "U712_CHIP_RAM.REFRESH_COUNTER_s[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_276 "U712_CHIP_RAM.N_276") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_AZ0Z20 "U712_CHIP_RAM.DMA_A20") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_A20))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_A20_RNO))
            )
          )
          (net (rename DBRn_c_i "DBRn_c_i") 
            (joined 
              (portRef O (instanceRef DBRn_ibuf_RNIBAB))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_A20_RNO))
            )
          )
          (net (rename CLK_EN_c "CLK_EN_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef DOUT0 (instanceRef CLK_EN_obuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
            )
          )
          (net (rename C1_c "C1_c") 
            (joined 
              (portRef DIN0 (instanceRef C1_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C1_ibuf_RNIPA2A))
            )
          )
          (net (rename U712_REG_SM.un15_0_i_0_0 "U712_REG_SM.un15_0_i_0_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I3 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_378 "U712_CHIP_RAM.N_378") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_7 "U712_CHIP_RAM.CMA_5[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDs_2 "U712_CHIP_RAM.SDRAM_CMDs_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_3))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNC "U712_CHIP_RAM.CAS_SYNC") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
            )
          )
          (net (rename A_c_16 "A_c[16]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_16))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
            )
          )
          (net (rename vbenn "VBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef VBENn_obuf))
              (portRef VBENn)
            )
          )
          (net (rename U712_REG_SM.N_434 "U712_REG_SM.N_434") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO_0))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_0 "U712_REG_SM.C3_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_3 "U712_CHIP_RAM.SDRAM_CMDsr_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_4 "U712_CHIP_RAM.REFRESH_COUNTER_s[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename DRA_c_8 "DRA_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7))
            )
          )
          (net (rename CRCSn_c "CRCSn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef DOUT0 (instanceRef CRCSn_obuf))
            )
          )
          (net (rename dbdir "DBDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBDIR_obuf))
              (portRef DBDIR)
            )
          )
          (net (rename a_13 "A[13]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_13))
              (portRef A_13)
            )
          )
          (net (rename U712_REG_SM.REG_WRITE_CYCLE_0 "U712_REG_SM.REG_WRITE_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_WRITE_CYCLE))
            )
          )
          (net (rename U712_REG_SM.LDSnZ0 "U712_REG_SM.LDSn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO))
              (portRef D (instanceRef U712_REG_SM.LDSn))
            )
          )
          (net (rename U712_REG_SM.ASnZ0 "U712_REG_SM.ASn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.ASn_RNO))
              (portRef D (instanceRef U712_REG_SM.ASn))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_0 "U712_CHIP_RAM.WRITE_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDs_1_3 "U712_CHIP_RAM.SDRAM_CMDs_1_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1 "U712_CHIP_RAM.REFRESH_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_266 "U712_CHIP_RAM.N_266") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_2 "U712_CHIP_RAM.CMA_5[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_2))
            )
          )
          (net (rename N_260_i "N_260_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_260_i))
              (portRef DOUT0 (instanceRef UUBEn_obuf))
            )
          )
          (net (rename CMA_c_8 "CMA_c[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef DOUT0 (instanceRef CMA_obuf_8))
            )
          )
          (net (rename CLK40_PLL "CLK40_PLL") 
            (joined 
              (portRef PLLOUTCOREB (instanceRef pll))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef CLK40_PLL_derived_clock_RNIIOT))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
            )
          )
          (net (rename A_c_4 "A_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_7 "U712_REG_SM.STATE_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_7))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_7))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIGHT91))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNTER_RNIELLV_7))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNTER_RNI5J3V_7))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I3 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_REG_SM.N_236 "U712_REG_SM.N_236") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_RNI6FIN_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO_1))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_3 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9))
            )
          )
          (net (rename U712_CHIP_RAM.N_228 "U712_CHIP_RAM.N_228") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIPRCO3_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_1))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_259 "U712_BYTE_ENABLE.N_259") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.LMBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_222_i))
            )
          )
          (net (rename LATCH_RAM "LATCH_RAM") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.LATCH_RAM))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO))
              (portRef I0 (instanceRef U712_BUFFERS.LATCH_CLK_0_i))
            )
          )
          (net (rename A_c_11 "A_c[11]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_11))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
            )
          )
          (net (rename dra_0 "DRA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_0))
              (portRef DRA_0)
            )
          )
          (net (rename VBENn_c "VBENn_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.un1_VBENn))
              (portRef DOUT0 (instanceRef VBENn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_8_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_8_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.LATCH_RAM_0 "U712_CHIP_RAM.LATCH_RAM_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.LATCH_RAM))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_COL_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename REGENn_c "REGENn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REGENn))
              (portRef DOUT0 (instanceRef REGENn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.REGENn_RNO))
            )
          )
          (net (rename RAS0n_c "RAS0n_c") 
            (joined 
              (portRef DIN0 (instanceRef RAS0n_ibuf))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
            )
          )
          (net (rename U712_REG_SM.UDSnZ0 "U712_REG_SM.UDSn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef D (instanceRef U712_REG_SM.UDSn))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_281 "U712_CHIP_RAM.N_281") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_263 "U712_CHIP_RAM.N_263") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_en "U712_CHIP_RAM.CPU_CYCLE_en") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE))
            )
          )
          (net (rename RESETn_c_i "RESETn_c_i") 
            (joined 
              (portRef O (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef RESETn_ibuf_RNIM9SF_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
            )
          )
          (net (rename DRDENn_c "DRDENn_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.un1_DRDENn_0_a3))
              (portRef DOUT0 (instanceRef DRDENn_obuf))
            )
          )
          (net (rename A_c_1 "A_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_1))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.UMBE_i_o3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.LLBE_i_o3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.UUBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_259_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_258_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_257_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_260_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.LMBE_i_o3))
            )
          )
          (net (rename siz_1 "SIZ[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_1))
              (portRef SIZ_1)
            )
          )
          (net (rename SIZ_c_0 "SIZ_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_0))
              (portRef I2 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_258_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.UMBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.LMBE_i_o3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_257_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.LLBE_i_o3))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_259_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_260_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.UUBE_i_o3))
            )
          )
          (net (rename clkram "CLKRAM") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLKRAM_obuf))
              (portRef CLKRAM)
            )
          )
          (net (rename clk40_in "CLK40_IN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40_IN_ibuf))
              (portRef CLK40_IN)
            )
          )
          (net (rename casn "CASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASn_obuf))
              (portRef CASn)
            )
          )
          (net (rename c3 "C3") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C3_ibuf))
              (portRef C3)
            )
          )
          (net (rename U712_CYCLE_TERM.N_252_i_0_en "U712_CYCLE_TERM.N_252_i_0_en") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_60 "U712_CHIP_RAM.N_60") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_STARTZ0 "U712_CHIP_RAM.DMA_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34))
              (portRef I3 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNIRILU))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_COL_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename DRA_c_2 "DRA_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DMA_CYCLE_START "U712_CHIP_RAM.un3_DMA_CYCLE_START") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_0 "U712_CHIP_RAM.SDRAM_CMD_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_0[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEs "U712_CYCLE_TERM.TACK_STATEs") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
            )
          )
          (net (rename N_222_i "N_222_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_222_i))
              (portRef DOUT0 (instanceRef CLMBEn_obuf))
            )
          )
          (net (rename ramspacen "RAMSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAMSPACEn_ibuf))
              (portRef RAMSPACEn)
            )
          )
          (net (rename a_8 "A[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_8))
              (portRef A_8)
            )
          )
          (net (rename U712_CHIP_RAM.N_418 "U712_CHIP_RAM.N_418") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIQG71D))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64))
            )
          )
          (net (rename U712_CHIP_RAM.N_323 "U712_CHIP_RAM.N_323") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO))
            )
          )
          (net (rename CPU_CYCLE "CPU_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_207_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_222_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_203_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_205_i))
              (portRef I0 (instanceRef U712_BUFFERS.un1_VBENn))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename A_c_19 "A_c[19]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_19))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename ldsn "LDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LDSn_obuf))
              (portRef LDSn)
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE "U712_CYCLE_TERM.TACK_STATE") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_3 "U712_CHIP_RAM.SDRAM_CMDsr_0_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
            )
          )
          (net (rename N_275 "N_275") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.DMA_LATCH_EN_1_i_m2))
              (portRef DOUT0 (instanceRef DRDDIR_obuf))
              (portRef DOUT0 (instanceRef DMA_LATCH_EN_obuf))
            )
          )
          (net (rename CLK40_PLL_g "CLK40_PLL_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef CLK40_PLL_derived_clock_RNIIOT))
              (portRef I0 (instanceRef CLK40_PLL_derived_clock_RNIIOT_0))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef C (instanceRef U712_REG_SM.REGENn))
              (portRef C (instanceRef U712_REG_SM.DBR_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.LATCH_REG))
              (portRef C (instanceRef U712_REG_SM.REG_CPU_CYCLE))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_1))
              (portRef C (instanceRef U712_REG_SM.LDSn))
              (portRef C (instanceRef U712_REG_SM.REG_TACK))
              (portRef C (instanceRef U712_REG_SM.DBR_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_4))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_6))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_7))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_5))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_0))
              (portRef C (instanceRef U712_REG_SM.REG_WRITE_CYCLE))
              (portRef C (instanceRef U712_REG_SM.CYCLE_RUN))
              (portRef C (instanceRef U712_REG_SM.ASn))
              (portRef C (instanceRef U712_REG_SM.UDSn))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_2))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNTER_3))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_1))
            )
          )
          (net (rename a_16 "A[16]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_16))
              (portRef A_16)
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_0_a2_1_a2_0 "U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_0_a2_1_a2_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_3 "U712_CHIP_RAM.SDRAM_COUNTER_lm[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_260 "U712_BYTE_ENABLE.N_260") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.UUBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_203_i))
            )
          )
          (net (rename CMA_c_5 "CMA_c[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef DOUT0 (instanceRef CMA_obuf_5))
            )
          )
          (net (rename C3_c_g "C3_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C3_ibuf_RNIRKME))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
            )
          )
          (net (rename AGNUS_REV_c "AGNUS_REV_c") 
            (joined 
              (portRef DIN0 (instanceRef AGNUS_REV_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_A20_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_4 "U712_REG_SM.STATE_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_4))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNTER_5_THRU_LUT4_0))
              (portRef I2 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_8_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_8_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_0))
              (portRef E (instanceRef U712_CHIP_RAM.BANK0_esr))
            )
          )
          (net (rename agnus_rev "AGNUS_REV") 
            (joined 
              (portRef PACKAGEPIN (instanceRef AGNUS_REV_ibuf))
              (portRef AGNUS_REV)
            )
          )
          (net (rename U712_REG_SM.LATCH_REG_0_sqmuxa "U712_REG_SM.LATCH_REG_0_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNIELLV_7))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I3 (instanceRef U712_REG_SM.ASn_RNO))
              (portRef I2 (instanceRef U712_REG_SM.LATCH_REG_RNO))
              (portRef I1 (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIFCQ24_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGRU43_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_5 "U712_CHIP_RAM.CMA_esr_RNO_1[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto7_0 "U712_CHIP_RAM.REFRESH5lto7_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename A_c_2 "A_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_COL_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename a_18 "A[18]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_18))
              (portRef A_18)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_STARTZ0 "U712_REG_SM.REG_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIGHT91))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIPBK41))
            )
          )
          (net (rename U712_CHIP_RAM.BANK0_0_sqmuxa_1 "U712_CHIP_RAM.BANK0_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIBRI34))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
            )
          )
          (net (rename uuben "UUBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UUBEn_obuf))
              (portRef UUBEn)
            )
          )
          (net (rename cma_1 "CMA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_1))
              (portRef CMA_1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_0 "U712_CHIP_RAM.SDRAM_CMD[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIMUKI_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lt7 "U712_CHIP_RAM.REFRESH5lt7") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_270 "U712_CHIP_RAM.N_270") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename drdenn "DRDENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDENn_obuf))
              (portRef DRDENn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_RST "U712_CHIP_RAM.REFRESH_RST") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_9 "U712_CHIP_RAM.CMA_5[9]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_9))
            )
          )
          (net (rename CMA_c_10 "CMA_c[10]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef DOUT0 (instanceRef CMA_obuf_10))
            )
          )
          (net (rename a_5 "A[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_5))
              (portRef A_5)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.DBENnZ0 "U712_CHIP_RAM.DBENn") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBENn))
            )
          )
          (net (rename awen "AWEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef AWEn_ibuf))
              (portRef AWEn)
            )
          )
          (net (rename U712_REG_SM.N_226 "U712_REG_SM.N_226") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA28_0_i "U712_CHIP_RAM.un1_CMA28_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIAJSH1_3))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_5 "U712_CHIP_RAM.SDRAM_CMDsr_5") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
            )
          )
          (net (rename a_15 "A[15]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_15))
              (portRef A_15)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_0 "U712_CHIP_RAM.SDRAM_COUNTER_lm[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_292 "U712_CHIP_RAM.N_292") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_130 "U712_CHIP_RAM.N_130") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJIDU3_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
            )
          )
          (net (rename CMA_c_6 "CMA_c[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef DOUT0 (instanceRef CMA_obuf_6))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBDIRZ0 "U712_CHIP_RAM.DBDIR") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBDIR))
            )
          )
          (net (rename DBRn_c_i_0 "DBRn_c_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef DBRn_c_i_0_g_gb))
            )
          )
          (net (rename C1_c_g "C1_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C1_ibuf_RNIPA2A))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_A20))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename tsn "TSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TSn_ibuf))
              (portRef TSn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNICBGO9))
              (portRef I2 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIJHLS1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIBKQ41))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRT_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI0BPC1_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI94JE1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_7 "U712_CHIP_RAM.REFRESH_COUNTER_s[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename LATCH_CLK_0_i "LATCH_CLK_0_i") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.LATCH_CLK_0_i))
              (portRef DOUT0 (instanceRef LATCH_CLK_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_3 "U712_CHIP_RAM.CMA_5[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_3))
            )
          )
          (net (rename LDSn_c "LDSn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.LDSn))
              (portRef DOUT0 (instanceRef LDSn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO_2))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO))
              (portRef I3 (instanceRef U712_REG_SM.LDSn_RNO_1))
            )
          )
          (net (rename A_c_7 "A_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_5))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_2 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_i_0_0_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN91M2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_258 "U712_BYTE_ENABLE.N_258") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.UMBE_i_o3))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_205_i))
            )
          )
          (net (rename A_c_12 "A_c[12]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_12))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
            )
          )
          (net (rename cuuben "CUUBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUUBEn_obuf))
              (portRef CUUBEn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERe_0_i "U712_CHIP_RAM.SDRAM_COUNTERe_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGGM16_4))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_STARTZ0 "U712_CHIP_RAM.CPU_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_1))
            )
          )
          (net (rename U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0Z0Z_0 "U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_207_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_205_i))
            )
          )
          (net (rename UDSn_c "UDSn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.UDSn))
              (portRef DOUT0 (instanceRef UDSn_obuf))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO_2))
              (portRef I3 (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef I2 (instanceRef U712_REG_SM.UDSn_RNO_1))
            )
          )
          (net (rename TSn_c "TSn_c") 
            (joined 
              (portRef DIN0 (instanceRef TSn_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename regspacen "REGSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGSPACEn_ibuf))
              (portRef REGSPACEn)
            )
          )
          (net (rename cma_6 "CMA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_6))
              (portRef CMA_6)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERc_1 "U712_REG_SM.STATE_COUNTERc_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef I3 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO_0))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_3 "U712_REG_SM.STATE_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_3))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNTER_4_THRU_LUT4_0))
              (portRef I3 (instanceRef U712_REG_SM.LATCH_REG_RNO))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename TACK_EN_i_ess "TACK_EN_i_ess") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
              (portRef I0 (instanceRef TACKn_obuft_RNO))
            )
          )
          (net (rename dra_4 "DRA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_4))
              (portRef DRA_4)
            )
          )
          (net (rename a_2 "A[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_2))
              (portRef A_2)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename REG_WRITE_CYCLE "REG_WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_WRITE_CYCLE))
              (portRef I1 (instanceRef U712_BUFFERS.DMA_LATCH_EN_1_i_m2))
              (portRef I0 (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.REG_WRITE_CYCLE_RNO))
              (portRef I1 (instanceRef U712_REG_SM.LATCH_REG_RNO))
            )
          )
          (net (rename U712_REG_SM.N_169 "U712_REG_SM.N_169") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_RNI5ITS1_1))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_2 "U712_CYCLE_TERM.TACK_STATE_2") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_5 "U712_CHIP_RAM.SDRAM_COUNTER_lm[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDs_0_6 "U712_CHIP_RAM.SDRAM_CMDs_0_6") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
            )
          )
          (net (rename DRA_c_6 "DRA_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_6))
            )
          )
          (net (rename CMA_c_3 "CMA_c[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef DOUT0 (instanceRef CMA_obuf_3))
            )
          )
          (net (rename crcsn "CRCSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CRCSn_obuf))
              (portRef CRCSn)
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_0_2 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_0_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename TACK_OUTn "TACK_OUTn") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef DOUT0 (instanceRef TACKn_obuft))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
            )
          )
          (net (rename cma_10 "CMA[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_10))
              (portRef CMA_10)
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa "U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIURFN4))
              (portRef I3 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGURED_1 "U712_CHIP_RAM.SDRAM_CONFIGURED_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_0 "U712_CHIP_RAM.REFRESH_COUNTER_s[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_50_0 "U712_CHIP_RAM.N_50_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_3))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_0 "U712_CHIP_RAM.REFRESH_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH))
            )
          )
          (net (rename U712_CHIP_RAM.N_379 "U712_CHIP_RAM.N_379") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIKV5I5))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_6 "U712_CHIP_RAM.CMA_5[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_6))
            )
          )
          (net (rename A_c_8 "A_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
            )
          )
          (net (rename U712_REG_SM.REG_TACK_0 "U712_REG_SM.REG_TACK_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_TACK))
            )
          )
          (net (rename DBRn_c "DBRn_c") 
            (joined 
              (portRef DIN0 (instanceRef DBRn_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.DBR_SYNC_0_THRU_LUT4_0))
              (portRef I3 (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef I0 (instanceRef DBRn_ibuf_RNIBAB))
            )
          )
          (net (rename A_c_15 "A_c[15]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_15))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_1 "U712_REG_SM.C3_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef I2 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1_U712_REG_SM.STATE_COUNTER_3_REP_LUT4_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_7))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIGHT91))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNIELLV_7))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIPBK41))
              (portRef I1 (instanceRef U712_REG_SM.C3_SYNC_RNI6FIN_1))
              (portRef I2 (instanceRef U712_REG_SM.DBR_SYNC_RNIVIGC1_1))
            )
          )
          (net (rename RnW_c "RnW_c") 
            (joined 
              (portRef DIN0 (instanceRef RnW_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNTER_RNI5J3V_7))
              (portRef I0 (instanceRef U712_REG_SM.REG_WRITE_CYCLE_RNO))
            )
          )
          (net (rename DRA_c_9 "DRA_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_A20_RNO))
            )
          )
          (net (rename a_12 "A[12]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_12))
              (portRef A_12)
            )
          )
          (net (rename U712_CHIP_RAM.N_267 "U712_CHIP_RAM.N_267") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
            )
          )
          (net (rename N_207_i "N_207_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_207_i))
              (portRef DOUT0 (instanceRef CLLBEn_obuf))
            )
          )
          (net (rename CMA_c_9 "CMA_c[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef DOUT0 (instanceRef CMA_obuf_9))
            )
          )
          (net (rename clk_en "CLK_EN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK_EN_obuf))
              (portRef CLK_EN)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_0 "U712_REG_SM.STATE_COUNTER[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_START_RNIGHT91))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNO_1))
              (portRef I3 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I3 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNTER_RNI5J3V_7))
              (portRef I2 (instanceRef U712_REG_SM.REG_WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_REG_SM.CYCLE_RUN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_229 "U712_CHIP_RAM.N_229") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIR9VE1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIFMOI5))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_1))
            )
          )
          (net (rename dra_1 "DRA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_1))
              (portRef DRA_1)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename siz_0 "SIZ[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_0))
              (portRef SIZ_0)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_COL_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename DRA_c_3 "DRA_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_3))
            )
          )
          (net (rename bank0 "BANK0") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK0_obuf))
              (portRef BANK0)
            )
          )
          (net (rename WEn_c "WEn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WEn))
              (portRef DOUT0 (instanceRef WEn_obuf))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERs "U712_REG_SM.STATE_COUNTERs") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNO_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_0))
            )
          )
          (net (rename U712_REG_SM.N_244 "U712_REG_SM.N_244") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNIGHT91))
              (portRef I1 (instanceRef U712_REG_SM.ASn_RNO))
              (portRef I0 (instanceRef U712_REG_SM.C1_SYNC_RNI5ITS1_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_1 "U712_CHIP_RAM.SDRAM_CMDZ0Z_1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIMUKI_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_57 "U712_CHIP_RAM.N_57") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI9KPC1_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNINIA74_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI52LA2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI41LA2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI74LA2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_0))
            )
          )
          (net (rename RAMSPACEn_c "RAMSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef RAMSPACEn_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
            )
          )
          (net (rename AWEn_c "AWEn_c") 
            (joined 
              (portRef DIN0 (instanceRef AWEn_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
            )
          )
          (net (rename lmben "LMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LMBEn_obuf))
              (portRef LMBEn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_sn_N_5_mux "U712_CHIP_RAM.CMA_5_sn_N_5_mux") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename N_929_i "N_929_i") 
            (joined 
              (portRef O (instanceRef TACKn_obuft_RNO))
              (portRef OUTPUTENABLE (instanceRef TACKn_obuft))
            )
          )
          (net (rename CASn_c "CASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CASn))
              (portRef DOUT0 (instanceRef CASn_obuf))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_5 "U712_CHIP_RAM.CMA_5[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_5))
            )
          )
          (net (rename a_9 "A[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_9))
              (portRef A_9)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_0_a3_0 "U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_0_a3_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNI4LVP1))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNITGCI5))
            )
          )
          (net (rename CLK40_PLL_iso_i "CLK40_PLL_iso_i") 
            (joined 
              (portRef O (instanceRef CLK40_PLL_derived_clock_RNIIOT_0))
              (portRef DOUT0 (instanceRef CLK40B_OUT_obuf))
              (portRef DOUT0 (instanceRef CLK40C_OUT_obuf))
              (portRef DOUT0 (instanceRef CLK40D_OUT_obuf))
            )
          )
          (net (rename A_c_18 "A_c[18]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_18))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
            )
          )
          (net (rename a_11 "A[11]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_11))
              (portRef A_11)
            )
          )
          (net (rename VCCG0 "VCCG0") 
            (joined 
              (portRef Y (instanceRef VCC))
            )
          )
          (net (rename U712_CHIP_RAM.N_268 "U712_CHIP_RAM.N_268") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_4))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
            )
          )
          (net (rename RESETn_c_i_g "RESETn_c_i_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef RESETn_ibuf_RNIM9SF_0))
              (portRef S (instanceRef DBR_SYNC_0))
              (portRef S (instanceRef DBR_SYNC_1))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef R (instanceRef U712_CHIP_RAM.BANK0_esr))
              (portRef I2 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIAJSH1_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef S (instanceRef U712_CHIP_RAM.DBENn))
              (portRef S (instanceRef U712_CHIP_RAM.WEn))
              (portRef S (instanceRef U712_CHIP_RAM.CASn))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_3))
              (portRef S (instanceRef U712_CHIP_RAM.RASn))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef S (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef S (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef S (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_A20))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_0))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef R (instanceRef U712_REG_SM.REG_TACK))
              (portRef R (instanceRef U712_REG_SM.LATCH_REG))
              (portRef R (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef R (instanceRef U712_REG_SM.DBR_SYNC_1))
              (portRef R (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef R (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef R (instanceRef U712_REG_SM.REG_CPU_CYCLE))
              (portRef R (instanceRef U712_REG_SM.DBR_SYNC_0))
              (portRef R (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef R (instanceRef U712_REG_SM.CYCLE_RUN))
              (portRef S (instanceRef U712_REG_SM.REG_WRITE_CYCLE))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_5))
              (portRef S (instanceRef U712_REG_SM.ASn))
              (portRef R (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_2))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_3))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_7))
              (portRef S (instanceRef U712_REG_SM.REGENn))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_6))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_1))
              (portRef S (instanceRef U712_REG_SM.STATE_COUNTER_0))
              (portRef S (instanceRef U712_REG_SM.LDSn))
              (portRef S (instanceRef U712_REG_SM.UDSn))
              (portRef R (instanceRef U712_REG_SM.STATE_COUNTER_4))
              (portRef R (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_EN_i_ess))
            )
          )
          (net (rename cma_8 "CMA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_8))
              (portRef CMA_8)
            )
          )
          (net (rename casln "CASLn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASLn_ibuf))
              (portRef CASLn)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERZ0Z_5 "U712_REG_SM.STATE_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNTER_5))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNTER_6_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER48_3_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER48_3_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.LATCH_RAM_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.BANK0_9 "U712_CHIP_RAM.BANK0_9") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.BANK0_esr_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.BANK0_esr))
            )
          )
          (net (rename dra_2 "DRA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_2))
              (portRef DRA_2)
            )
          )
          (net (rename U712_REG_SM.UDSn_7_iv_i_0 "U712_REG_SM.UDSn_7_iv_i_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO_1))
              (portRef I2 (instanceRef U712_REG_SM.UDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_319 "U712_CHIP_RAM.N_319") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIOBA64))
              (portRef I1 (instanceRef U712_CHIP_RAM.BANK0_esr_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename N_259_i "N_259_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_259_i))
              (portRef DOUT0 (instanceRef LMBEn_obuf))
            )
          )
          (net (rename U712_REG_SM.DBR_SYNCZ0Z_0 "U712_REG_SM.DBR_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.DBR_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.DBR_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename A_c_3 "A_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
            )
          )
          (net (rename N_205_i "N_205_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_205_i))
              (portRef DOUT0 (instanceRef CUMBEn_obuf))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERc_0_i "U712_REG_SM.STATE_COUNTERc_0_i") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNO_2))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_2))
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_0 "U712_REG_SM.REG_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_COL_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename DRA_c_0 "DRA_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_i_m2_i_m2_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_r_sx_1 "U712_CYCLE_TERM.TACK_STATE_r_sx[1]") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_2 "U712_CHIP_RAM.SDRAM_CMDZ0Z_2") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI4VDC_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIMUKI_0))
            )
          )
          (net (rename cma_2 "CMA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_2))
              (portRef CMA_2)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_1_1 "U712_CHIP_RAM.SDRAM_CMDsr_1_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_273 "U712_CHIP_RAM.N_273") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_s_0 "U712_CHIP_RAM.SDRAM_COUNTER_s[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_8 "U712_CHIP_RAM.CMA_5[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_8))
            )
          )
          (net (rename CASUn_c "CASUn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASUn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_a3_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I1 (instanceRef U712_BUFFERS.un1_DRDENn_0_a3))
            )
          )
          (net (rename a_6 "A[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_6))
              (portRef A_6)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename GNDG0 "GNDG0") 
            (joined 
              (portRef Y (instanceRef GND))
              (portRef DOUT0 (instanceRef BANK1_obuf))
              (portRef DYNAMICDELAY_0 (instanceRef pll))
              (portRef DYNAMICDELAY_1 (instanceRef pll))
              (portRef DYNAMICDELAY_2 (instanceRef pll))
              (portRef DYNAMICDELAY_3 (instanceRef pll))
              (portRef DYNAMICDELAY_4 (instanceRef pll))
              (portRef DYNAMICDELAY_5 (instanceRef pll))
              (portRef DYNAMICDELAY_6 (instanceRef pll))
              (portRef DYNAMICDELAY_7 (instanceRef pll))
            )
          )
          (net (rename clk40b_out "CLK40B_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40B_OUT_obuf))
              (portRef CLK40B_OUT)
            )
          )
          (net (rename U712_REG_SM.REG_CPU_CYCLE_0 "U712_REG_SM.REG_CPU_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CPU_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CPU_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_4 "U712_CHIP_RAM.SDRAM_CMDsr_4") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_1 "U712_CHIP_RAM.SDRAM_CMDsr_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_START_0 "U712_CHIP_RAM.DMA_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
            )
          )
          (net (rename a_14 "A[14]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_14))
              (portRef A_14)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTERc "U712_REG_SM.STATE_COUNTERc") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNTER_RNO_1))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_1 "U712_CHIP_RAM.SDRAM_COUNTER_lm[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_360 "U712_CHIP_RAM.N_360") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
            )
          )
          (net (rename CMA_c_7 "CMA_c[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef DOUT0 (instanceRef CMA_obuf_7))
            )
          )
          (net (rename ASn_c "ASn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.ASn))
              (portRef DOUT0 (instanceRef ASn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.ASn_RNO))
            )
          )
          (net (rename casun "CASUn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASUn_ibuf))
              (portRef CASUn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_50 "U712_CHIP_RAM.N_50") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI8N6A9))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0))
            )
          )
        )
      )
    )
  )
  (design (rename U712_TOP "U712_TOP") 
    (cellRef (rename U712_TOP "U712_TOP")  (libraryRef worklib))
    (property PART (string "ice40hx4ktq144"))
    (property OANETLISTVERSION (string "2020.12"))
  )
)
