"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\synthesis\CombinationLockSystem.vhd" VHDL CombinationLock_post_synthesis 1 0 0 -02
. . 0 0 0