
---------- Begin Simulation Statistics ----------
final_tick                                 1087374800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184750                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   320930                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.13                       # Real time elapsed on the host
host_tick_rate                               97673292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2056759                       # Number of instructions simulated
sim_ops                                       3572838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001087                       # Number of seconds simulated
sim_ticks                                  1087374800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               436163                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24616                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462981                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238942                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          436163                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197221                       # Number of indirect misses.
system.cpu.branchPred.lookups                  489235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11310                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12430                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2355808                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1933675                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24675                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342878                       # Number of branches committed
system.cpu.commit.bw_lim_events                593047                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892196                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2056759                       # Number of instructions committed
system.cpu.commit.committedOps                3572838                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2325071                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.536658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723191                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156251     49.73%     49.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178448      7.67%     57.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169773      7.30%     64.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227552      9.79%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       593047     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2325071                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3518375                       # Number of committed integer instructions.
system.cpu.commit.loads                        488562                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20275      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2812873     78.73%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.06%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.17%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.31%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469464     13.14%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         158307      4.43%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3572838                       # Class of committed instruction
system.cpu.commit.refs                         658938                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2056759                       # Number of Instructions Simulated
system.cpu.committedOps                       3572838                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.321710                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.321710                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7823                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33854                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49155                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4257                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1026395                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4686057                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   291644                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1136425                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24739                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89560                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      573074                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2184                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189770                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      489235                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    242032                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2214846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2832865                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           465                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179969                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             328623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             250252                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042093                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2568763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1223180     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73238      2.85%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59826      2.33%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76860      2.99%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1135659     44.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2568763                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118254                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64897                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216398000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216397600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8737600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4436000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4531200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77833200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77752000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77813600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77826000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1647008800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29133                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   373601                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.511390                       # Inst execution rate
system.cpu.iew.exec_refs                       764649                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189759                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692346                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                605775                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                931                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               503                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200239                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4464968                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                574890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35228                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4108621                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24739                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14358                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39678                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117211                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29862                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20687                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8446                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5767637                       # num instructions consuming a value
system.cpu.iew.wb_count                       4085504                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566479                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3267248                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.502887                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4092896                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6367722                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3534756                       # number of integer regfile writes
system.cpu.ipc                               0.756596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756596                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26327      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3245966     78.33%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1829      0.04%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41858      1.01%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4306      0.10%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6796      0.16%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14707      0.35%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13720      0.33%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7030      0.17%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2025      0.05%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               560789     13.53%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179194      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24778      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13303      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4143852                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88869                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179047                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85420                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127978                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4028656                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10695971                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4000084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5229186                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4463840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4143852                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1334856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2568763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.613170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168361     45.48%     45.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173882      6.77%     52.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298188     11.61%     63.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              339734     13.23%     77.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588598     22.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2568763                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.524350                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      242107                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12785                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4179                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               605775                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200239                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1548587                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2718438                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  841308                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4904454                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              274                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   342618                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14446                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4887                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12046068                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4609114                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6311715                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1166553                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74897                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24739                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174026                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1407238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151859                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7326253                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19519                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208182                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6197058                       # The number of ROB reads
system.cpu.rob.rob_writes                     9174675                       # The number of ROB writes
system.cpu.timesIdled                            1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37770                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              415                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          696                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            696                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1332                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7934                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12036                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13386                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11220046                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29053254                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17446                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4099                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23493                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                960                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17446                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7557                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49736                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57293                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1259968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1426560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10309                       # Total snoops (count)
system.l2bus.snoopTraffic                       85376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29832                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014213                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118370                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29408     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      424      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29832                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20304399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18728777                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3126000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238757                       # number of overall hits
system.cpu.icache.overall_hits::total          238757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3274                       # number of overall misses
system.cpu.icache.overall_misses::total          3274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165784800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165784800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165784800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165784800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       242031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013527                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50636.774588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50636.774588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50636.774588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50636.774588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          669                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132544800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132544800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132544800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132544800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010763                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50880.921305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50880.921305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50880.921305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50880.921305                       # average overall mshr miss latency
system.cpu.icache.replacements                   2349                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165784800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165784800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50636.774588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50636.774588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132544800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132544800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50880.921305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50880.921305                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.452190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.738612                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.452190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            486667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           486667                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       667383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           667383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       667383                       # number of overall hits
system.cpu.dcache.overall_hits::total          667383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35136                       # number of overall misses
system.cpu.dcache.overall_misses::total         35136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1710102400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1710102400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1710102400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1710102400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       702519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       702519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       702519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       702519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48670.947177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48670.947177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48670.947177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48670.947177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29744                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.658667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1818                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu.dcache.writebacks::total              2767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22501                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581102400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581102400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581102400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244641871                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825744271                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45991.483973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45991.483973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45991.483973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57092.618670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48802.852896                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15896                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1604719600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1604719600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       532137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       532137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48602.828846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48602.828846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478712400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478712400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45349.791588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45349.791588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       168263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         168263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105382800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105382800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       170382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       170382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49732.326569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49732.326569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102390000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102390000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49249.639250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49249.639250                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4285                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4285                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244641871                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244641871                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57092.618670                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57092.618670                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.697706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633516                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.853800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.462142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.235565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1421958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1421958                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             795                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4969                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          915                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6679                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            795                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4969                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          915                       # number of overall hits
system.l2cache.overall_hits::total               6679                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1808                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7666                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3370                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12844                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1808                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7666                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3370                       # number of overall misses
system.l2cache.overall_misses::total            12844                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122712400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523919200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234582142                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    881213742                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122712400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523919200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234582142                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    881213742                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2603                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12635                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4285                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19523                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2603                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12635                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4285                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19523                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.694583                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657891                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.694583                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657891                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67871.902655                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68343.229846                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69608.944214                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68608.980224                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67871.902655                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68343.229846                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69608.944214                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68608.980224                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1332                       # number of writebacks
system.l2cache.writebacks::total                 1332                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1808                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7658                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3353                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12819                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1808                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7658                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3353                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13386                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108248400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462337600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207150562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    777736562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108248400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462337600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207150562                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33167046                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    810903608                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.694583                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606094                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782497                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656610                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.694583                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606094                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782497                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685653                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59871.902655                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60373.152259                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61780.662690                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60670.610968                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59871.902655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60373.152259                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61780.662690                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58495.671958                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60578.485582                       # average overall mshr miss latency
system.l2cache.replacements                      9347                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33167046                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33167046                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58495.671958                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58495.671958                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          728                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              728                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1351                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1351                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93726800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93726800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649832                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649832                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69375.869726                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69375.869726                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82908800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82908800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61413.925926                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61413.925926                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          795                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4241                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          915                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5951                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1808                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6315                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11493                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122712400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430192400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234582142                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787486942                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4285                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.694583                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598238                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786464                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658851                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67871.902655                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68122.311956                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69608.944214                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68518.832507                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1808                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6308                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3353                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11469                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108248400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379428800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207150562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694827762                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.694583                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597575                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782497                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657475                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59871.902655                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60150.412175                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61780.662690                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60583.116401                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3715.299198                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25411                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9347                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.718626                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.280875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.214598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2380.967304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   905.460979                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.375442                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002998                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067191                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.581291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221060                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          918                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315523                       # Number of tag accesses
system.l2cache.tags.data_accesses              315523                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1087374800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1808                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7658                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3353                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1332                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1332                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106414090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450729592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197348697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33372118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787864497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106414090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106414090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78397991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78397991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78397991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106414090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450729592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197348697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33372118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866262488                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1212203600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1913764                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                  3228305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.26                       # Real time elapsed on the host
host_tick_rate                               98709233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2420023                       # Number of instructions simulated
sim_ops                                       4082505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000125                       # Number of seconds simulated
sim_ticks                                   124828800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12001                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               214                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11969                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11458                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              543                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      52                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1148002                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   307944                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               214                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11600                       # Number of branches committed
system.cpu.commit.bw_lim_events                 45906                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3529                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               363264                       # Number of instructions committed
system.cpu.commit.committedOps                 509667                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       309178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.648458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.271449                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33859     10.95%     10.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       175871     56.88%     67.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10454      3.38%     71.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        43088     13.94%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45906     14.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       309178                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    509362                       # Number of committed integer instructions.
system.cpu.commit.loads                         33671                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          168      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           453363     88.95%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.01%     89.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           33555      6.58%     95.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22142      4.34%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            509667                       # Class of committed instruction
system.cpu.commit.refs                          55885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      363264                       # Number of Instructions Simulated
system.cpu.committedOps                        509667                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.859078                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.859078                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                153527                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 515298                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26837                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     69925                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    217                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 59664                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       33905                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       22318                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       12101                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     34014                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        275378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    56                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         368909                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.038776                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              34575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              11510                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.182128                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             310170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.672728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.842476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   158231     51.01%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11409      3.68%     54.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21901      7.06%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10897      3.51%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   107732     34.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               310170                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       688                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      393                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     30327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     30328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     30328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     30328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     30328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     30327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      5625600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      5625200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      5622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      5627600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      204610800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  239                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11728                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.639503                       # Inst execution rate
system.cpu.iew.exec_refs                        56219                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      22318                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1257                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 34156                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                79                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                22356                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              513196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 33901                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               129                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                511643                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    217                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    14                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1416                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          485                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          143                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1349264                       # num instructions consuming a value
system.cpu.iew.wb_count                        511587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.339652                       # average fanout of values written-back
system.cpu.iew.wb_producers                    458280                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.639324                       # insts written-back per cycle
system.cpu.iew.wb_sent                         511604                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1107897                       # number of integer regfile reads
system.cpu.int_regfile_writes                  477039                       # number of integer regfile writes
system.cpu.ipc                               1.164039                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.164039                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               245      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                454919     88.89%     88.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.01%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  28      0.01%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.01%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.01%     88.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.01%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.01%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 34      0.01%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                33756      6.60%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22232      4.34%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             172      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             92      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 511772                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     571                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1151                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                998                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 510956                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1332663                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       511041                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            515730                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     513175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    511772                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               100                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        310170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.649973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.002520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42221     13.61%     13.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               89566     28.88%     42.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125866     40.58%     83.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39594     12.77%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12923      4.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          310170                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.639916                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       34014                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             21631                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21491                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                34156                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               22356                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   79707                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           312072                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   37377                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                783080                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 105956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    57342                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2346245                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 514506                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              789297                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     97731                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    448                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    217                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                117156                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6216                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1017                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1113328                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    190286                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       776468                       # The number of ROB reads
system.cpu.rob.rob_writes                     1027385                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            106                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            64                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               28800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              69200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  53                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                75                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             53                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     159                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     3904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                32                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 85                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023529                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.152477                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       83     97.65%     97.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   85                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               31200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                48800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       124828800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        33985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33985                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33985                       # number of overall hits
system.cpu.icache.overall_hits::total           33985                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           29                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           29                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1512400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1512400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1512400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1512400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        34014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        34014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        34014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        34014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000853                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000853                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000853                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000853                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52151.724138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52151.724138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52151.724138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52151.724138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1401200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1401200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1401200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1401200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51896.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51896.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51896.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51896.296296                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33985                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           29                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1512400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1512400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        34014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        34014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52151.724138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52151.724138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1401200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1401200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51896.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51896.296296                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14212                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            526.370370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             68055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            68055                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        54654                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            54654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        54654                       # number of overall hits
system.cpu.dcache.overall_hits::total           54654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           48                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           48                       # number of overall misses
system.cpu.dcache.overall_misses::total            48                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2041200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2041200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2041200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2041200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        54702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        54702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        54702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        54702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000877                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        42525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        42525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        42525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        42525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       923200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       923200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       923200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       923200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35507.692308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35507.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35507.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35507.692308                       # average overall mshr miss latency
system.cpu.dcache.replacements                     26                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        32440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           32440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2041200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2041200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        32488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        32488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        42525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        42525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       923200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       923200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35507.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35507.692308                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        22214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    14                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.977121                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   200.022879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          200                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            109430                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           109430                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  21                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::total                 21                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           12                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1310000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       774400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2084400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1310000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       774400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2084400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              53                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             53                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.740741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.461538                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.603774                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.740741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.461538                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.603774                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64533.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65137.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64533.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65137.500000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1150000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       678400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1828400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1150000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       678400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1828400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.603774                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.603774                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57137.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57137.500000                       # average overall mshr miss latency
system.l2cache.replacements                        32                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1310000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       774400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2084400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.740741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.603774                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64533.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65137.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1150000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       678400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1828400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.603774                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57137.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    144                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   32                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.500000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.033652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   925.697429                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1993.206744                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1006.062175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          139                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007821                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486623                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2796                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  880                       # Number of tag accesses
system.l2cache.tags.data_accesses                 880                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    124828800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10254044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6152426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16406470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10254044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10254044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1025404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1025404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1025404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10254044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6152426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17431875                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1344282800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1673015                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  2873421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.61                       # Real time elapsed on the host
host_tick_rate                               81961698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2695894                       # Number of instructions simulated
sim_ops                                       4630402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000132                       # Number of seconds simulated
sim_ticks                                   132079200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63890                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3394                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26701                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           63890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            37189                       # Number of indirect misses.
system.cpu.branchPred.lookups                   70195                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2871                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    319431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176002                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3449                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56486                       # Number of branches committed
system.cpu.commit.bw_lim_events                 85396                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           65996                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275871                       # Number of instructions committed
system.cpu.commit.committedOps                 547897                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       272209                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.012781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.643352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        79159     29.08%     29.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42973     15.79%     44.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30703     11.28%     56.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33978     12.48%     68.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85396     31.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       272209                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23034                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530600                       # Number of committed integer instructions.
system.cpu.commit.loads                         72395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2347      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408420     74.54%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1917      0.35%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            974      0.18%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.03%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3344      0.61%     76.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3452      0.63%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7187      1.31%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68897     12.57%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45298      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3498      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            547897                       # Class of committed instruction
system.cpu.commit.refs                         119283                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275871                       # Number of Instructions Simulated
system.cpu.committedOps                        547897                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.196929                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.196929                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          132                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          258                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          486                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            30                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33535                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 639827                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    76113                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    173389                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3472                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4322                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       78332                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49272                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                       70195                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     50799                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        209544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   691                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         330348                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           343                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.212585                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              77406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31262                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.000454                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             290831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.258243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.873702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   106313     36.55%     36.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17011      5.85%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9477      3.26%     45.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11318      3.89%     49.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   146712     50.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               290831                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    20069                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1498400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1430000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     13028400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     13024000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     13024800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     13019200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      235848000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4187                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    59448                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.776946                       # Inst execution rate
system.cpu.iew.exec_refs                       127536                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      49213                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   22921                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 82400                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                302                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                58                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                52348                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              613882                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 78323                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6271                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                586744                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   199                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3472                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   293                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5212                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10007                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5460                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3798                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            389                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    657790                       # num instructions consuming a value
system.cpu.iew.wb_count                        584369                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620754                       # average fanout of values written-back
system.cpu.iew.wb_producers                    408326                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.769753                       # insts written-back per cycle
system.cpu.iew.wb_sent                         585282                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   870376                       # number of integer regfile reads
system.cpu.int_regfile_writes                  456684                       # number of integer regfile writes
system.cpu.ipc                               0.835471                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.835471                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3395      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                440836     74.34%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1920      0.32%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   398      0.07%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1090      0.18%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 406      0.07%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  207      0.03%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3505      0.59%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3556      0.60%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7223      1.22%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                236      0.04%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                76223     12.85%     90.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               48420      8.17%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3852      0.65%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1745      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 593012                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24183                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48413                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23938                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26582                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 565434                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1430461                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       560431                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            653318                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     613427                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    593012                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 455                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           65995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2016                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            261                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        89869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        290831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.039026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.576581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               82916     28.51%     28.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               30339     10.43%     38.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               46959     16.15%     55.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               53713     18.47%     73.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               76904     26.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          290831                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.795929                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       50859                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2653                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2227                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                82400                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               52348                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  252574                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           330198                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   24944                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615153                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    989                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    78816                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    682                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1612602                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 632119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              702885                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    174659                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2354                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3472                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4956                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    87756                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             39331                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           944306                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3984                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5875                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            245                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       800706                       # The number of ROB reads
system.cpu.rob.rob_writes                     1246496                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3396                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               70                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict              572                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           621                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 658                       # Request fanout histogram
system.membus.reqLayer2.occupancy              582055                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1421545                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1650                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           177                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2186                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 47                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                47                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1651                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3831                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5093                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        81664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   116992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               674                       # Total snoops (count)
system.l2bus.snoopTraffic                        2944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2372                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033305                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.179470                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2293     96.67%     96.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                       79      3.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2372                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              504799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1483138                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1533198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       132079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        49358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            49358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        49358                       # number of overall hits
system.cpu.icache.overall_hits::total           49358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1441                       # number of overall misses
system.cpu.icache.overall_misses::total          1441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45046400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45046400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45046400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45046400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        50799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50799                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028367                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028367                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028367                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028367                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31260.513532                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31260.513532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31260.513532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31260.513532                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37067200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37067200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37067200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37067200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025158                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29004.068858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29004.068858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29004.068858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29004.068858                       # average overall mshr miss latency
system.cpu.icache.replacements                   1277                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        49358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           49358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45046400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45046400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31260.513532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31260.513532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37067200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37067200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29004.068858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29004.068858                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              105699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.949119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            102875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           102875                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119309                       # number of overall hits
system.cpu.dcache.overall_hits::total          119309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          692                       # number of overall misses
system.cpu.dcache.overall_misses::total           692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28668800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28668800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28668800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28668800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41428.901734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41428.901734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41428.901734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41428.901734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.dcache.writebacks::total               132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          331                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14657200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14657200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14657200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3647938                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18305138                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40601.662050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40601.662050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40601.662050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60798.966667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43480.137767                       # average overall mshr miss latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25987600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25987600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40353.416149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40353.416149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12014400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38384.664537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38384.664537                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2681200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2681200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55858.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55858.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55058.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55058.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3647938                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3647938                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60798.966667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60798.966667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              224833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1444                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.701524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.307434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   178.692566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825496                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            240422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           240422                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             861                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             173                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1041                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            861                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            173                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total               1041                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           416                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           187                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               656                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          416                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          187                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           53                       # number of overall misses
system.l2cache.overall_misses::total              656                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     28293600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12744400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3561145                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     44599145                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     28293600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12744400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3561145                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     44599145                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1277                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          360                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           60                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1697                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1277                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          360                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           60                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1697                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.325764                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.519444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.883333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.386565                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.325764                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.519444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.883333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.386565                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68013.461538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68151.871658                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67191.415094                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67986.501524                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68013.461538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68151.871658                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67191.415094                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67986.501524                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             45                       # number of writebacks
system.l2cache.writebacks::total                   45                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          416                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          186                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          186                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          659                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24973600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11200000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3137145                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     39310745                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24973600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11200000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3137145                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       229997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39540742                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.325764                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.516667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.883333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.385975                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.325764                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.516667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.883333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.388332                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60032.692308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60215.053763                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59191.415094                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60016.404580                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60032.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60215.053763                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59191.415094                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57499.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60001.125948                       # average overall mshr miss latency
system.l2cache.replacements                       666                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          132                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          132                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          132                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          132                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       229997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       229997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57499.250000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57499.250000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           37                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             37                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2492800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2492800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           47                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.787234                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.787234                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67372.972973                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67372.972973                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           37                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           37                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2196800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2196800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.787234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.787234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59372.972973                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59372.972973                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          163                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1031                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          416                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          150                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          619                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28293600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10251600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3561145                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42106345                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1277                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1650                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.325764                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.479233                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.883333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.375152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68013.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68344                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67191.415094                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68023.174475                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          149                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          618                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24973600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9003200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3137145                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37113945                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.325764                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.476038                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60032.692308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60424.161074                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59191.415094                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60054.927184                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15887                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4762                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.336203                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.539267                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1123.337711                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1893.871195                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   917.280676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   126.971151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008432                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223945                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          965                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2606                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.235596                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.764404                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27778                       # Number of tag accesses
system.l2cache.tags.data_accesses               27778                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    132079200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2880                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2880                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              415                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              186                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           53                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  658                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            45                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  45                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          201091466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           90127742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     25681561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1938231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              318839000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     201091466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         201091466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        21805099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              21805099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        21805099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         201091466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          90127742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     25681561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1938231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             340644098                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
