.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 4
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* BUZ */
.set BUZ__0__MASK, 0x10
.set BUZ__0__PC, CYREG_PRT2_PC4
.set BUZ__0__PORT, 2
.set BUZ__0__SHIFT, 4
.set BUZ__AG, CYREG_PRT2_AG
.set BUZ__AMUX, CYREG_PRT2_AMUX
.set BUZ__BIE, CYREG_PRT2_BIE
.set BUZ__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BUZ__BYP, CYREG_PRT2_BYP
.set BUZ__CTL, CYREG_PRT2_CTL
.set BUZ__DM0, CYREG_PRT2_DM0
.set BUZ__DM1, CYREG_PRT2_DM1
.set BUZ__DM2, CYREG_PRT2_DM2
.set BUZ__DR, CYREG_PRT2_DR
.set BUZ__INP_DIS, CYREG_PRT2_INP_DIS
.set BUZ__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BUZ__LCD_EN, CYREG_PRT2_LCD_EN
.set BUZ__MASK, 0x10
.set BUZ__PORT, 2
.set BUZ__PRT, CYREG_PRT2_PRT
.set BUZ__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BUZ__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BUZ__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BUZ__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BUZ__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BUZ__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BUZ__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BUZ__PS, CYREG_PRT2_PS
.set BUZ__SHIFT, 4
.set BUZ__SLW, CYREG_PRT2_SLW

/* VREF */
.set VREF__0__MASK, 0x02
.set VREF__0__PC, CYREG_PRT6_PC1
.set VREF__0__PORT, 6
.set VREF__0__SHIFT, 1
.set VREF__AG, CYREG_PRT6_AG
.set VREF__AMUX, CYREG_PRT6_AMUX
.set VREF__BIE, CYREG_PRT6_BIE
.set VREF__BIT_MASK, CYREG_PRT6_BIT_MASK
.set VREF__BYP, CYREG_PRT6_BYP
.set VREF__CTL, CYREG_PRT6_CTL
.set VREF__DM0, CYREG_PRT6_DM0
.set VREF__DM1, CYREG_PRT6_DM1
.set VREF__DM2, CYREG_PRT6_DM2
.set VREF__DR, CYREG_PRT6_DR
.set VREF__INP_DIS, CYREG_PRT6_INP_DIS
.set VREF__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set VREF__LCD_EN, CYREG_PRT6_LCD_EN
.set VREF__MASK, 0x02
.set VREF__PORT, 6
.set VREF__PRT, CYREG_PRT6_PRT
.set VREF__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set VREF__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set VREF__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set VREF__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set VREF__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set VREF__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set VREF__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set VREF__PS, CYREG_PRT6_PS
.set VREF__SHIFT, 1
.set VREF__SLW, CYREG_PRT6_SLW

/* ADXL_X */
.set ADXL_X__0__MASK, 0x10
.set ADXL_X__0__PC, CYREG_PRT0_PC4
.set ADXL_X__0__PORT, 0
.set ADXL_X__0__SHIFT, 4
.set ADXL_X__AG, CYREG_PRT0_AG
.set ADXL_X__AMUX, CYREG_PRT0_AMUX
.set ADXL_X__BIE, CYREG_PRT0_BIE
.set ADXL_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADXL_X__BYP, CYREG_PRT0_BYP
.set ADXL_X__CTL, CYREG_PRT0_CTL
.set ADXL_X__DM0, CYREG_PRT0_DM0
.set ADXL_X__DM1, CYREG_PRT0_DM1
.set ADXL_X__DM2, CYREG_PRT0_DM2
.set ADXL_X__DR, CYREG_PRT0_DR
.set ADXL_X__INP_DIS, CYREG_PRT0_INP_DIS
.set ADXL_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADXL_X__LCD_EN, CYREG_PRT0_LCD_EN
.set ADXL_X__MASK, 0x10
.set ADXL_X__PORT, 0
.set ADXL_X__PRT, CYREG_PRT0_PRT
.set ADXL_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADXL_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADXL_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADXL_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADXL_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADXL_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADXL_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADXL_X__PS, CYREG_PRT0_PS
.set ADXL_X__SHIFT, 4
.set ADXL_X__SLW, CYREG_PRT0_SLW

/* ADXL_Y */
.set ADXL_Y__0__MASK, 0x40
.set ADXL_Y__0__PC, CYREG_PRT0_PC6
.set ADXL_Y__0__PORT, 0
.set ADXL_Y__0__SHIFT, 6
.set ADXL_Y__AG, CYREG_PRT0_AG
.set ADXL_Y__AMUX, CYREG_PRT0_AMUX
.set ADXL_Y__BIE, CYREG_PRT0_BIE
.set ADXL_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADXL_Y__BYP, CYREG_PRT0_BYP
.set ADXL_Y__CTL, CYREG_PRT0_CTL
.set ADXL_Y__DM0, CYREG_PRT0_DM0
.set ADXL_Y__DM1, CYREG_PRT0_DM1
.set ADXL_Y__DM2, CYREG_PRT0_DM2
.set ADXL_Y__DR, CYREG_PRT0_DR
.set ADXL_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set ADXL_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADXL_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set ADXL_Y__MASK, 0x40
.set ADXL_Y__PORT, 0
.set ADXL_Y__PRT, CYREG_PRT0_PRT
.set ADXL_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADXL_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADXL_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADXL_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADXL_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADXL_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADXL_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADXL_Y__PS, CYREG_PRT0_PS
.set ADXL_Y__SHIFT, 6
.set ADXL_Y__SLW, CYREG_PRT0_SLW

/* ADXL_Z */
.set ADXL_Z__0__MASK, 0x20
.set ADXL_Z__0__PC, CYREG_PRT0_PC5
.set ADXL_Z__0__PORT, 0
.set ADXL_Z__0__SHIFT, 5
.set ADXL_Z__AG, CYREG_PRT0_AG
.set ADXL_Z__AMUX, CYREG_PRT0_AMUX
.set ADXL_Z__BIE, CYREG_PRT0_BIE
.set ADXL_Z__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADXL_Z__BYP, CYREG_PRT0_BYP
.set ADXL_Z__CTL, CYREG_PRT0_CTL
.set ADXL_Z__DM0, CYREG_PRT0_DM0
.set ADXL_Z__DM1, CYREG_PRT0_DM1
.set ADXL_Z__DM2, CYREG_PRT0_DM2
.set ADXL_Z__DR, CYREG_PRT0_DR
.set ADXL_Z__INP_DIS, CYREG_PRT0_INP_DIS
.set ADXL_Z__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADXL_Z__LCD_EN, CYREG_PRT0_LCD_EN
.set ADXL_Z__MASK, 0x20
.set ADXL_Z__PORT, 0
.set ADXL_Z__PRT, CYREG_PRT0_PRT
.set ADXL_Z__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADXL_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADXL_Z__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADXL_Z__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADXL_Z__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADXL_Z__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADXL_Z__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADXL_Z__PS, CYREG_PRT0_PS
.set ADXL_Z__SHIFT, 5
.set ADXL_Z__SLW, CYREG_PRT0_SLW

/* CC_SCL */
.set CC_SCL__0__MASK, 0x10
.set CC_SCL__0__PC, CYREG_PRT12_PC4
.set CC_SCL__0__PORT, 12
.set CC_SCL__0__SHIFT, 4
.set CC_SCL__AG, CYREG_PRT12_AG
.set CC_SCL__BIE, CYREG_PRT12_BIE
.set CC_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CC_SCL__BYP, CYREG_PRT12_BYP
.set CC_SCL__DM0, CYREG_PRT12_DM0
.set CC_SCL__DM1, CYREG_PRT12_DM1
.set CC_SCL__DM2, CYREG_PRT12_DM2
.set CC_SCL__DR, CYREG_PRT12_DR
.set CC_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set CC_SCL__MASK, 0x10
.set CC_SCL__PORT, 12
.set CC_SCL__PRT, CYREG_PRT12_PRT
.set CC_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CC_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CC_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CC_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CC_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CC_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CC_SCL__PS, CYREG_PRT12_PS
.set CC_SCL__SHIFT, 4
.set CC_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CC_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CC_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CC_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CC_SCL__SLW, CYREG_PRT12_SLW

/* CC_SDA */
.set CC_SDA__0__MASK, 0x20
.set CC_SDA__0__PC, CYREG_PRT12_PC5
.set CC_SDA__0__PORT, 12
.set CC_SDA__0__SHIFT, 5
.set CC_SDA__AG, CYREG_PRT12_AG
.set CC_SDA__BIE, CYREG_PRT12_BIE
.set CC_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CC_SDA__BYP, CYREG_PRT12_BYP
.set CC_SDA__DM0, CYREG_PRT12_DM0
.set CC_SDA__DM1, CYREG_PRT12_DM1
.set CC_SDA__DM2, CYREG_PRT12_DM2
.set CC_SDA__DR, CYREG_PRT12_DR
.set CC_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set CC_SDA__MASK, 0x20
.set CC_SDA__PORT, 12
.set CC_SDA__PRT, CYREG_PRT12_PRT
.set CC_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CC_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CC_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CC_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CC_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CC_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CC_SDA__PS, CYREG_PRT12_PS
.set CC_SDA__SHIFT, 5
.set CC_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CC_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CC_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CC_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CC_SDA__SLW, CYREG_PRT12_SLW

/* LED_OK */
.set LED_OK__0__MASK, 0x08
.set LED_OK__0__PC, CYREG_PRT2_PC3
.set LED_OK__0__PORT, 2
.set LED_OK__0__SHIFT, 3
.set LED_OK__AG, CYREG_PRT2_AG
.set LED_OK__AMUX, CYREG_PRT2_AMUX
.set LED_OK__BIE, CYREG_PRT2_BIE
.set LED_OK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_OK__BYP, CYREG_PRT2_BYP
.set LED_OK__CTL, CYREG_PRT2_CTL
.set LED_OK__DM0, CYREG_PRT2_DM0
.set LED_OK__DM1, CYREG_PRT2_DM1
.set LED_OK__DM2, CYREG_PRT2_DM2
.set LED_OK__DR, CYREG_PRT2_DR
.set LED_OK__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_OK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_OK__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_OK__MASK, 0x08
.set LED_OK__PORT, 2
.set LED_OK__PRT, CYREG_PRT2_PRT
.set LED_OK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_OK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_OK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_OK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_OK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_OK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_OK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_OK__PS, CYREG_PRT2_PS
.set LED_OK__SHIFT, 3
.set LED_OK__SLW, CYREG_PRT2_SLW

/* ADXL_ST */
.set ADXL_ST__0__MASK, 0x04
.set ADXL_ST__0__PC, CYREG_IO_PC_PRT15_PC2
.set ADXL_ST__0__PORT, 15
.set ADXL_ST__0__SHIFT, 2
.set ADXL_ST__AG, CYREG_PRT15_AG
.set ADXL_ST__AMUX, CYREG_PRT15_AMUX
.set ADXL_ST__BIE, CYREG_PRT15_BIE
.set ADXL_ST__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ADXL_ST__BYP, CYREG_PRT15_BYP
.set ADXL_ST__CTL, CYREG_PRT15_CTL
.set ADXL_ST__DM0, CYREG_PRT15_DM0
.set ADXL_ST__DM1, CYREG_PRT15_DM1
.set ADXL_ST__DM2, CYREG_PRT15_DM2
.set ADXL_ST__DR, CYREG_PRT15_DR
.set ADXL_ST__INP_DIS, CYREG_PRT15_INP_DIS
.set ADXL_ST__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ADXL_ST__LCD_EN, CYREG_PRT15_LCD_EN
.set ADXL_ST__MASK, 0x04
.set ADXL_ST__PORT, 15
.set ADXL_ST__PRT, CYREG_PRT15_PRT
.set ADXL_ST__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ADXL_ST__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ADXL_ST__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ADXL_ST__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ADXL_ST__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ADXL_ST__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ADXL_ST__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ADXL_ST__PS, CYREG_PRT15_PS
.set ADXL_ST__SHIFT, 2
.set ADXL_ST__SLW, CYREG_PRT15_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* ITG_INT */
.set ITG_INT__0__MASK, 0x10
.set ITG_INT__0__PC, CYREG_PRT3_PC4
.set ITG_INT__0__PORT, 3
.set ITG_INT__0__SHIFT, 4
.set ITG_INT__AG, CYREG_PRT3_AG
.set ITG_INT__AMUX, CYREG_PRT3_AMUX
.set ITG_INT__BIE, CYREG_PRT3_BIE
.set ITG_INT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ITG_INT__BYP, CYREG_PRT3_BYP
.set ITG_INT__CTL, CYREG_PRT3_CTL
.set ITG_INT__DM0, CYREG_PRT3_DM0
.set ITG_INT__DM1, CYREG_PRT3_DM1
.set ITG_INT__DM2, CYREG_PRT3_DM2
.set ITG_INT__DR, CYREG_PRT3_DR
.set ITG_INT__INP_DIS, CYREG_PRT3_INP_DIS
.set ITG_INT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ITG_INT__LCD_EN, CYREG_PRT3_LCD_EN
.set ITG_INT__MASK, 0x10
.set ITG_INT__PORT, 3
.set ITG_INT__PRT, CYREG_PRT3_PRT
.set ITG_INT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ITG_INT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ITG_INT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ITG_INT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ITG_INT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ITG_INT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ITG_INT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ITG_INT__PS, CYREG_PRT3_PS
.set ITG_INT__SHIFT, 4
.set ITG_INT__SLW, CYREG_PRT3_SLW

/* LORA_RX */
.set LORA_RX__0__MASK, 0x01
.set LORA_RX__0__PC, CYREG_PRT12_PC0
.set LORA_RX__0__PORT, 12
.set LORA_RX__0__SHIFT, 0
.set LORA_RX__AG, CYREG_PRT12_AG
.set LORA_RX__BIE, CYREG_PRT12_BIE
.set LORA_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LORA_RX__BYP, CYREG_PRT12_BYP
.set LORA_RX__DM0, CYREG_PRT12_DM0
.set LORA_RX__DM1, CYREG_PRT12_DM1
.set LORA_RX__DM2, CYREG_PRT12_DM2
.set LORA_RX__DR, CYREG_PRT12_DR
.set LORA_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set LORA_RX__MASK, 0x01
.set LORA_RX__PORT, 12
.set LORA_RX__PRT, CYREG_PRT12_PRT
.set LORA_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LORA_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LORA_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LORA_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LORA_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LORA_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LORA_RX__PS, CYREG_PRT12_PS
.set LORA_RX__SHIFT, 0
.set LORA_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LORA_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LORA_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LORA_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LORA_RX__SLW, CYREG_PRT12_SLW

/* LORA_TX */
.set LORA_TX__0__MASK, 0x02
.set LORA_TX__0__PC, CYREG_PRT12_PC1
.set LORA_TX__0__PORT, 12
.set LORA_TX__0__SHIFT, 1
.set LORA_TX__AG, CYREG_PRT12_AG
.set LORA_TX__BIE, CYREG_PRT12_BIE
.set LORA_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LORA_TX__BYP, CYREG_PRT12_BYP
.set LORA_TX__DM0, CYREG_PRT12_DM0
.set LORA_TX__DM1, CYREG_PRT12_DM1
.set LORA_TX__DM2, CYREG_PRT12_DM2
.set LORA_TX__DR, CYREG_PRT12_DR
.set LORA_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set LORA_TX__MASK, 0x02
.set LORA_TX__PORT, 12
.set LORA_TX__PRT, CYREG_PRT12_PRT
.set LORA_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LORA_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LORA_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LORA_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LORA_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LORA_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LORA_TX__PS, CYREG_PRT12_PS
.set LORA_TX__SHIFT, 1
.set LORA_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LORA_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LORA_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LORA_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LORA_TX__SLW, CYREG_PRT12_SLW

/* PSOC_RX */
.set PSOC_RX__0__MASK, 0x20
.set PSOC_RX__0__PC, CYREG_PRT6_PC5
.set PSOC_RX__0__PORT, 6
.set PSOC_RX__0__SHIFT, 5
.set PSOC_RX__AG, CYREG_PRT6_AG
.set PSOC_RX__AMUX, CYREG_PRT6_AMUX
.set PSOC_RX__BIE, CYREG_PRT6_BIE
.set PSOC_RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PSOC_RX__BYP, CYREG_PRT6_BYP
.set PSOC_RX__CTL, CYREG_PRT6_CTL
.set PSOC_RX__DM0, CYREG_PRT6_DM0
.set PSOC_RX__DM1, CYREG_PRT6_DM1
.set PSOC_RX__DM2, CYREG_PRT6_DM2
.set PSOC_RX__DR, CYREG_PRT6_DR
.set PSOC_RX__INP_DIS, CYREG_PRT6_INP_DIS
.set PSOC_RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PSOC_RX__LCD_EN, CYREG_PRT6_LCD_EN
.set PSOC_RX__MASK, 0x20
.set PSOC_RX__PORT, 6
.set PSOC_RX__PRT, CYREG_PRT6_PRT
.set PSOC_RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PSOC_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PSOC_RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PSOC_RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PSOC_RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PSOC_RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PSOC_RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PSOC_RX__PS, CYREG_PRT6_PS
.set PSOC_RX__SHIFT, 5
.set PSOC_RX__SLW, CYREG_PRT6_SLW

/* PSOC_TX */
.set PSOC_TX__0__MASK, 0x08
.set PSOC_TX__0__PC, CYREG_PRT6_PC3
.set PSOC_TX__0__PORT, 6
.set PSOC_TX__0__SHIFT, 3
.set PSOC_TX__AG, CYREG_PRT6_AG
.set PSOC_TX__AMUX, CYREG_PRT6_AMUX
.set PSOC_TX__BIE, CYREG_PRT6_BIE
.set PSOC_TX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PSOC_TX__BYP, CYREG_PRT6_BYP
.set PSOC_TX__CTL, CYREG_PRT6_CTL
.set PSOC_TX__DM0, CYREG_PRT6_DM0
.set PSOC_TX__DM1, CYREG_PRT6_DM1
.set PSOC_TX__DM2, CYREG_PRT6_DM2
.set PSOC_TX__DR, CYREG_PRT6_DR
.set PSOC_TX__INP_DIS, CYREG_PRT6_INP_DIS
.set PSOC_TX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PSOC_TX__LCD_EN, CYREG_PRT6_LCD_EN
.set PSOC_TX__MASK, 0x08
.set PSOC_TX__PORT, 6
.set PSOC_TX__PRT, CYREG_PRT6_PRT
.set PSOC_TX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PSOC_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PSOC_TX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PSOC_TX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PSOC_TX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PSOC_TX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PSOC_TX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PSOC_TX__PS, CYREG_PRT6_PS
.set PSOC_TX__SHIFT, 3
.set PSOC_TX__SLW, CYREG_PRT6_SLW

/* CC_nALCC */
.set CC_nALCC__0__MASK, 0x80
.set CC_nALCC__0__PC, CYREG_PRT6_PC7
.set CC_nALCC__0__PORT, 6
.set CC_nALCC__0__SHIFT, 7
.set CC_nALCC__AG, CYREG_PRT6_AG
.set CC_nALCC__AMUX, CYREG_PRT6_AMUX
.set CC_nALCC__BIE, CYREG_PRT6_BIE
.set CC_nALCC__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CC_nALCC__BYP, CYREG_PRT6_BYP
.set CC_nALCC__CTL, CYREG_PRT6_CTL
.set CC_nALCC__DM0, CYREG_PRT6_DM0
.set CC_nALCC__DM1, CYREG_PRT6_DM1
.set CC_nALCC__DM2, CYREG_PRT6_DM2
.set CC_nALCC__DR, CYREG_PRT6_DR
.set CC_nALCC__INP_DIS, CYREG_PRT6_INP_DIS
.set CC_nALCC__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CC_nALCC__LCD_EN, CYREG_PRT6_LCD_EN
.set CC_nALCC__MASK, 0x80
.set CC_nALCC__PORT, 6
.set CC_nALCC__PRT, CYREG_PRT6_PRT
.set CC_nALCC__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CC_nALCC__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CC_nALCC__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CC_nALCC__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CC_nALCC__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CC_nALCC__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CC_nALCC__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CC_nALCC__PS, CYREG_PRT6_PS
.set CC_nALCC__SHIFT, 7
.set CC_nALCC__SLW, CYREG_PRT6_SLW

/* HOME_PAN */
.set HOME_PAN__0__MASK, 0x20
.set HOME_PAN__0__PC, CYREG_IO_PC_PRT15_PC5
.set HOME_PAN__0__PORT, 15
.set HOME_PAN__0__SHIFT, 5
.set HOME_PAN__AG, CYREG_PRT15_AG
.set HOME_PAN__AMUX, CYREG_PRT15_AMUX
.set HOME_PAN__BIE, CYREG_PRT15_BIE
.set HOME_PAN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set HOME_PAN__BYP, CYREG_PRT15_BYP
.set HOME_PAN__CTL, CYREG_PRT15_CTL
.set HOME_PAN__DM0, CYREG_PRT15_DM0
.set HOME_PAN__DM1, CYREG_PRT15_DM1
.set HOME_PAN__DM2, CYREG_PRT15_DM2
.set HOME_PAN__DR, CYREG_PRT15_DR
.set HOME_PAN__INP_DIS, CYREG_PRT15_INP_DIS
.set HOME_PAN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set HOME_PAN__LCD_EN, CYREG_PRT15_LCD_EN
.set HOME_PAN__MASK, 0x20
.set HOME_PAN__PORT, 15
.set HOME_PAN__PRT, CYREG_PRT15_PRT
.set HOME_PAN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set HOME_PAN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set HOME_PAN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set HOME_PAN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set HOME_PAN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set HOME_PAN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set HOME_PAN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set HOME_PAN__PS, CYREG_PRT15_PS
.set HOME_PAN__SHIFT, 5
.set HOME_PAN__SLW, CYREG_PRT15_SLW

/* PAN_ENCA */
.set PAN_ENCA__0__MASK, 0x20
.set PAN_ENCA__0__PC, CYREG_PRT2_PC5
.set PAN_ENCA__0__PORT, 2
.set PAN_ENCA__0__SHIFT, 5
.set PAN_ENCA__AG, CYREG_PRT2_AG
.set PAN_ENCA__AMUX, CYREG_PRT2_AMUX
.set PAN_ENCA__BIE, CYREG_PRT2_BIE
.set PAN_ENCA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PAN_ENCA__BYP, CYREG_PRT2_BYP
.set PAN_ENCA__CTL, CYREG_PRT2_CTL
.set PAN_ENCA__DM0, CYREG_PRT2_DM0
.set PAN_ENCA__DM1, CYREG_PRT2_DM1
.set PAN_ENCA__DM2, CYREG_PRT2_DM2
.set PAN_ENCA__DR, CYREG_PRT2_DR
.set PAN_ENCA__INP_DIS, CYREG_PRT2_INP_DIS
.set PAN_ENCA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PAN_ENCA__LCD_EN, CYREG_PRT2_LCD_EN
.set PAN_ENCA__MASK, 0x20
.set PAN_ENCA__PORT, 2
.set PAN_ENCA__PRT, CYREG_PRT2_PRT
.set PAN_ENCA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PAN_ENCA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PAN_ENCA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PAN_ENCA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PAN_ENCA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PAN_ENCA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PAN_ENCA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PAN_ENCA__PS, CYREG_PRT2_PS
.set PAN_ENCA__SHIFT, 5
.set PAN_ENCA__SLW, CYREG_PRT2_SLW

/* PAN_ENCB */
.set PAN_ENCB__0__MASK, 0x40
.set PAN_ENCB__0__PC, CYREG_PRT2_PC6
.set PAN_ENCB__0__PORT, 2
.set PAN_ENCB__0__SHIFT, 6
.set PAN_ENCB__AG, CYREG_PRT2_AG
.set PAN_ENCB__AMUX, CYREG_PRT2_AMUX
.set PAN_ENCB__BIE, CYREG_PRT2_BIE
.set PAN_ENCB__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PAN_ENCB__BYP, CYREG_PRT2_BYP
.set PAN_ENCB__CTL, CYREG_PRT2_CTL
.set PAN_ENCB__DM0, CYREG_PRT2_DM0
.set PAN_ENCB__DM1, CYREG_PRT2_DM1
.set PAN_ENCB__DM2, CYREG_PRT2_DM2
.set PAN_ENCB__DR, CYREG_PRT2_DR
.set PAN_ENCB__INP_DIS, CYREG_PRT2_INP_DIS
.set PAN_ENCB__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PAN_ENCB__LCD_EN, CYREG_PRT2_LCD_EN
.set PAN_ENCB__MASK, 0x40
.set PAN_ENCB__PORT, 2
.set PAN_ENCB__PRT, CYREG_PRT2_PRT
.set PAN_ENCB__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PAN_ENCB__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PAN_ENCB__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PAN_ENCB__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PAN_ENCB__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PAN_ENCB__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PAN_ENCB__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PAN_ENCB__PS, CYREG_PRT2_PS
.set PAN_ENCB__SHIFT, 6
.set PAN_ENCB__SLW, CYREG_PRT2_SLW

/* UART_USB_BUART */
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set UART_USB_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_USB_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_USB_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_USB_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_USB_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_USB_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_USB_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_USB_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_USB_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_USB_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_USB_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_USB_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_USB_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_USB_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_USB_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_USB_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_USB_BUART_sRX_RxSts__3__POS, 3
.set UART_USB_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_USB_BUART_sRX_RxSts__4__POS, 4
.set UART_USB_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_USB_BUART_sRX_RxSts__5__POS, 5
.set UART_USB_BUART_sRX_RxSts__MASK, 0x38
.set UART_USB_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_USB_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_USB_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_USB_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_USB_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_USB_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_USB_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_USB_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_USB_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_USB_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_USB_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_USB_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_USB_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_USB_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_USB_BUART_sTX_TxSts__0__POS, 0
.set UART_USB_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_USB_BUART_sTX_TxSts__1__POS, 1
.set UART_USB_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_USB_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_USB_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_USB_BUART_sTX_TxSts__2__POS, 2
.set UART_USB_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_USB_BUART_sTX_TxSts__3__POS, 3
.set UART_USB_BUART_sTX_TxSts__MASK, 0x0F
.set UART_USB_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_USB_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_USB_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST

/* UART_USB_IntClock */
.set UART_USB_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_USB_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_USB_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_USB_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_USB_IntClock__INDEX, 0x02
.set UART_USB_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_USB_IntClock__PM_ACT_MSK, 0x04
.set UART_USB_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_USB_IntClock__PM_STBY_MSK, 0x04

/* V3_nSHDN */
.set V3_nSHDN__0__MASK, 0x20
.set V3_nSHDN__0__PC, CYREG_PRT5_PC5
.set V3_nSHDN__0__PORT, 5
.set V3_nSHDN__0__SHIFT, 5
.set V3_nSHDN__AG, CYREG_PRT5_AG
.set V3_nSHDN__AMUX, CYREG_PRT5_AMUX
.set V3_nSHDN__BIE, CYREG_PRT5_BIE
.set V3_nSHDN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set V3_nSHDN__BYP, CYREG_PRT5_BYP
.set V3_nSHDN__CTL, CYREG_PRT5_CTL
.set V3_nSHDN__DM0, CYREG_PRT5_DM0
.set V3_nSHDN__DM1, CYREG_PRT5_DM1
.set V3_nSHDN__DM2, CYREG_PRT5_DM2
.set V3_nSHDN__DR, CYREG_PRT5_DR
.set V3_nSHDN__INP_DIS, CYREG_PRT5_INP_DIS
.set V3_nSHDN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set V3_nSHDN__LCD_EN, CYREG_PRT5_LCD_EN
.set V3_nSHDN__MASK, 0x20
.set V3_nSHDN__PORT, 5
.set V3_nSHDN__PRT, CYREG_PRT5_PRT
.set V3_nSHDN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set V3_nSHDN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set V3_nSHDN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set V3_nSHDN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set V3_nSHDN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set V3_nSHDN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set V3_nSHDN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set V3_nSHDN__PS, CYREG_PRT5_PS
.set V3_nSHDN__SHIFT, 5
.set V3_nSHDN__SLW, CYREG_PRT5_SLW

/* WaveDAC8_BuffAmp_ABuf */
.set WaveDAC8_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set WaveDAC8_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set WaveDAC8_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set WaveDAC8_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set WaveDAC8_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set WaveDAC8_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set WaveDAC8_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set WaveDAC8_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* WaveDAC8_DacClk */
.set WaveDAC8_DacClk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set WaveDAC8_DacClk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set WaveDAC8_DacClk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set WaveDAC8_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_DacClk__INDEX, 0x03
.set WaveDAC8_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_DacClk__PM_ACT_MSK, 0x08
.set WaveDAC8_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_DacClk__PM_STBY_MSK, 0x08

/* WaveDAC8_VDAC8_viDAC8 */
.set WaveDAC8_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* WaveDAC8_Wave1_DMA */
.set WaveDAC8_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_Wave2_DMA */
.set WaveDAC8_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave2_DMA__TERMOUT1_SEL, 0

/* isr_CTRL */
.set isr_CTRL__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_CTRL__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_CTRL__INTC_MASK, 0x10
.set isr_CTRL__INTC_NUMBER, 4
.set isr_CTRL__INTC_PRIOR_NUM, 5
.set isr_CTRL__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_CTRL__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_CTRL__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BAT_CHRGn */
.set BAT_CHRGn__0__MASK, 0x80
.set BAT_CHRGn__0__PC, CYREG_PRT1_PC7
.set BAT_CHRGn__0__PORT, 1
.set BAT_CHRGn__0__SHIFT, 7
.set BAT_CHRGn__AG, CYREG_PRT1_AG
.set BAT_CHRGn__AMUX, CYREG_PRT1_AMUX
.set BAT_CHRGn__BIE, CYREG_PRT1_BIE
.set BAT_CHRGn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BAT_CHRGn__BYP, CYREG_PRT1_BYP
.set BAT_CHRGn__CTL, CYREG_PRT1_CTL
.set BAT_CHRGn__DM0, CYREG_PRT1_DM0
.set BAT_CHRGn__DM1, CYREG_PRT1_DM1
.set BAT_CHRGn__DM2, CYREG_PRT1_DM2
.set BAT_CHRGn__DR, CYREG_PRT1_DR
.set BAT_CHRGn__INP_DIS, CYREG_PRT1_INP_DIS
.set BAT_CHRGn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BAT_CHRGn__LCD_EN, CYREG_PRT1_LCD_EN
.set BAT_CHRGn__MASK, 0x80
.set BAT_CHRGn__PORT, 1
.set BAT_CHRGn__PRT, CYREG_PRT1_PRT
.set BAT_CHRGn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BAT_CHRGn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BAT_CHRGn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BAT_CHRGn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BAT_CHRGn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BAT_CHRGn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BAT_CHRGn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BAT_CHRGn__PS, CYREG_PRT1_PS
.set BAT_CHRGn__SHIFT, 7
.set BAT_CHRGn__SLW, CYREG_PRT1_SLW

/* Clock_SYS */
.set Clock_SYS__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_SYS__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_SYS__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_SYS__CFG2_SRC_SEL_MASK, 0x07
.set Clock_SYS__INDEX, 0x04
.set Clock_SYS__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_SYS__PM_ACT_MSK, 0x10
.set Clock_SYS__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_SYS__PM_STBY_MSK, 0x10

/* DEBUG_LED */
.set DEBUG_LED__0__MASK, 0x80
.set DEBUG_LED__0__PC, CYREG_PRT5_PC7
.set DEBUG_LED__0__PORT, 5
.set DEBUG_LED__0__SHIFT, 7
.set DEBUG_LED__AG, CYREG_PRT5_AG
.set DEBUG_LED__AMUX, CYREG_PRT5_AMUX
.set DEBUG_LED__BIE, CYREG_PRT5_BIE
.set DEBUG_LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DEBUG_LED__BYP, CYREG_PRT5_BYP
.set DEBUG_LED__CTL, CYREG_PRT5_CTL
.set DEBUG_LED__DM0, CYREG_PRT5_DM0
.set DEBUG_LED__DM1, CYREG_PRT5_DM1
.set DEBUG_LED__DM2, CYREG_PRT5_DM2
.set DEBUG_LED__DR, CYREG_PRT5_DR
.set DEBUG_LED__INP_DIS, CYREG_PRT5_INP_DIS
.set DEBUG_LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DEBUG_LED__LCD_EN, CYREG_PRT5_LCD_EN
.set DEBUG_LED__MASK, 0x80
.set DEBUG_LED__PORT, 5
.set DEBUG_LED__PRT, CYREG_PRT5_PRT
.set DEBUG_LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DEBUG_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DEBUG_LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DEBUG_LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DEBUG_LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DEBUG_LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DEBUG_LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DEBUG_LED__PS, CYREG_PRT5_PS
.set DEBUG_LED__SHIFT, 7
.set DEBUG_LED__SLW, CYREG_PRT5_SLW

/* HOME_TILT */
.set HOME_TILT__0__MASK, 0x10
.set HOME_TILT__0__PC, CYREG_IO_PC_PRT15_PC4
.set HOME_TILT__0__PORT, 15
.set HOME_TILT__0__SHIFT, 4
.set HOME_TILT__AG, CYREG_PRT15_AG
.set HOME_TILT__AMUX, CYREG_PRT15_AMUX
.set HOME_TILT__BIE, CYREG_PRT15_BIE
.set HOME_TILT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set HOME_TILT__BYP, CYREG_PRT15_BYP
.set HOME_TILT__CTL, CYREG_PRT15_CTL
.set HOME_TILT__DM0, CYREG_PRT15_DM0
.set HOME_TILT__DM1, CYREG_PRT15_DM1
.set HOME_TILT__DM2, CYREG_PRT15_DM2
.set HOME_TILT__DR, CYREG_PRT15_DR
.set HOME_TILT__INP_DIS, CYREG_PRT15_INP_DIS
.set HOME_TILT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set HOME_TILT__LCD_EN, CYREG_PRT15_LCD_EN
.set HOME_TILT__MASK, 0x10
.set HOME_TILT__PORT, 15
.set HOME_TILT__PRT, CYREG_PRT15_PRT
.set HOME_TILT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set HOME_TILT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set HOME_TILT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set HOME_TILT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set HOME_TILT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set HOME_TILT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set HOME_TILT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set HOME_TILT__PS, CYREG_PRT15_PS
.set HOME_TILT__SHIFT, 4
.set HOME_TILT__SLW, CYREG_PRT15_SLW

/* LED_FAULT */
.set LED_FAULT__0__MASK, 0x04
.set LED_FAULT__0__PC, CYREG_PRT2_PC2
.set LED_FAULT__0__PORT, 2
.set LED_FAULT__0__SHIFT, 2
.set LED_FAULT__AG, CYREG_PRT2_AG
.set LED_FAULT__AMUX, CYREG_PRT2_AMUX
.set LED_FAULT__BIE, CYREG_PRT2_BIE
.set LED_FAULT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_FAULT__BYP, CYREG_PRT2_BYP
.set LED_FAULT__CTL, CYREG_PRT2_CTL
.set LED_FAULT__DM0, CYREG_PRT2_DM0
.set LED_FAULT__DM1, CYREG_PRT2_DM1
.set LED_FAULT__DM2, CYREG_PRT2_DM2
.set LED_FAULT__DR, CYREG_PRT2_DR
.set LED_FAULT__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_FAULT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_FAULT__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_FAULT__MASK, 0x04
.set LED_FAULT__PORT, 2
.set LED_FAULT__PRT, CYREG_PRT2_PRT
.set LED_FAULT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_FAULT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_FAULT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_FAULT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_FAULT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_FAULT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_FAULT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_FAULT__PS, CYREG_PRT2_PS
.set LED_FAULT__SHIFT, 2
.set LED_FAULT__SLW, CYREG_PRT2_SLW

/* LORA_CTSn */
.set LORA_CTSn__0__MASK, 0x02
.set LORA_CTSn__0__PC, CYREG_PRT4_PC1
.set LORA_CTSn__0__PORT, 4
.set LORA_CTSn__0__SHIFT, 1
.set LORA_CTSn__AG, CYREG_PRT4_AG
.set LORA_CTSn__AMUX, CYREG_PRT4_AMUX
.set LORA_CTSn__BIE, CYREG_PRT4_BIE
.set LORA_CTSn__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LORA_CTSn__BYP, CYREG_PRT4_BYP
.set LORA_CTSn__CTL, CYREG_PRT4_CTL
.set LORA_CTSn__DM0, CYREG_PRT4_DM0
.set LORA_CTSn__DM1, CYREG_PRT4_DM1
.set LORA_CTSn__DM2, CYREG_PRT4_DM2
.set LORA_CTSn__DR, CYREG_PRT4_DR
.set LORA_CTSn__INP_DIS, CYREG_PRT4_INP_DIS
.set LORA_CTSn__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LORA_CTSn__LCD_EN, CYREG_PRT4_LCD_EN
.set LORA_CTSn__MASK, 0x02
.set LORA_CTSn__PORT, 4
.set LORA_CTSn__PRT, CYREG_PRT4_PRT
.set LORA_CTSn__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LORA_CTSn__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LORA_CTSn__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LORA_CTSn__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LORA_CTSn__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LORA_CTSn__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LORA_CTSn__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LORA_CTSn__PS, CYREG_PRT4_PS
.set LORA_CTSn__SHIFT, 1
.set LORA_CTSn__SLW, CYREG_PRT4_SLW

/* LORA_RTSn */
.set LORA_RTSn__0__MASK, 0x80
.set LORA_RTSn__0__PC, CYREG_PRT3_PC7
.set LORA_RTSn__0__PORT, 3
.set LORA_RTSn__0__SHIFT, 7
.set LORA_RTSn__AG, CYREG_PRT3_AG
.set LORA_RTSn__AMUX, CYREG_PRT3_AMUX
.set LORA_RTSn__BIE, CYREG_PRT3_BIE
.set LORA_RTSn__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LORA_RTSn__BYP, CYREG_PRT3_BYP
.set LORA_RTSn__CTL, CYREG_PRT3_CTL
.set LORA_RTSn__DM0, CYREG_PRT3_DM0
.set LORA_RTSn__DM1, CYREG_PRT3_DM1
.set LORA_RTSn__DM2, CYREG_PRT3_DM2
.set LORA_RTSn__DR, CYREG_PRT3_DR
.set LORA_RTSn__INP_DIS, CYREG_PRT3_INP_DIS
.set LORA_RTSn__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LORA_RTSn__LCD_EN, CYREG_PRT3_LCD_EN
.set LORA_RTSn__MASK, 0x80
.set LORA_RTSn__PORT, 3
.set LORA_RTSn__PRT, CYREG_PRT3_PRT
.set LORA_RTSn__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LORA_RTSn__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LORA_RTSn__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LORA_RTSn__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LORA_RTSn__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LORA_RTSn__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LORA_RTSn__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LORA_RTSn__PS, CYREG_PRT3_PS
.set LORA_RTSn__SHIFT, 7
.set LORA_RTSn__SLW, CYREG_PRT3_SLW

/* LORA_SETA */
.set LORA_SETA__0__MASK, 0x40
.set LORA_SETA__0__PC, CYREG_PRT3_PC6
.set LORA_SETA__0__PORT, 3
.set LORA_SETA__0__SHIFT, 6
.set LORA_SETA__AG, CYREG_PRT3_AG
.set LORA_SETA__AMUX, CYREG_PRT3_AMUX
.set LORA_SETA__BIE, CYREG_PRT3_BIE
.set LORA_SETA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LORA_SETA__BYP, CYREG_PRT3_BYP
.set LORA_SETA__CTL, CYREG_PRT3_CTL
.set LORA_SETA__DM0, CYREG_PRT3_DM0
.set LORA_SETA__DM1, CYREG_PRT3_DM1
.set LORA_SETA__DM2, CYREG_PRT3_DM2
.set LORA_SETA__DR, CYREG_PRT3_DR
.set LORA_SETA__INP_DIS, CYREG_PRT3_INP_DIS
.set LORA_SETA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LORA_SETA__LCD_EN, CYREG_PRT3_LCD_EN
.set LORA_SETA__MASK, 0x40
.set LORA_SETA__PORT, 3
.set LORA_SETA__PRT, CYREG_PRT3_PRT
.set LORA_SETA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LORA_SETA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LORA_SETA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LORA_SETA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LORA_SETA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LORA_SETA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LORA_SETA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LORA_SETA__PS, CYREG_PRT3_PS
.set LORA_SETA__SHIFT, 6
.set LORA_SETA__SLW, CYREG_PRT3_SLW

/* PGA_ASTIM_SC */
.set PGA_ASTIM_SC__BST, CYREG_SC2_BST
.set PGA_ASTIM_SC__CLK, CYREG_SC2_CLK
.set PGA_ASTIM_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_ASTIM_SC__CMPINV_MASK, 0x04
.set PGA_ASTIM_SC__CPTR, CYREG_SC_CPTR
.set PGA_ASTIM_SC__CPTR_MASK, 0x04
.set PGA_ASTIM_SC__CR0, CYREG_SC2_CR0
.set PGA_ASTIM_SC__CR1, CYREG_SC2_CR1
.set PGA_ASTIM_SC__CR2, CYREG_SC2_CR2
.set PGA_ASTIM_SC__MSK, CYREG_SC_MSK
.set PGA_ASTIM_SC__MSK_MASK, 0x04
.set PGA_ASTIM_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_ASTIM_SC__PM_ACT_MSK, 0x04
.set PGA_ASTIM_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_ASTIM_SC__PM_STBY_MSK, 0x04
.set PGA_ASTIM_SC__SR, CYREG_SC_SR
.set PGA_ASTIM_SC__SR_MASK, 0x04
.set PGA_ASTIM_SC__SW0, CYREG_SC2_SW0
.set PGA_ASTIM_SC__SW10, CYREG_SC2_SW10
.set PGA_ASTIM_SC__SW2, CYREG_SC2_SW2
.set PGA_ASTIM_SC__SW3, CYREG_SC2_SW3
.set PGA_ASTIM_SC__SW4, CYREG_SC2_SW4
.set PGA_ASTIM_SC__SW6, CYREG_SC2_SW6
.set PGA_ASTIM_SC__SW7, CYREG_SC2_SW7
.set PGA_ASTIM_SC__SW8, CYREG_SC2_SW8
.set PGA_ASTIM_SC__WRK1, CYREG_SC_WRK1
.set PGA_ASTIM_SC__WRK1_MASK, 0x04

/* SENSE_VCC */
.set SENSE_VCC__0__MASK, 0x01
.set SENSE_VCC__0__PC, CYREG_PRT6_PC0
.set SENSE_VCC__0__PORT, 6
.set SENSE_VCC__0__SHIFT, 0
.set SENSE_VCC__AG, CYREG_PRT6_AG
.set SENSE_VCC__AMUX, CYREG_PRT6_AMUX
.set SENSE_VCC__BIE, CYREG_PRT6_BIE
.set SENSE_VCC__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SENSE_VCC__BYP, CYREG_PRT6_BYP
.set SENSE_VCC__CTL, CYREG_PRT6_CTL
.set SENSE_VCC__DM0, CYREG_PRT6_DM0
.set SENSE_VCC__DM1, CYREG_PRT6_DM1
.set SENSE_VCC__DM2, CYREG_PRT6_DM2
.set SENSE_VCC__DR, CYREG_PRT6_DR
.set SENSE_VCC__INP_DIS, CYREG_PRT6_INP_DIS
.set SENSE_VCC__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SENSE_VCC__LCD_EN, CYREG_PRT6_LCD_EN
.set SENSE_VCC__MASK, 0x01
.set SENSE_VCC__PORT, 6
.set SENSE_VCC__PRT, CYREG_PRT6_PRT
.set SENSE_VCC__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SENSE_VCC__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SENSE_VCC__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SENSE_VCC__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SENSE_VCC__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SENSE_VCC__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SENSE_VCC__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SENSE_VCC__PS, CYREG_PRT6_PS
.set SENSE_VCC__SHIFT, 0
.set SENSE_VCC__SLW, CYREG_PRT6_SLW

/* TILT_ENCA */
.set TILT_ENCA__0__MASK, 0x80
.set TILT_ENCA__0__PC, CYREG_PRT2_PC7
.set TILT_ENCA__0__PORT, 2
.set TILT_ENCA__0__SHIFT, 7
.set TILT_ENCA__AG, CYREG_PRT2_AG
.set TILT_ENCA__AMUX, CYREG_PRT2_AMUX
.set TILT_ENCA__BIE, CYREG_PRT2_BIE
.set TILT_ENCA__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TILT_ENCA__BYP, CYREG_PRT2_BYP
.set TILT_ENCA__CTL, CYREG_PRT2_CTL
.set TILT_ENCA__DM0, CYREG_PRT2_DM0
.set TILT_ENCA__DM1, CYREG_PRT2_DM1
.set TILT_ENCA__DM2, CYREG_PRT2_DM2
.set TILT_ENCA__DR, CYREG_PRT2_DR
.set TILT_ENCA__INP_DIS, CYREG_PRT2_INP_DIS
.set TILT_ENCA__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TILT_ENCA__LCD_EN, CYREG_PRT2_LCD_EN
.set TILT_ENCA__MASK, 0x80
.set TILT_ENCA__PORT, 2
.set TILT_ENCA__PRT, CYREG_PRT2_PRT
.set TILT_ENCA__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TILT_ENCA__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TILT_ENCA__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TILT_ENCA__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TILT_ENCA__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TILT_ENCA__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TILT_ENCA__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TILT_ENCA__PS, CYREG_PRT2_PS
.set TILT_ENCA__SHIFT, 7
.set TILT_ENCA__SLW, CYREG_PRT2_SLW

/* TILT_ENCB */
.set TILT_ENCB__0__MASK, 0x40
.set TILT_ENCB__0__PC, CYREG_PRT12_PC6
.set TILT_ENCB__0__PORT, 12
.set TILT_ENCB__0__SHIFT, 6
.set TILT_ENCB__AG, CYREG_PRT12_AG
.set TILT_ENCB__BIE, CYREG_PRT12_BIE
.set TILT_ENCB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TILT_ENCB__BYP, CYREG_PRT12_BYP
.set TILT_ENCB__DM0, CYREG_PRT12_DM0
.set TILT_ENCB__DM1, CYREG_PRT12_DM1
.set TILT_ENCB__DM2, CYREG_PRT12_DM2
.set TILT_ENCB__DR, CYREG_PRT12_DR
.set TILT_ENCB__INP_DIS, CYREG_PRT12_INP_DIS
.set TILT_ENCB__MASK, 0x40
.set TILT_ENCB__PORT, 12
.set TILT_ENCB__PRT, CYREG_PRT12_PRT
.set TILT_ENCB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TILT_ENCB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TILT_ENCB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TILT_ENCB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TILT_ENCB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TILT_ENCB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TILT_ENCB__PS, CYREG_PRT12_PS
.set TILT_ENCB__SHIFT, 6
.set TILT_ENCB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TILT_ENCB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TILT_ENCB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TILT_ENCB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TILT_ENCB__SLW, CYREG_PRT12_SLW

/* isr_Ticks */
.set isr_Ticks__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Ticks__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Ticks__INTC_MASK, 0x200
.set isr_Ticks__INTC_NUMBER, 9
.set isr_Ticks__INTC_PRIOR_NUM, 7
.set isr_Ticks__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_Ticks__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Ticks__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BAT_FAULTn */
.set BAT_FAULTn__0__MASK, 0x40
.set BAT_FAULTn__0__PC, CYREG_PRT1_PC6
.set BAT_FAULTn__0__PORT, 1
.set BAT_FAULTn__0__SHIFT, 6
.set BAT_FAULTn__AG, CYREG_PRT1_AG
.set BAT_FAULTn__AMUX, CYREG_PRT1_AMUX
.set BAT_FAULTn__BIE, CYREG_PRT1_BIE
.set BAT_FAULTn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BAT_FAULTn__BYP, CYREG_PRT1_BYP
.set BAT_FAULTn__CTL, CYREG_PRT1_CTL
.set BAT_FAULTn__DM0, CYREG_PRT1_DM0
.set BAT_FAULTn__DM1, CYREG_PRT1_DM1
.set BAT_FAULTn__DM2, CYREG_PRT1_DM2
.set BAT_FAULTn__DR, CYREG_PRT1_DR
.set BAT_FAULTn__INP_DIS, CYREG_PRT1_INP_DIS
.set BAT_FAULTn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BAT_FAULTn__LCD_EN, CYREG_PRT1_LCD_EN
.set BAT_FAULTn__MASK, 0x40
.set BAT_FAULTn__PORT, 1
.set BAT_FAULTn__PRT, CYREG_PRT1_PRT
.set BAT_FAULTn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BAT_FAULTn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BAT_FAULTn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BAT_FAULTn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BAT_FAULTn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BAT_FAULTn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BAT_FAULTn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BAT_FAULTn__PS, CYREG_PRT1_PS
.set BAT_FAULTn__SHIFT, 6
.set BAT_FAULTn__SLW, CYREG_PRT1_SLW

/* Clock_CTRL */
.set Clock_CTRL__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set Clock_CTRL__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set Clock_CTRL__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set Clock_CTRL__CFG2_SRC_SEL_MASK, 0x07
.set Clock_CTRL__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set Clock_CTRL__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_CTRL__INDEX, 0x01
.set Clock_CTRL__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_CTRL__PM_ACT_MSK, 0x02
.set Clock_CTRL__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_CTRL__PM_STBY_MSK, 0x02

/* IMU_UM7_RX */
.set IMU_UM7_RX__0__MASK, 0x40
.set IMU_UM7_RX__0__PC, CYREG_PRT5_PC6
.set IMU_UM7_RX__0__PORT, 5
.set IMU_UM7_RX__0__SHIFT, 6
.set IMU_UM7_RX__AG, CYREG_PRT5_AG
.set IMU_UM7_RX__AMUX, CYREG_PRT5_AMUX
.set IMU_UM7_RX__BIE, CYREG_PRT5_BIE
.set IMU_UM7_RX__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IMU_UM7_RX__BYP, CYREG_PRT5_BYP
.set IMU_UM7_RX__CTL, CYREG_PRT5_CTL
.set IMU_UM7_RX__DM0, CYREG_PRT5_DM0
.set IMU_UM7_RX__DM1, CYREG_PRT5_DM1
.set IMU_UM7_RX__DM2, CYREG_PRT5_DM2
.set IMU_UM7_RX__DR, CYREG_PRT5_DR
.set IMU_UM7_RX__INP_DIS, CYREG_PRT5_INP_DIS
.set IMU_UM7_RX__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IMU_UM7_RX__LCD_EN, CYREG_PRT5_LCD_EN
.set IMU_UM7_RX__MASK, 0x40
.set IMU_UM7_RX__PORT, 5
.set IMU_UM7_RX__PRT, CYREG_PRT5_PRT
.set IMU_UM7_RX__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IMU_UM7_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IMU_UM7_RX__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IMU_UM7_RX__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IMU_UM7_RX__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IMU_UM7_RX__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IMU_UM7_RX__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IMU_UM7_RX__PS, CYREG_PRT5_PS
.set IMU_UM7_RX__SHIFT, 6
.set IMU_UM7_RX__SLW, CYREG_PRT5_SLW

/* IMU_UM7_TX */
.set IMU_UM7_TX__0__MASK, 0x80
.set IMU_UM7_TX__0__PC, CYREG_PRT0_PC7
.set IMU_UM7_TX__0__PORT, 0
.set IMU_UM7_TX__0__SHIFT, 7
.set IMU_UM7_TX__AG, CYREG_PRT0_AG
.set IMU_UM7_TX__AMUX, CYREG_PRT0_AMUX
.set IMU_UM7_TX__BIE, CYREG_PRT0_BIE
.set IMU_UM7_TX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IMU_UM7_TX__BYP, CYREG_PRT0_BYP
.set IMU_UM7_TX__CTL, CYREG_PRT0_CTL
.set IMU_UM7_TX__DM0, CYREG_PRT0_DM0
.set IMU_UM7_TX__DM1, CYREG_PRT0_DM1
.set IMU_UM7_TX__DM2, CYREG_PRT0_DM2
.set IMU_UM7_TX__DR, CYREG_PRT0_DR
.set IMU_UM7_TX__INP_DIS, CYREG_PRT0_INP_DIS
.set IMU_UM7_TX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IMU_UM7_TX__LCD_EN, CYREG_PRT0_LCD_EN
.set IMU_UM7_TX__MASK, 0x80
.set IMU_UM7_TX__PORT, 0
.set IMU_UM7_TX__PRT, CYREG_PRT0_PRT
.set IMU_UM7_TX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IMU_UM7_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IMU_UM7_TX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IMU_UM7_TX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IMU_UM7_TX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IMU_UM7_TX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IMU_UM7_TX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IMU_UM7_TX__PS, CYREG_PRT0_PS
.set IMU_UM7_TX__SHIFT, 7
.set IMU_UM7_TX__SLW, CYREG_PRT0_SLW

/* ITG_CS_NEW */
.set ITG_CS_NEW__0__MASK, 0x04
.set ITG_CS_NEW__0__PC, CYREG_PRT3_PC2
.set ITG_CS_NEW__0__PORT, 3
.set ITG_CS_NEW__0__SHIFT, 2
.set ITG_CS_NEW__AG, CYREG_PRT3_AG
.set ITG_CS_NEW__AMUX, CYREG_PRT3_AMUX
.set ITG_CS_NEW__BIE, CYREG_PRT3_BIE
.set ITG_CS_NEW__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ITG_CS_NEW__BYP, CYREG_PRT3_BYP
.set ITG_CS_NEW__CTL, CYREG_PRT3_CTL
.set ITG_CS_NEW__DM0, CYREG_PRT3_DM0
.set ITG_CS_NEW__DM1, CYREG_PRT3_DM1
.set ITG_CS_NEW__DM2, CYREG_PRT3_DM2
.set ITG_CS_NEW__DR, CYREG_PRT3_DR
.set ITG_CS_NEW__INP_DIS, CYREG_PRT3_INP_DIS
.set ITG_CS_NEW__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ITG_CS_NEW__LCD_EN, CYREG_PRT3_LCD_EN
.set ITG_CS_NEW__MASK, 0x04
.set ITG_CS_NEW__PORT, 3
.set ITG_CS_NEW__PRT, CYREG_PRT3_PRT
.set ITG_CS_NEW__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ITG_CS_NEW__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ITG_CS_NEW__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ITG_CS_NEW__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ITG_CS_NEW__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ITG_CS_NEW__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ITG_CS_NEW__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ITG_CS_NEW__PS, CYREG_PRT3_PS
.set ITG_CS_NEW__SHIFT, 2
.set ITG_CS_NEW__SLW, CYREG_PRT3_SLW

/* MOT_SLEEPn */
.set MOT_SLEEPn__0__MASK, 0x02
.set MOT_SLEEPn__0__PC, CYREG_PRT5_PC1
.set MOT_SLEEPn__0__PORT, 5
.set MOT_SLEEPn__0__SHIFT, 1
.set MOT_SLEEPn__AG, CYREG_PRT5_AG
.set MOT_SLEEPn__AMUX, CYREG_PRT5_AMUX
.set MOT_SLEEPn__BIE, CYREG_PRT5_BIE
.set MOT_SLEEPn__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MOT_SLEEPn__BYP, CYREG_PRT5_BYP
.set MOT_SLEEPn__CTL, CYREG_PRT5_CTL
.set MOT_SLEEPn__DM0, CYREG_PRT5_DM0
.set MOT_SLEEPn__DM1, CYREG_PRT5_DM1
.set MOT_SLEEPn__DM2, CYREG_PRT5_DM2
.set MOT_SLEEPn__DR, CYREG_PRT5_DR
.set MOT_SLEEPn__INP_DIS, CYREG_PRT5_INP_DIS
.set MOT_SLEEPn__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MOT_SLEEPn__LCD_EN, CYREG_PRT5_LCD_EN
.set MOT_SLEEPn__MASK, 0x02
.set MOT_SLEEPn__PORT, 5
.set MOT_SLEEPn__PRT, CYREG_PRT5_PRT
.set MOT_SLEEPn__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MOT_SLEEPn__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MOT_SLEEPn__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MOT_SLEEPn__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MOT_SLEEPn__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MOT_SLEEPn__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MOT_SLEEPn__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MOT_SLEEPn__PS, CYREG_PRT5_PS
.set MOT_SLEEPn__SHIFT, 1
.set MOT_SLEEPn__SLW, CYREG_PRT5_SLW

/* OLED_4D_RX */
.set OLED_4D_RX__0__MASK, 0x01
.set OLED_4D_RX__0__PC, CYREG_PRT4_PC0
.set OLED_4D_RX__0__PORT, 4
.set OLED_4D_RX__0__SHIFT, 0
.set OLED_4D_RX__AG, CYREG_PRT4_AG
.set OLED_4D_RX__AMUX, CYREG_PRT4_AMUX
.set OLED_4D_RX__BIE, CYREG_PRT4_BIE
.set OLED_4D_RX__BIT_MASK, CYREG_PRT4_BIT_MASK
.set OLED_4D_RX__BYP, CYREG_PRT4_BYP
.set OLED_4D_RX__CTL, CYREG_PRT4_CTL
.set OLED_4D_RX__DM0, CYREG_PRT4_DM0
.set OLED_4D_RX__DM1, CYREG_PRT4_DM1
.set OLED_4D_RX__DM2, CYREG_PRT4_DM2
.set OLED_4D_RX__DR, CYREG_PRT4_DR
.set OLED_4D_RX__INP_DIS, CYREG_PRT4_INP_DIS
.set OLED_4D_RX__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set OLED_4D_RX__LCD_EN, CYREG_PRT4_LCD_EN
.set OLED_4D_RX__MASK, 0x01
.set OLED_4D_RX__PORT, 4
.set OLED_4D_RX__PRT, CYREG_PRT4_PRT
.set OLED_4D_RX__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set OLED_4D_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set OLED_4D_RX__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set OLED_4D_RX__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set OLED_4D_RX__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set OLED_4D_RX__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set OLED_4D_RX__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set OLED_4D_RX__PS, CYREG_PRT4_PS
.set OLED_4D_RX__SHIFT, 0
.set OLED_4D_RX__SLW, CYREG_PRT4_SLW

/* OLED_4D_TX */
.set OLED_4D_TX__0__MASK, 0x08
.set OLED_4D_TX__0__PC, CYREG_IO_PC_PRT15_PC3
.set OLED_4D_TX__0__PORT, 15
.set OLED_4D_TX__0__SHIFT, 3
.set OLED_4D_TX__AG, CYREG_PRT15_AG
.set OLED_4D_TX__AMUX, CYREG_PRT15_AMUX
.set OLED_4D_TX__BIE, CYREG_PRT15_BIE
.set OLED_4D_TX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set OLED_4D_TX__BYP, CYREG_PRT15_BYP
.set OLED_4D_TX__CTL, CYREG_PRT15_CTL
.set OLED_4D_TX__DM0, CYREG_PRT15_DM0
.set OLED_4D_TX__DM1, CYREG_PRT15_DM1
.set OLED_4D_TX__DM2, CYREG_PRT15_DM2
.set OLED_4D_TX__DR, CYREG_PRT15_DR
.set OLED_4D_TX__INP_DIS, CYREG_PRT15_INP_DIS
.set OLED_4D_TX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set OLED_4D_TX__LCD_EN, CYREG_PRT15_LCD_EN
.set OLED_4D_TX__MASK, 0x08
.set OLED_4D_TX__PORT, 15
.set OLED_4D_TX__PRT, CYREG_PRT15_PRT
.set OLED_4D_TX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set OLED_4D_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set OLED_4D_TX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set OLED_4D_TX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set OLED_4D_TX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set OLED_4D_TX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set OLED_4D_TX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set OLED_4D_TX__PS, CYREG_PRT15_PS
.set OLED_4D_TX__SHIFT, 3
.set OLED_4D_TX__SLW, CYREG_PRT15_SLW

/* PAN_MOT_FL */
.set PAN_MOT_FL__0__MASK, 0x01
.set PAN_MOT_FL__0__PC, CYREG_PRT5_PC0
.set PAN_MOT_FL__0__PORT, 5
.set PAN_MOT_FL__0__SHIFT, 0
.set PAN_MOT_FL__AG, CYREG_PRT5_AG
.set PAN_MOT_FL__AMUX, CYREG_PRT5_AMUX
.set PAN_MOT_FL__BIE, CYREG_PRT5_BIE
.set PAN_MOT_FL__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PAN_MOT_FL__BYP, CYREG_PRT5_BYP
.set PAN_MOT_FL__CTL, CYREG_PRT5_CTL
.set PAN_MOT_FL__DM0, CYREG_PRT5_DM0
.set PAN_MOT_FL__DM1, CYREG_PRT5_DM1
.set PAN_MOT_FL__DM2, CYREG_PRT5_DM2
.set PAN_MOT_FL__DR, CYREG_PRT5_DR
.set PAN_MOT_FL__INP_DIS, CYREG_PRT5_INP_DIS
.set PAN_MOT_FL__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PAN_MOT_FL__LCD_EN, CYREG_PRT5_LCD_EN
.set PAN_MOT_FL__MASK, 0x01
.set PAN_MOT_FL__PORT, 5
.set PAN_MOT_FL__PRT, CYREG_PRT5_PRT
.set PAN_MOT_FL__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PAN_MOT_FL__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PAN_MOT_FL__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PAN_MOT_FL__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PAN_MOT_FL__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PAN_MOT_FL__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PAN_MOT_FL__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PAN_MOT_FL__PS, CYREG_PRT5_PS
.set PAN_MOT_FL__SHIFT, 0
.set PAN_MOT_FL__SLW, CYREG_PRT5_SLW

/* SENSE_IPAN */
.set SENSE_IPAN__0__MASK, 0x08
.set SENSE_IPAN__0__PC, CYREG_PRT0_PC3
.set SENSE_IPAN__0__PORT, 0
.set SENSE_IPAN__0__SHIFT, 3
.set SENSE_IPAN__AG, CYREG_PRT0_AG
.set SENSE_IPAN__AMUX, CYREG_PRT0_AMUX
.set SENSE_IPAN__BIE, CYREG_PRT0_BIE
.set SENSE_IPAN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SENSE_IPAN__BYP, CYREG_PRT0_BYP
.set SENSE_IPAN__CTL, CYREG_PRT0_CTL
.set SENSE_IPAN__DM0, CYREG_PRT0_DM0
.set SENSE_IPAN__DM1, CYREG_PRT0_DM1
.set SENSE_IPAN__DM2, CYREG_PRT0_DM2
.set SENSE_IPAN__DR, CYREG_PRT0_DR
.set SENSE_IPAN__INP_DIS, CYREG_PRT0_INP_DIS
.set SENSE_IPAN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SENSE_IPAN__LCD_EN, CYREG_PRT0_LCD_EN
.set SENSE_IPAN__MASK, 0x08
.set SENSE_IPAN__PORT, 0
.set SENSE_IPAN__PRT, CYREG_PRT0_PRT
.set SENSE_IPAN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SENSE_IPAN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SENSE_IPAN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SENSE_IPAN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SENSE_IPAN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SENSE_IPAN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SENSE_IPAN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SENSE_IPAN__PS, CYREG_PRT0_PS
.set SENSE_IPAN__SHIFT, 3
.set SENSE_IPAN__SLW, CYREG_PRT0_SLW

/* isr_BUTTON */
.set isr_BUTTON__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_BUTTON__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_BUTTON__INTC_MASK, 0x04
.set isr_BUTTON__INTC_NUMBER, 2
.set isr_BUTTON__INTC_PRIOR_NUM, 7
.set isr_BUTTON__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_BUTTON__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_BUTTON__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* nBUTTON_CW */
.set nBUTTON_CW__0__MASK, 0x20
.set nBUTTON_CW__0__PC, CYREG_PRT4_PC5
.set nBUTTON_CW__0__PORT, 4
.set nBUTTON_CW__0__SHIFT, 5
.set nBUTTON_CW__AG, CYREG_PRT4_AG
.set nBUTTON_CW__AMUX, CYREG_PRT4_AMUX
.set nBUTTON_CW__BIE, CYREG_PRT4_BIE
.set nBUTTON_CW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set nBUTTON_CW__BYP, CYREG_PRT4_BYP
.set nBUTTON_CW__CTL, CYREG_PRT4_CTL
.set nBUTTON_CW__DM0, CYREG_PRT4_DM0
.set nBUTTON_CW__DM1, CYREG_PRT4_DM1
.set nBUTTON_CW__DM2, CYREG_PRT4_DM2
.set nBUTTON_CW__DR, CYREG_PRT4_DR
.set nBUTTON_CW__INP_DIS, CYREG_PRT4_INP_DIS
.set nBUTTON_CW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set nBUTTON_CW__LCD_EN, CYREG_PRT4_LCD_EN
.set nBUTTON_CW__MASK, 0x20
.set nBUTTON_CW__PORT, 4
.set nBUTTON_CW__PRT, CYREG_PRT4_PRT
.set nBUTTON_CW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set nBUTTON_CW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set nBUTTON_CW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set nBUTTON_CW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set nBUTTON_CW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set nBUTTON_CW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set nBUTTON_CW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set nBUTTON_CW__PS, CYREG_PRT4_PS
.set nBUTTON_CW__SHIFT, 5
.set nBUTTON_CW__SLW, CYREG_PRT4_SLW

/* Counter_LED_CounterHW */
.set Counter_LED_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_LED_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_LED_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_LED_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_LED_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Counter_LED_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_LED_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_LED_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_LED_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_LED_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_LED_CounterHW__PM_ACT_MSK, 0x01
.set Counter_LED_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_LED_CounterHW__PM_STBY_MSK, 0x01
.set Counter_LED_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_LED_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_LED_CounterHW__SR0, CYREG_TMR0_SR0

/* I2C_COULOMB_I2C_FF */
.set I2C_COULOMB_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_COULOMB_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_COULOMB_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_COULOMB_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_COULOMB_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_COULOMB_I2C_FF__D, CYREG_I2C_D
.set I2C_COULOMB_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_COULOMB_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_COULOMB_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_COULOMB_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_COULOMB_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_COULOMB_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_COULOMB_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_COULOMB_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_COULOMB_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_COULOMB_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_COULOMB_I2C_IRQ */
.set I2C_COULOMB_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_COULOMB_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_COULOMB_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_COULOMB_I2C_IRQ__INTC_NUMBER, 15
.set I2C_COULOMB_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_COULOMB_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_COULOMB_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_COULOMB_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_WIFI_OK */
.set LED_WIFI_OK__0__MASK, 0x02
.set LED_WIFI_OK__0__PC, CYREG_PRT2_PC1
.set LED_WIFI_OK__0__PORT, 2
.set LED_WIFI_OK__0__SHIFT, 1
.set LED_WIFI_OK__AG, CYREG_PRT2_AG
.set LED_WIFI_OK__AMUX, CYREG_PRT2_AMUX
.set LED_WIFI_OK__BIE, CYREG_PRT2_BIE
.set LED_WIFI_OK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_WIFI_OK__BYP, CYREG_PRT2_BYP
.set LED_WIFI_OK__CTL, CYREG_PRT2_CTL
.set LED_WIFI_OK__DM0, CYREG_PRT2_DM0
.set LED_WIFI_OK__DM1, CYREG_PRT2_DM1
.set LED_WIFI_OK__DM2, CYREG_PRT2_DM2
.set LED_WIFI_OK__DR, CYREG_PRT2_DR
.set LED_WIFI_OK__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_WIFI_OK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_WIFI_OK__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_WIFI_OK__MASK, 0x02
.set LED_WIFI_OK__PORT, 2
.set LED_WIFI_OK__PRT, CYREG_PRT2_PRT
.set LED_WIFI_OK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_WIFI_OK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_WIFI_OK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_WIFI_OK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_WIFI_OK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_WIFI_OK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_WIFI_OK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_WIFI_OK__PS, CYREG_PRT2_PS
.set LED_WIFI_OK__SHIFT, 1
.set LED_WIFI_OK__SLW, CYREG_PRT2_SLW

/* PAN_MOT_IN1 */
.set PAN_MOT_IN1__0__MASK, 0x04
.set PAN_MOT_IN1__0__PC, CYREG_PRT5_PC2
.set PAN_MOT_IN1__0__PORT, 5
.set PAN_MOT_IN1__0__SHIFT, 2
.set PAN_MOT_IN1__AG, CYREG_PRT5_AG
.set PAN_MOT_IN1__AMUX, CYREG_PRT5_AMUX
.set PAN_MOT_IN1__BIE, CYREG_PRT5_BIE
.set PAN_MOT_IN1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PAN_MOT_IN1__BYP, CYREG_PRT5_BYP
.set PAN_MOT_IN1__CTL, CYREG_PRT5_CTL
.set PAN_MOT_IN1__DM0, CYREG_PRT5_DM0
.set PAN_MOT_IN1__DM1, CYREG_PRT5_DM1
.set PAN_MOT_IN1__DM2, CYREG_PRT5_DM2
.set PAN_MOT_IN1__DR, CYREG_PRT5_DR
.set PAN_MOT_IN1__INP_DIS, CYREG_PRT5_INP_DIS
.set PAN_MOT_IN1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PAN_MOT_IN1__LCD_EN, CYREG_PRT5_LCD_EN
.set PAN_MOT_IN1__MASK, 0x04
.set PAN_MOT_IN1__PORT, 5
.set PAN_MOT_IN1__PRT, CYREG_PRT5_PRT
.set PAN_MOT_IN1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PAN_MOT_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PAN_MOT_IN1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PAN_MOT_IN1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PAN_MOT_IN1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PAN_MOT_IN1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PAN_MOT_IN1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PAN_MOT_IN1__PS, CYREG_PRT5_PS
.set PAN_MOT_IN1__SHIFT, 2
.set PAN_MOT_IN1__SLW, CYREG_PRT5_SLW

/* PAN_MOT_IN2 */
.set PAN_MOT_IN2__0__MASK, 0x08
.set PAN_MOT_IN2__0__PC, CYREG_PRT5_PC3
.set PAN_MOT_IN2__0__PORT, 5
.set PAN_MOT_IN2__0__SHIFT, 3
.set PAN_MOT_IN2__AG, CYREG_PRT5_AG
.set PAN_MOT_IN2__AMUX, CYREG_PRT5_AMUX
.set PAN_MOT_IN2__BIE, CYREG_PRT5_BIE
.set PAN_MOT_IN2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PAN_MOT_IN2__BYP, CYREG_PRT5_BYP
.set PAN_MOT_IN2__CTL, CYREG_PRT5_CTL
.set PAN_MOT_IN2__DM0, CYREG_PRT5_DM0
.set PAN_MOT_IN2__DM1, CYREG_PRT5_DM1
.set PAN_MOT_IN2__DM2, CYREG_PRT5_DM2
.set PAN_MOT_IN2__DR, CYREG_PRT5_DR
.set PAN_MOT_IN2__INP_DIS, CYREG_PRT5_INP_DIS
.set PAN_MOT_IN2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PAN_MOT_IN2__LCD_EN, CYREG_PRT5_LCD_EN
.set PAN_MOT_IN2__MASK, 0x08
.set PAN_MOT_IN2__PORT, 5
.set PAN_MOT_IN2__PRT, CYREG_PRT5_PRT
.set PAN_MOT_IN2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PAN_MOT_IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PAN_MOT_IN2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PAN_MOT_IN2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PAN_MOT_IN2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PAN_MOT_IN2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PAN_MOT_IN2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PAN_MOT_IN2__PS, CYREG_PRT5_PS
.set PAN_MOT_IN2__SHIFT, 3
.set PAN_MOT_IN2__SLW, CYREG_PRT5_SLW

/* QuadDec_PAN_bQuadDec */
.set QuadDec_PAN_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_PAN_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_PAN_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_PAN_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_PAN_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_PAN_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_PAN_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_PAN_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_PAN_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_PAN_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_PAN_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_PAN_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_PAN_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_PAN_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_PAN_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_PAN_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* QuadDec_PAN_Cnt16_CounterUDB */
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* QuadDec_PAN_isr */
.set QuadDec_PAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_PAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_PAN_isr__INTC_MASK, 0x01
.set QuadDec_PAN_isr__INTC_NUMBER, 0
.set QuadDec_PAN_isr__INTC_PRIOR_NUM, 7
.set QuadDec_PAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set QuadDec_PAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_PAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SENSE_ITILT */
.set SENSE_ITILT__0__MASK, 0x04
.set SENSE_ITILT__0__PC, CYREG_PRT0_PC2
.set SENSE_ITILT__0__PORT, 0
.set SENSE_ITILT__0__SHIFT, 2
.set SENSE_ITILT__AG, CYREG_PRT0_AG
.set SENSE_ITILT__AMUX, CYREG_PRT0_AMUX
.set SENSE_ITILT__BIE, CYREG_PRT0_BIE
.set SENSE_ITILT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SENSE_ITILT__BYP, CYREG_PRT0_BYP
.set SENSE_ITILT__CTL, CYREG_PRT0_CTL
.set SENSE_ITILT__DM0, CYREG_PRT0_DM0
.set SENSE_ITILT__DM1, CYREG_PRT0_DM1
.set SENSE_ITILT__DM2, CYREG_PRT0_DM2
.set SENSE_ITILT__DR, CYREG_PRT0_DR
.set SENSE_ITILT__INP_DIS, CYREG_PRT0_INP_DIS
.set SENSE_ITILT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SENSE_ITILT__LCD_EN, CYREG_PRT0_LCD_EN
.set SENSE_ITILT__MASK, 0x04
.set SENSE_ITILT__PORT, 0
.set SENSE_ITILT__PRT, CYREG_PRT0_PRT
.set SENSE_ITILT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SENSE_ITILT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SENSE_ITILT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SENSE_ITILT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SENSE_ITILT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SENSE_ITILT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SENSE_ITILT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SENSE_ITILT__PS, CYREG_PRT0_PS
.set SENSE_ITILT__SHIFT, 2
.set SENSE_ITILT__SLW, CYREG_PRT0_SLW

/* TILT_MOT_FL */
.set TILT_MOT_FL__0__MASK, 0x80
.set TILT_MOT_FL__0__PC, CYREG_PRT12_PC7
.set TILT_MOT_FL__0__PORT, 12
.set TILT_MOT_FL__0__SHIFT, 7
.set TILT_MOT_FL__AG, CYREG_PRT12_AG
.set TILT_MOT_FL__BIE, CYREG_PRT12_BIE
.set TILT_MOT_FL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TILT_MOT_FL__BYP, CYREG_PRT12_BYP
.set TILT_MOT_FL__DM0, CYREG_PRT12_DM0
.set TILT_MOT_FL__DM1, CYREG_PRT12_DM1
.set TILT_MOT_FL__DM2, CYREG_PRT12_DM2
.set TILT_MOT_FL__DR, CYREG_PRT12_DR
.set TILT_MOT_FL__INP_DIS, CYREG_PRT12_INP_DIS
.set TILT_MOT_FL__MASK, 0x80
.set TILT_MOT_FL__PORT, 12
.set TILT_MOT_FL__PRT, CYREG_PRT12_PRT
.set TILT_MOT_FL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TILT_MOT_FL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TILT_MOT_FL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TILT_MOT_FL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TILT_MOT_FL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TILT_MOT_FL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TILT_MOT_FL__PS, CYREG_PRT12_PS
.set TILT_MOT_FL__SHIFT, 7
.set TILT_MOT_FL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TILT_MOT_FL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TILT_MOT_FL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TILT_MOT_FL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TILT_MOT_FL__SLW, CYREG_PRT12_SLW

/* nBUTTON_CCW */
.set nBUTTON_CCW__0__MASK, 0x80
.set nBUTTON_CCW__0__PC, CYREG_PRT4_PC7
.set nBUTTON_CCW__0__PORT, 4
.set nBUTTON_CCW__0__SHIFT, 7
.set nBUTTON_CCW__AG, CYREG_PRT4_AG
.set nBUTTON_CCW__AMUX, CYREG_PRT4_AMUX
.set nBUTTON_CCW__BIE, CYREG_PRT4_BIE
.set nBUTTON_CCW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set nBUTTON_CCW__BYP, CYREG_PRT4_BYP
.set nBUTTON_CCW__CTL, CYREG_PRT4_CTL
.set nBUTTON_CCW__DM0, CYREG_PRT4_DM0
.set nBUTTON_CCW__DM1, CYREG_PRT4_DM1
.set nBUTTON_CCW__DM2, CYREG_PRT4_DM2
.set nBUTTON_CCW__DR, CYREG_PRT4_DR
.set nBUTTON_CCW__INP_DIS, CYREG_PRT4_INP_DIS
.set nBUTTON_CCW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set nBUTTON_CCW__LCD_EN, CYREG_PRT4_LCD_EN
.set nBUTTON_CCW__MASK, 0x80
.set nBUTTON_CCW__PORT, 4
.set nBUTTON_CCW__PRT, CYREG_PRT4_PRT
.set nBUTTON_CCW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set nBUTTON_CCW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set nBUTTON_CCW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set nBUTTON_CCW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set nBUTTON_CCW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set nBUTTON_CCW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set nBUTTON_CCW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set nBUTTON_CCW__PS, CYREG_PRT4_PS
.set nBUTTON_CCW__SHIFT, 7
.set nBUTTON_CCW__SLW, CYREG_PRT4_SLW

/* ASTIM_OUTPUT */
.set ASTIM_OUTPUT__0__MASK, 0x04
.set ASTIM_OUTPUT__0__PC, CYREG_PRT6_PC2
.set ASTIM_OUTPUT__0__PORT, 6
.set ASTIM_OUTPUT__0__SHIFT, 2
.set ASTIM_OUTPUT__AG, CYREG_PRT6_AG
.set ASTIM_OUTPUT__AMUX, CYREG_PRT6_AMUX
.set ASTIM_OUTPUT__BIE, CYREG_PRT6_BIE
.set ASTIM_OUTPUT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set ASTIM_OUTPUT__BYP, CYREG_PRT6_BYP
.set ASTIM_OUTPUT__CTL, CYREG_PRT6_CTL
.set ASTIM_OUTPUT__DM0, CYREG_PRT6_DM0
.set ASTIM_OUTPUT__DM1, CYREG_PRT6_DM1
.set ASTIM_OUTPUT__DM2, CYREG_PRT6_DM2
.set ASTIM_OUTPUT__DR, CYREG_PRT6_DR
.set ASTIM_OUTPUT__INP_DIS, CYREG_PRT6_INP_DIS
.set ASTIM_OUTPUT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set ASTIM_OUTPUT__LCD_EN, CYREG_PRT6_LCD_EN
.set ASTIM_OUTPUT__MASK, 0x04
.set ASTIM_OUTPUT__PORT, 6
.set ASTIM_OUTPUT__PRT, CYREG_PRT6_PRT
.set ASTIM_OUTPUT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set ASTIM_OUTPUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set ASTIM_OUTPUT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set ASTIM_OUTPUT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set ASTIM_OUTPUT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set ASTIM_OUTPUT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set ASTIM_OUTPUT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set ASTIM_OUTPUT__PS, CYREG_PRT6_PS
.set ASTIM_OUTPUT__SHIFT, 2
.set ASTIM_OUTPUT__SLW, CYREG_PRT6_SLW

/* QuadDec_TILT_bQuadDec */
.set QuadDec_TILT_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_TILT_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_TILT_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_TILT_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set QuadDec_TILT_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_TILT_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_TILT_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_TILT_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_TILT_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_TILT_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set QuadDec_TILT_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_TILT_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_TILT_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_TILT_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_TILT_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_TILT_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB06_ST

/* QuadDec_TILT_Cnt16_CounterUDB */
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* QuadDec_TILT_isr */
.set QuadDec_TILT_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_TILT_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_TILT_isr__INTC_MASK, 0x02
.set QuadDec_TILT_isr__INTC_NUMBER, 1
.set QuadDec_TILT_isr__INTC_PRIOR_NUM, 7
.set QuadDec_TILT_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_TILT_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_TILT_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TILT_MOT_IN1 */
.set TILT_MOT_IN1__0__MASK, 0x10
.set TILT_MOT_IN1__0__PC, CYREG_PRT6_PC4
.set TILT_MOT_IN1__0__PORT, 6
.set TILT_MOT_IN1__0__SHIFT, 4
.set TILT_MOT_IN1__AG, CYREG_PRT6_AG
.set TILT_MOT_IN1__AMUX, CYREG_PRT6_AMUX
.set TILT_MOT_IN1__BIE, CYREG_PRT6_BIE
.set TILT_MOT_IN1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TILT_MOT_IN1__BYP, CYREG_PRT6_BYP
.set TILT_MOT_IN1__CTL, CYREG_PRT6_CTL
.set TILT_MOT_IN1__DM0, CYREG_PRT6_DM0
.set TILT_MOT_IN1__DM1, CYREG_PRT6_DM1
.set TILT_MOT_IN1__DM2, CYREG_PRT6_DM2
.set TILT_MOT_IN1__DR, CYREG_PRT6_DR
.set TILT_MOT_IN1__INP_DIS, CYREG_PRT6_INP_DIS
.set TILT_MOT_IN1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TILT_MOT_IN1__LCD_EN, CYREG_PRT6_LCD_EN
.set TILT_MOT_IN1__MASK, 0x10
.set TILT_MOT_IN1__PORT, 6
.set TILT_MOT_IN1__PRT, CYREG_PRT6_PRT
.set TILT_MOT_IN1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TILT_MOT_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TILT_MOT_IN1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TILT_MOT_IN1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TILT_MOT_IN1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TILT_MOT_IN1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TILT_MOT_IN1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TILT_MOT_IN1__PS, CYREG_PRT6_PS
.set TILT_MOT_IN1__SHIFT, 4
.set TILT_MOT_IN1__SLW, CYREG_PRT6_SLW

/* TILT_MOT_IN2 */
.set TILT_MOT_IN2__0__MASK, 0x40
.set TILT_MOT_IN2__0__PC, CYREG_PRT6_PC6
.set TILT_MOT_IN2__0__PORT, 6
.set TILT_MOT_IN2__0__SHIFT, 6
.set TILT_MOT_IN2__AG, CYREG_PRT6_AG
.set TILT_MOT_IN2__AMUX, CYREG_PRT6_AMUX
.set TILT_MOT_IN2__BIE, CYREG_PRT6_BIE
.set TILT_MOT_IN2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TILT_MOT_IN2__BYP, CYREG_PRT6_BYP
.set TILT_MOT_IN2__CTL, CYREG_PRT6_CTL
.set TILT_MOT_IN2__DM0, CYREG_PRT6_DM0
.set TILT_MOT_IN2__DM1, CYREG_PRT6_DM1
.set TILT_MOT_IN2__DM2, CYREG_PRT6_DM2
.set TILT_MOT_IN2__DR, CYREG_PRT6_DR
.set TILT_MOT_IN2__INP_DIS, CYREG_PRT6_INP_DIS
.set TILT_MOT_IN2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TILT_MOT_IN2__LCD_EN, CYREG_PRT6_LCD_EN
.set TILT_MOT_IN2__MASK, 0x40
.set TILT_MOT_IN2__PORT, 6
.set TILT_MOT_IN2__PRT, CYREG_PRT6_PRT
.set TILT_MOT_IN2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TILT_MOT_IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TILT_MOT_IN2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TILT_MOT_IN2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TILT_MOT_IN2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TILT_MOT_IN2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TILT_MOT_IN2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TILT_MOT_IN2__PS, CYREG_PRT6_PS
.set TILT_MOT_IN2__SHIFT, 6
.set TILT_MOT_IN2__SLW, CYREG_PRT6_SLW

/* VDAC8_ANAPOS_viDAC8 */
.set VDAC8_ANAPOS_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_ANAPOS_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_ANAPOS_viDAC8__D, CYREG_DAC1_D
.set VDAC8_ANAPOS_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_ANAPOS_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_ANAPOS_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_ANAPOS_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_ANAPOS_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_ANAPOS_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_ANAPOS_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_ANAPOS_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_ANAPOS_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_ANAPOS_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_ANAPOS_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_ANAPOS_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_ANAPOS_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_ANAPOS_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_ANAPOS_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_ANAPOS_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_ANAPOS_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_ANAPOS_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_ANAPOS_viDAC8__TST, CYREG_DAC1_TST

/* isr_CLU_EXEC */
.set isr_CLU_EXEC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_CLU_EXEC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_CLU_EXEC__INTC_MASK, 0x08
.set isr_CLU_EXEC__INTC_NUMBER, 3
.set isr_CLU_EXEC__INTC_PRIOR_NUM, 7
.set isr_CLU_EXEC__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_CLU_EXEC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_CLU_EXEC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* nBUTTON_PUSH */
.set nBUTTON_PUSH__0__MASK, 0x40
.set nBUTTON_PUSH__0__PC, CYREG_PRT4_PC6
.set nBUTTON_PUSH__0__PORT, 4
.set nBUTTON_PUSH__0__SHIFT, 6
.set nBUTTON_PUSH__AG, CYREG_PRT4_AG
.set nBUTTON_PUSH__AMUX, CYREG_PRT4_AMUX
.set nBUTTON_PUSH__BIE, CYREG_PRT4_BIE
.set nBUTTON_PUSH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set nBUTTON_PUSH__BYP, CYREG_PRT4_BYP
.set nBUTTON_PUSH__CTL, CYREG_PRT4_CTL
.set nBUTTON_PUSH__DM0, CYREG_PRT4_DM0
.set nBUTTON_PUSH__DM1, CYREG_PRT4_DM1
.set nBUTTON_PUSH__DM2, CYREG_PRT4_DM2
.set nBUTTON_PUSH__DR, CYREG_PRT4_DR
.set nBUTTON_PUSH__INP_DIS, CYREG_PRT4_INP_DIS
.set nBUTTON_PUSH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set nBUTTON_PUSH__LCD_EN, CYREG_PRT4_LCD_EN
.set nBUTTON_PUSH__MASK, 0x40
.set nBUTTON_PUSH__PORT, 4
.set nBUTTON_PUSH__PRT, CYREG_PRT4_PRT
.set nBUTTON_PUSH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set nBUTTON_PUSH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set nBUTTON_PUSH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set nBUTTON_PUSH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set nBUTTON_PUSH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set nBUTTON_PUSH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set nBUTTON_PUSH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set nBUTTON_PUSH__PS, CYREG_PRT4_PS
.set nBUTTON_PUSH__SHIFT, 6
.set nBUTTON_PUSH__SLW, CYREG_PRT4_SLW

/* ANAPOS_OUTPUT */
.set ANAPOS_OUTPUT__0__MASK, 0x20
.set ANAPOS_OUTPUT__0__PC, CYREG_PRT1_PC5
.set ANAPOS_OUTPUT__0__PORT, 1
.set ANAPOS_OUTPUT__0__SHIFT, 5
.set ANAPOS_OUTPUT__AG, CYREG_PRT1_AG
.set ANAPOS_OUTPUT__AMUX, CYREG_PRT1_AMUX
.set ANAPOS_OUTPUT__BIE, CYREG_PRT1_BIE
.set ANAPOS_OUTPUT__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ANAPOS_OUTPUT__BYP, CYREG_PRT1_BYP
.set ANAPOS_OUTPUT__CTL, CYREG_PRT1_CTL
.set ANAPOS_OUTPUT__DM0, CYREG_PRT1_DM0
.set ANAPOS_OUTPUT__DM1, CYREG_PRT1_DM1
.set ANAPOS_OUTPUT__DM2, CYREG_PRT1_DM2
.set ANAPOS_OUTPUT__DR, CYREG_PRT1_DR
.set ANAPOS_OUTPUT__INP_DIS, CYREG_PRT1_INP_DIS
.set ANAPOS_OUTPUT__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ANAPOS_OUTPUT__LCD_EN, CYREG_PRT1_LCD_EN
.set ANAPOS_OUTPUT__MASK, 0x20
.set ANAPOS_OUTPUT__PORT, 1
.set ANAPOS_OUTPUT__PRT, CYREG_PRT1_PRT
.set ANAPOS_OUTPUT__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ANAPOS_OUTPUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ANAPOS_OUTPUT__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ANAPOS_OUTPUT__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ANAPOS_OUTPUT__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ANAPOS_OUTPUT__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ANAPOS_OUTPUT__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ANAPOS_OUTPUT__PS, CYREG_PRT1_PS
.set ANAPOS_OUTPUT__SHIFT, 5
.set ANAPOS_OUTPUT__SLW, CYREG_PRT1_SLW

/* PWM_MOTOR_PAN_PWMHW */
.set PWM_MOTOR_PAN_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_MOTOR_PAN_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_MOTOR_PAN_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_MOTOR_PAN_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_MOTOR_PAN_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_MOTOR_PAN_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_MOTOR_PAN_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_MOTOR_PAN_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_MOTOR_PAN_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_MOTOR_PAN_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_MOTOR_PAN_PWMHW__PM_ACT_MSK, 0x02
.set PWM_MOTOR_PAN_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_MOTOR_PAN_PWMHW__PM_STBY_MSK, 0x02
.set PWM_MOTOR_PAN_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_MOTOR_PAN_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_MOTOR_PAN_PWMHW__SR0, CYREG_TMR1_SR0

/* V5_PHER_nSHDN */
.set V5_PHER_nSHDN__0__MASK, 0x10
.set V5_PHER_nSHDN__0__PC, CYREG_PRT5_PC4
.set V5_PHER_nSHDN__0__PORT, 5
.set V5_PHER_nSHDN__0__SHIFT, 4
.set V5_PHER_nSHDN__AG, CYREG_PRT5_AG
.set V5_PHER_nSHDN__AMUX, CYREG_PRT5_AMUX
.set V5_PHER_nSHDN__BIE, CYREG_PRT5_BIE
.set V5_PHER_nSHDN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set V5_PHER_nSHDN__BYP, CYREG_PRT5_BYP
.set V5_PHER_nSHDN__CTL, CYREG_PRT5_CTL
.set V5_PHER_nSHDN__DM0, CYREG_PRT5_DM0
.set V5_PHER_nSHDN__DM1, CYREG_PRT5_DM1
.set V5_PHER_nSHDN__DM2, CYREG_PRT5_DM2
.set V5_PHER_nSHDN__DR, CYREG_PRT5_DR
.set V5_PHER_nSHDN__INP_DIS, CYREG_PRT5_INP_DIS
.set V5_PHER_nSHDN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set V5_PHER_nSHDN__LCD_EN, CYREG_PRT5_LCD_EN
.set V5_PHER_nSHDN__MASK, 0x10
.set V5_PHER_nSHDN__PORT, 5
.set V5_PHER_nSHDN__PRT, CYREG_PRT5_PRT
.set V5_PHER_nSHDN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set V5_PHER_nSHDN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set V5_PHER_nSHDN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set V5_PHER_nSHDN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set V5_PHER_nSHDN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set V5_PHER_nSHDN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set V5_PHER_nSHDN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set V5_PHER_nSHDN__PS, CYREG_PRT5_PS
.set V5_PHER_nSHDN__SHIFT, 4
.set V5_PHER_nSHDN__SLW, CYREG_PRT5_SLW

/* Control_Reg_WS */
.set Control_Reg_WS_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_WS_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_WS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Reg_WS_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_WS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_WS_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_WS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_WS_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_WS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_WS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_WS_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* LED_WIFI_FAULT */
.set LED_WIFI_FAULT__0__MASK, 0x01
.set LED_WIFI_FAULT__0__PC, CYREG_PRT2_PC0
.set LED_WIFI_FAULT__0__PORT, 2
.set LED_WIFI_FAULT__0__SHIFT, 0
.set LED_WIFI_FAULT__AG, CYREG_PRT2_AG
.set LED_WIFI_FAULT__AMUX, CYREG_PRT2_AMUX
.set LED_WIFI_FAULT__BIE, CYREG_PRT2_BIE
.set LED_WIFI_FAULT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_WIFI_FAULT__BYP, CYREG_PRT2_BYP
.set LED_WIFI_FAULT__CTL, CYREG_PRT2_CTL
.set LED_WIFI_FAULT__DM0, CYREG_PRT2_DM0
.set LED_WIFI_FAULT__DM1, CYREG_PRT2_DM1
.set LED_WIFI_FAULT__DM2, CYREG_PRT2_DM2
.set LED_WIFI_FAULT__DR, CYREG_PRT2_DR
.set LED_WIFI_FAULT__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_WIFI_FAULT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_WIFI_FAULT__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_WIFI_FAULT__MASK, 0x01
.set LED_WIFI_FAULT__PORT, 2
.set LED_WIFI_FAULT__PRT, CYREG_PRT2_PRT
.set LED_WIFI_FAULT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_WIFI_FAULT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_WIFI_FAULT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_WIFI_FAULT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_WIFI_FAULT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_WIFI_FAULT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_WIFI_FAULT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_WIFI_FAULT__PS, CYREG_PRT2_PS
.set LED_WIFI_FAULT__SHIFT, 0
.set LED_WIFI_FAULT__SLW, CYREG_PRT2_SLW

/* PWM_MOTOR_TILT_PWMHW */
.set PWM_MOTOR_TILT_PWMHW__CAP0, CYREG_TMR2_CAP0
.set PWM_MOTOR_TILT_PWMHW__CAP1, CYREG_TMR2_CAP1
.set PWM_MOTOR_TILT_PWMHW__CFG0, CYREG_TMR2_CFG0
.set PWM_MOTOR_TILT_PWMHW__CFG1, CYREG_TMR2_CFG1
.set PWM_MOTOR_TILT_PWMHW__CFG2, CYREG_TMR2_CFG2
.set PWM_MOTOR_TILT_PWMHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set PWM_MOTOR_TILT_PWMHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set PWM_MOTOR_TILT_PWMHW__PER0, CYREG_TMR2_PER0
.set PWM_MOTOR_TILT_PWMHW__PER1, CYREG_TMR2_PER1
.set PWM_MOTOR_TILT_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_MOTOR_TILT_PWMHW__PM_ACT_MSK, 0x04
.set PWM_MOTOR_TILT_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_MOTOR_TILT_PWMHW__PM_STBY_MSK, 0x04
.set PWM_MOTOR_TILT_PWMHW__RT0, CYREG_TMR2_RT0
.set PWM_MOTOR_TILT_PWMHW__RT1, CYREG_TMR2_RT1
.set PWM_MOTOR_TILT_PWMHW__SR0, CYREG_TMR2_SR0

/* Status_Reg_SYS */
.set Status_Reg_SYS_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_SYS_sts_sts_reg__0__POS, 0
.set Status_Reg_SYS_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_SYS_sts_sts_reg__1__POS, 1
.set Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Status_Reg_SYS_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_SYS_sts_sts_reg__2__POS, 2
.set Status_Reg_SYS_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_SYS_sts_sts_reg__3__POS, 3
.set Status_Reg_SYS_sts_sts_reg__MASK, 0x0F
.set Status_Reg_SYS_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set Status_Reg_SYS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Reg_SYS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Reg_SYS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Status_Reg_SYS_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Reg_SYS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Reg_SYS_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* isr_FAULT_CTRL */
.set isr_FAULT_CTRL__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_FAULT_CTRL__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_FAULT_CTRL__INTC_MASK, 0x40
.set isr_FAULT_CTRL__INTC_NUMBER, 6
.set isr_FAULT_CTRL__INTC_PRIOR_NUM, 7
.set isr_FAULT_CTRL__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_FAULT_CTRL__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_FAULT_CTRL__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_LIMIT_CTRL */
.set isr_LIMIT_CTRL__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LIMIT_CTRL__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LIMIT_CTRL__INTC_MASK, 0x80
.set isr_LIMIT_CTRL__INTC_NUMBER, 7
.set isr_LIMIT_CTRL__INTC_PRIOR_NUM, 7
.set isr_LIMIT_CTRL__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_LIMIT_CTRL__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LIMIT_CTRL__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_TORQUESTAT */
.set isr_TORQUESTAT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_TORQUESTAT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_TORQUESTAT__INTC_MASK, 0x100
.set isr_TORQUESTAT__INTC_NUMBER, 8
.set isr_TORQUESTAT__INTC_PRIOR_NUM, 7
.set isr_TORQUESTAT__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_TORQUESTAT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_TORQUESTAT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_BUZ */
.set Control_Reg_BUZ_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_BUZ_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_BUZ_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_BUZ_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_BUZ_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_BUZ_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* Control_Reg_LED */
.set Control_Reg_LED_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_LED_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_LED_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_LED_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_LED_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_LED_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_LED_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_LED_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Control_Reg_LED_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_LED_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_LED_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_LED_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_LED_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_LED_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Control_Reg_SYS */
.set Control_Reg_SYS_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_SYS_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_SYS_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_SYS_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SYS_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_SYS_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_SYS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Control_Reg_SYS_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_SYS_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_SYS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_SYS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_SYS_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* LORA_RESET_SETB */
.set LORA_RESET_SETB__0__MASK, 0x04
.set LORA_RESET_SETB__0__PC, CYREG_PRT4_PC2
.set LORA_RESET_SETB__0__PORT, 4
.set LORA_RESET_SETB__0__SHIFT, 2
.set LORA_RESET_SETB__AG, CYREG_PRT4_AG
.set LORA_RESET_SETB__AMUX, CYREG_PRT4_AMUX
.set LORA_RESET_SETB__BIE, CYREG_PRT4_BIE
.set LORA_RESET_SETB__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LORA_RESET_SETB__BYP, CYREG_PRT4_BYP
.set LORA_RESET_SETB__CTL, CYREG_PRT4_CTL
.set LORA_RESET_SETB__DM0, CYREG_PRT4_DM0
.set LORA_RESET_SETB__DM1, CYREG_PRT4_DM1
.set LORA_RESET_SETB__DM2, CYREG_PRT4_DM2
.set LORA_RESET_SETB__DR, CYREG_PRT4_DR
.set LORA_RESET_SETB__INP_DIS, CYREG_PRT4_INP_DIS
.set LORA_RESET_SETB__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LORA_RESET_SETB__LCD_EN, CYREG_PRT4_LCD_EN
.set LORA_RESET_SETB__MASK, 0x04
.set LORA_RESET_SETB__PORT, 4
.set LORA_RESET_SETB__PRT, CYREG_PRT4_PRT
.set LORA_RESET_SETB__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LORA_RESET_SETB__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LORA_RESET_SETB__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LORA_RESET_SETB__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LORA_RESET_SETB__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LORA_RESET_SETB__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LORA_RESET_SETB__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LORA_RESET_SETB__PS, CYREG_PRT4_PS
.set LORA_RESET_SETB__SHIFT, 2
.set LORA_RESET_SETB__SLW, CYREG_PRT4_SLW

/* Control_Reg_LORA_RESET */
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_LORA_RESET_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Control_Reg_LORA_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_LORA_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_LORA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Control_Reg_LORA_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Reg_LORA_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_LORA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Reg_LORA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Reg_LORA_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Control_Reg_MOTOR */
.set Control_Reg_MOTOR_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_MOTOR_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_MOTOR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_MOTOR_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Status_Reg_BUTTON */
.set Status_Reg_BUTTON_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_BUTTON_sts_sts_reg__0__POS, 0
.set Status_Reg_BUTTON_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_BUTTON_sts_sts_reg__1__POS, 1
.set Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Status_Reg_BUTTON_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_BUTTON_sts_sts_reg__2__POS, 2
.set Status_Reg_BUTTON_sts_sts_reg__MASK, 0x07
.set Status_Reg_BUTTON_sts_sts_reg__MASK_REG, CYREG_B1_UDB05_MSK
.set Status_Reg_BUTTON_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Status_Reg_BUTTON_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Status_Reg_BUTTON_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Status_Reg_BUTTON_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Status_Reg_BUTTON_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Status_Reg_BUTTON_sts_sts_reg__STATUS_REG, CYREG_B1_UDB05_ST

/* Status_Reg_MOTORS */
.set Status_Reg_MOTORS_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_MOTORS_sts_sts_reg__0__POS, 0
.set Status_Reg_MOTORS_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_MOTORS_sts_sts_reg__1__POS, 1
.set Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Status_Reg_MOTORS_sts_sts_reg__MASK, 0x03
.set Status_Reg_MOTORS_sts_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set Status_Reg_MOTORS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Status_Reg_MOTORS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Status_Reg_MOTORS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Status_Reg_MOTORS_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set Status_Reg_MOTORS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set Status_Reg_MOTORS_sts_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* isr_EVENTS_IDENTIF */
.set isr_EVENTS_IDENTIF__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_EVENTS_IDENTIF__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_EVENTS_IDENTIF__INTC_MASK, 0x20
.set isr_EVENTS_IDENTIF__INTC_NUMBER, 5
.set isr_EVENTS_IDENTIF__INTC_PRIOR_NUM, 6
.set isr_EVENTS_IDENTIF__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_EVENTS_IDENTIF__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_EVENTS_IDENTIF__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000083FF
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__MASK, 0x01
.set Dedicated_Output__PC, CYREG_PRT0_PC0
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
