// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BoomNonBlockingDCache(	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
  input          clock,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
  input          reset,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
  input          auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]   auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]   auto_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]   auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]   auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0]  auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [15:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [127:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]   auto_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0]  auto_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          auto_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]   auto_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]   auto_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]   auto_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]   auto_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0]  auto_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [127:0] auto_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]   auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]   auto_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [127:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          auto_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]   auto_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         io_lsu_req_ready,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [31:0]  io_lsu_req_bits_0_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [31:0]  io_lsu_req_bits_0_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [39:0]  io_lsu_req_bits_0_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_0_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [9:0]   io_lsu_req_bits_0_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [3:0]   io_lsu_req_bits_0_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_0_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_0_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_0_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_0_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_req_bits_0_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_0_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_req_bits_0_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [11:0]  io_lsu_req_bits_0_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_0_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [63:0]  io_lsu_req_bits_0_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_0_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_0_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_0_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [39:0]  io_lsu_req_bits_0_bits_addr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [63:0]  io_lsu_req_bits_0_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_0_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [31:0]  io_lsu_req_bits_1_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [31:0]  io_lsu_req_bits_1_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [39:0]  io_lsu_req_bits_1_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_1_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [9:0]   io_lsu_req_bits_1_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [3:0]   io_lsu_req_bits_1_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_1_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_1_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_1_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [2:0]   io_lsu_req_bits_1_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_req_bits_1_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_1_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_req_bits_1_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [11:0]  io_lsu_req_bits_1_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_1_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_1_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [6:0]   io_lsu_req_bits_1_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [63:0]  io_lsu_req_bits_1_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [4:0]   io_lsu_req_bits_1_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [5:0]   io_lsu_req_bits_1_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [1:0]   io_lsu_req_bits_1_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [39:0]  io_lsu_req_bits_1_bits_addr,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [63:0]  io_lsu_req_bits_1_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_req_bits_1_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_s1_kill_0,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_s1_kill_1,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_0_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_resp_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_resp_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_0_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [63:0]  io_lsu_resp_0_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_0_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_1_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_resp_1_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_resp_1_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_1_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_1_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_1_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [63:0]  io_lsu_resp_1_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_resp_1_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_0_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_nack_0_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_nack_0_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_0_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_0_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_0_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_1_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_nack_1_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [4:0]   io_lsu_nack_1_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_1_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_1_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_nack_1_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_brupdate_b1_resolve_mask,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input  [19:0]  io_lsu_brupdate_b1_mispredict_mask,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_exception,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_release_ready,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_release_valid,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output [31:0]  io_lsu_release_bits_address,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  input          io_lsu_force_order,	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
  output         io_lsu_ordered	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:419:14]
);

  wire [63:0]      s2_data_word_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:891:27]
  wire [63:0]      size_dat_padded;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:891:27]
  wire             mshrs_io_req_1_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77]
  wire             mshrs_io_req_0_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77]
  reg  [7:0]       s2_tag_match_way_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33]
  reg  [7:0]       s2_tag_match_way_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33]
  wire             wb_io_data_req_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:542:55]
  wire             metaWriteArb_io_out_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:457:67]
  wire [63:0]      _amoalu_io_out;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:896:24]
  wire             _lsu_release_arb_io_in_0_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
  wire             _lsu_release_arb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
  wire             _wbArb_io_in_0_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire             _wbArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire             _wbArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire [19:0]      _wbArb_io_out_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire [5:0]       _wbArb_io_out_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire [2:0]       _wbArb_io_out_bits_param;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire [7:0]       _wbArb_io_out_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire             _wbArb_io_out_bits_voluntary;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  wire             _lfsr_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_2;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _dataReadArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire             _dataReadArb_io_in_2_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire             _dataReadArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire [7:0]       _dataReadArb_io_out_bits_req_0_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire [11:0]      _dataReadArb_io_out_bits_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire [7:0]       _dataReadArb_io_out_bits_req_1_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire [11:0]      _dataReadArb_io_out_bits_req_1_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire             _dataReadArb_io_out_bits_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire             _dataReadArb_io_out_bits_valid_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  wire             _dataWriteArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire             _dataWriteArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire [7:0]       _dataWriteArb_io_out_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire [11:0]      _dataWriteArb_io_out_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire [1:0]       _dataWriteArb_io_out_bits_wmask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire [127:0]     _dataWriteArb_io_out_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  wire [127:0]     _data_io_resp_0_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_5;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_6;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_0_7;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_5;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_6;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire [127:0]     _data_io_resp_1_7;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  wire             _metaReadArb_io_in_0_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_in_2_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_in_3_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_in_4_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_in_5_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaReadArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire [5:0]       _metaReadArb_io_out_bits_req_0_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire [5:0]       _metaReadArb_io_out_bits_req_1_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  wire             _metaWriteArb_io_in_0_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire             _metaWriteArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire             _metaWriteArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire [5:0]       _metaWriteArb_io_out_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire [7:0]       _metaWriteArb_io_out_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire [1:0]       _metaWriteArb_io_out_bits_data_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire [19:0]      _metaWriteArb_io_out_bits_data_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  wire             _meta_1_io_read_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire             _meta_1_io_write_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_0_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_1_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_2_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_3_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_4_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_5_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_6_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_1_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_1_io_resp_7_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire             _meta_0_io_read_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire             _meta_0_io_write_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_0_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_1_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_2_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_3_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_4_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_5_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_6_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [1:0]       _meta_0_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire [19:0]      _meta_0_io_resp_7_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  wire             _mshrs_io_req_0_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_req_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_resp_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_resp_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_resp_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_resp_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_resp_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_resp_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_resp_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [63:0]      _mshrs_io_resp_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_resp_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_secondary_miss_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_secondary_miss_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_block_hit_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_block_hit_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_mem_grant_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_refill_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [7:0]       _mshrs_io_refill_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [11:0]      _mshrs_io_refill_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [127:0]     _mshrs_io_refill_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_meta_write_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_meta_write_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [7:0]       _mshrs_io_meta_write_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_meta_write_bits_data_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_meta_write_bits_data_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_meta_read_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [7:0]       _mshrs_io_meta_read_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_meta_read_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [31:0]      _mshrs_io_replay_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [31:0]      _mshrs_io_replay_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [39:0]      _mshrs_io_replay_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [9:0]       _mshrs_io_replay_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [3:0]       _mshrs_io_replay_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [2:0]       _mshrs_io_replay_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_replay_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_replay_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [11:0]      _mshrs_io_replay_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [6:0]       _mshrs_io_replay_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [63:0]      _mshrs_io_replay_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_replay_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_replay_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [1:0]       _mshrs_io_replay_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [39:0]      _mshrs_io_replay_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [63:0]      _mshrs_io_replay_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_replay_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [7:0]       _mshrs_io_replay_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_prefetch_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [4:0]       _mshrs_io_prefetch_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [39:0]      _mshrs_io_prefetch_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_wb_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [19:0]      _mshrs_io_wb_req_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [5:0]       _mshrs_io_wb_req_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [2:0]       _mshrs_io_wb_req_bits_param;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire [7:0]       _mshrs_io_wb_req_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_fence_rdy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _mshrs_io_probe_rdy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  wire             _prober_io_req_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_rep_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [2:0]       _prober_io_rep_bits_param;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [3:0]       _prober_io_rep_bits_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [3:0]       _prober_io_rep_bits_source;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [31:0]      _prober_io_rep_bits_address;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [5:0]       _prober_io_meta_read_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [19:0]      _prober_io_meta_read_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_meta_write_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [5:0]       _prober_io_meta_write_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [7:0]       _prober_io_meta_write_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [1:0]       _prober_io_meta_write_bits_data_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [19:0]      _prober_io_meta_write_bits_data_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_wb_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [19:0]      _prober_io_wb_req_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [5:0]       _prober_io_wb_req_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [2:0]       _prober_io_wb_req_bits_param;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [7:0]       _prober_io_wb_req_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_mshr_wb_rdy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_lsu_release_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [31:0]      _prober_io_lsu_release_bits_address;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _prober_io_state_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire [39:0]      _prober_io_state_bits;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  wire             _wb_io_req_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [5:0]       _wb_io_meta_read_bits_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [19:0]      _wb_io_meta_read_bits_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_resp;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_idx_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [5:0]       _wb_io_idx_bits;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_data_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [7:0]       _wb_io_data_req_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [11:0]      _wb_io_data_req_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_release_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [2:0]       _wb_io_release_bits_opcode;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [2:0]       _wb_io_release_bits_param;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [31:0]      _wb_io_release_bits_address;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [127:0]     _wb_io_release_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             _wb_io_lsu_release_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire [31:0]      _wb_io_lsu_release_bits_address;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  wire             meta_1_io_write_valid = metaWriteArb_io_out_ready & _metaWriteArb_io_out_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28, :457:67, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign metaWriteArb_io_out_ready = _meta_0_io_write_ready | _meta_1_io_write_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :457:67]
  wire             io_lsu_req_ready_0 = _metaReadArb_io_in_4_ready & _dataReadArb_io_in_2_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27, :463:27, :480:50]
  wire             _wb_fire_T = wb_io_data_req_ready & _wb_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :542:55, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _wb_fire_T_1 = wb_io_data_req_ready & _wb_io_data_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :542:55, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign wb_io_data_req_ready = _metaReadArb_io_in_2_ready & _dataReadArb_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27, :463:27, :542:55]
  reg  [6:0]       s1_req_0_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [31:0]      s1_req_0_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [31:0]      s1_req_0_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [39:0]      s1_req_0_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_0_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [9:0]       s1_req_0_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [3:0]       s1_req_0_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_0_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_0_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_0_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_0_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [19:0]      s1_req_0_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_0_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [19:0]      s1_req_0_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [11:0]      s1_req_0_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_0_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_0_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_0_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [63:0]      s1_req_0_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_0_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_0_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_0_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [39:0]      s1_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [63:0]      s1_req_0_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_0_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [31:0]      s1_req_1_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [31:0]      s1_req_1_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [39:0]      s1_req_1_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_1_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [9:0]       s1_req_1_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [3:0]       s1_req_1_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_1_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_1_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_1_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [2:0]       s1_req_1_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [19:0]      s1_req_1_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_1_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [19:0]      s1_req_1_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [11:0]      s1_req_1_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_1_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_1_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [6:0]       s1_req_1_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [63:0]      s1_req_1_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [4:0]       s1_req_1_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [5:0]       s1_req_1_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [1:0]       s1_req_1_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [39:0]      s1_req_1_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg  [63:0]      s1_req_1_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_req_1_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32]
  reg              s1_valid_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:605:25]
  reg              s1_valid_REG_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:605:25]
  reg              REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:43]
  reg              REG_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:72]
  reg              REG_2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:43]
  reg              REG_3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:72]
  reg              s1_send_resp_or_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37]
  reg              s1_send_resp_or_nack_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37]
  reg  [2:0]       s1_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32]
  reg  [7:0]       s1_mshr_meta_read_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:617:41]
  reg  [7:0]       s1_replay_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:618:41]
  reg  [7:0]       s1_wb_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:619:41]
  reg  [6:0]       s2_req_0_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [31:0]      s2_req_0_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [31:0]      s2_req_0_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [39:0]      s2_req_0_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_0_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [9:0]       s2_req_0_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [3:0]       s2_req_0_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_0_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_0_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_0_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_0_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [19:0]      s2_req_0_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_0_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [19:0]      s2_req_0_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [11:0]      s2_req_0_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_0_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_0_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_0_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [63:0]      s2_req_0_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_0_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_0_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_0_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [39:0]      s2_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [63:0]      s2_req_0_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_0_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [31:0]      s2_req_1_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [31:0]      s2_req_1_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [39:0]      s2_req_1_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_1_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [9:0]       s2_req_1_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [3:0]       s2_req_1_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_1_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_1_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_1_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_req_1_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [19:0]      s2_req_1_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_1_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [19:0]      s2_req_1_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [11:0]      s2_req_1_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_1_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_1_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [6:0]       s2_req_1_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [63:0]      s2_req_1_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [4:0]       s2_req_1_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [5:0]       s2_req_1_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [1:0]       s2_req_1_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [39:0]      s2_req_1_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [63:0]      s2_req_1_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg              s2_req_1_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
  reg  [2:0]       s2_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25]
  reg              s2_valid_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26]
  reg              s2_valid_REG_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26]
  reg  [1:0]       s2_hit_state_REG_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_1_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_2_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_3_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_4_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_5_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_6_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_7_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  wire [1:0]       s2_hit_state_0_state = (s2_tag_match_way_0[0] ? s2_hit_state_REG_state : 2'h0) | (s2_tag_match_way_0[1] ? s2_hit_state_REG_1_state : 2'h0) | (s2_tag_match_way_0[2] ? s2_hit_state_REG_2_state : 2'h0) | (s2_tag_match_way_0[3] ? s2_hit_state_REG_3_state : 2'h0) | (s2_tag_match_way_0[4] ? s2_hit_state_REG_4_state : 2'h0) | (s2_tag_match_way_0[5] ? s2_hit_state_REG_5_state : 2'h0) | (s2_tag_match_way_0[6] ? s2_hit_state_REG_6_state : 2'h0) | (s2_tag_match_way_0[7] ? s2_hit_state_REG_7_state : 2'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :645:93, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  reg  [1:0]       s2_hit_state_REG_8_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_9_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_10_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_11_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_12_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_13_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_14_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  reg  [1:0]       s2_hit_state_REG_15_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:645:93]
  wire [1:0]       s2_hit_state_1_state = (s2_tag_match_way_1[0] ? s2_hit_state_REG_8_state : 2'h0) | (s2_tag_match_way_1[1] ? s2_hit_state_REG_9_state : 2'h0) | (s2_tag_match_way_1[2] ? s2_hit_state_REG_10_state : 2'h0) | (s2_tag_match_way_1[3] ? s2_hit_state_REG_11_state : 2'h0) | (s2_tag_match_way_1[4] ? s2_hit_state_REG_12_state : 2'h0) | (s2_tag_match_way_1[5] ? s2_hit_state_REG_13_state : 2'h0) | (s2_tag_match_way_1[6] ? s2_hit_state_REG_14_state : 2'h0) | (s2_tag_match_way_1[7] ? s2_hit_state_REG_15_state : 2'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :645:93, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire             _s3_valid_T_1 = s2_req_0_uop_mem_cmd == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _s3_valid_T_2 = s2_req_0_uop_mem_cmd == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _s3_valid_T_4 = s2_req_0_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66]
  wire             _s3_valid_T_6 = s2_req_0_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_7 = s2_req_0_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_8 = s2_req_0_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_9 = s2_req_0_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_13 = s2_req_0_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_14 = s2_req_0_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_15 = s2_req_0_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_16 = s2_req_0_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s3_valid_T_17 = s2_req_0_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_0_valid_T_22 = s2_req_0_uop_mem_cmd == 5'h3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54]
  wire             _mshrs_io_req_0_valid_T_26 = s2_req_0_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71]
  wire [3:0]       _s2_has_permission_r_T = {_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17, _s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_26, s2_hit_state_0_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _mshrs_io_req_1_valid_T_50 = s2_req_1_uop_mem_cmd == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _mshrs_io_req_1_valid_T_51 = s2_req_1_uop_mem_cmd == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _mshrs_io_req_1_valid_T_53 = s2_req_1_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66]
  wire             _mshrs_io_req_1_valid_T_55 = s2_req_1_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_56 = s2_req_1_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_57 = s2_req_1_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_58 = s2_req_1_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_62 = s2_req_1_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_63 = s2_req_1_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_64 = s2_req_1_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_65 = s2_req_1_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_66 = s2_req_1_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_22 = s2_req_1_uop_mem_cmd == 5'h3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54]
  wire             _mshrs_io_req_1_valid_T_26 = s2_req_1_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71]
  wire [3:0]       _s2_has_permission_r_T_59 = {_mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66, _mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66 | _mshrs_io_req_1_valid_T_22 | _mshrs_io_req_1_valid_T_26, s2_hit_state_1_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0]       _s2_new_hit_state_r_T = {_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17, _s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_26, s2_hit_state_0_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]       _s2_new_hit_state_r_T_27 = {1'h0, _s2_new_hit_state_r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN = {{2'h3}, {2'h3}, {2'h2}, {_s2_new_hit_state_r_T_27}, {_s2_new_hit_state_r_T_27}, {_s2_new_hit_state_r_T_27}, {_s2_new_hit_state_r_T_27}, {_s2_new_hit_state_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [3:0]       _s2_new_hit_state_r_T_59 = {_mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66, _mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66 | _mshrs_io_req_1_valid_T_22 | _mshrs_io_req_1_valid_T_26, s2_hit_state_1_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]       _s2_new_hit_state_r_T_86 = {1'h0, _s2_new_hit_state_r_T_59 == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_0 = {{2'h3}, {2'h3}, {2'h2}, {_s2_new_hit_state_r_T_86}, {_s2_new_hit_state_r_T_86}, {_s2_new_hit_state_r_T_86}, {_s2_new_hit_state_r_T_86}, {_s2_new_hit_state_r_T_86}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             _s2_hit_T = (|s2_tag_match_way_0) & (_s2_has_permission_r_T == 4'h3 | _s2_has_permission_r_T == 4'h2 | _s2_has_permission_r_T == 4'h1 | _s2_has_permission_r_T == 4'h7 | _s2_has_permission_r_T == 4'h6 | (&_s2_has_permission_r_T) | _s2_has_permission_r_T == 4'hE);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :649:47, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire             _s2_hit_T_15 = s2_type == 3'h2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_hit_0 = _s2_hit_T & s2_hit_state_0_state == _GEN[_s2_new_hit_state_r_T] & ~_mshrs_io_block_hit_0 | ~(|s2_type) | _s2_hit_T_15;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :633:25, :649:{47,71,114,117,141}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s2_hit_T_9 = (|s2_tag_match_way_1) & (_s2_has_permission_r_T_59 == 4'h3 | _s2_has_permission_r_T_59 == 4'h2 | _s2_has_permission_r_T_59 == 4'h1 | _s2_has_permission_r_T_59 == 4'h7 | _s2_has_permission_r_T_59 == 4'h6 | (&_s2_has_permission_r_T_59) | _s2_has_permission_r_T_59 == 4'hE);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :649:47, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire             s2_hit_1 = _s2_hit_T_9 & s2_hit_state_1_state == _GEN_0[_s2_new_hit_state_r_T_59] & ~_mshrs_io_block_hit_1 | ~(|s2_type) | _s2_hit_T_15;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :633:25, :649:{47,71,114,117,141}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg              s2_wb_idx_matches_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:654:34]
  reg              s2_wb_idx_matches_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:654:34]
  reg  [39:0]      debug_sc_fail_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:657:35]
  reg  [7:0]       debug_sc_fail_cnt;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:658:35]
  reg  [6:0]       lrsc_count;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27]
  reg  [33:0]      lrsc_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:662:23]
  reg              s2_lr_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:663:59]
  reg              s2_sc_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:664:59]
  wire             s2_sc = _s3_valid_T_4 & (~s2_sc_REG | ~(|s2_type));	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, :664:{47,51,59,72}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_lrsc_addr_match_0 = (|(lrsc_count[6:2])) & lrsc_addr == s2_req_0_addr[39:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :660:27, :661:31, :662:23, :665:{53,66,86}]
  wire             s2_sc_fail = s2_sc & ~s2_lrsc_addr_match_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:664:47, :665:53, :666:{26,29}]
  wire             _mshrs_io_req_1_valid_T_10 = s2_type == 3'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, :668:34]
  wire [127:0]     s2_data_muxed_0 = (s2_tag_match_way_0[0] ? _data_io_resp_0_0 : 128'h0) | (s2_tag_match_way_0[1] ? _data_io_resp_0_1 : 128'h0) | (s2_tag_match_way_0[2] ? _data_io_resp_0_2 : 128'h0) | (s2_tag_match_way_0[3] ? _data_io_resp_0_3 : 128'h0) | (s2_tag_match_way_0[4] ? _data_io_resp_0_4 : 128'h0) | (s2_tag_match_way_0[5] ? _data_io_resp_0_5 : 128'h0) | (s2_tag_match_way_0[6] ? _data_io_resp_0_6 : 128'h0) | (s2_tag_match_way_0[7] ? _data_io_resp_0_7 : 128'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20, :643:33, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  reg  [2:0]       s2_replaced_way_en_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44]
  wire [7:0]       s2_replaced_way_en = 8'h1 << s2_replaced_way_en_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :718:44, src/main/scala/chisel3/util/OneHot.scala:58:35]
  reg  [1:0]       s2_repl_meta_REG_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_1_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_2_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_3_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_4_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_5_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_6_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_7_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  wire             _s2_repl_meta_T_38 = s2_replaced_way_en_REG == 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_39 = s2_replaced_way_en_REG == 3'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_40 = s2_replaced_way_en_REG == 3'h2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_41 = s2_replaced_way_en_REG == 3'h3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_42 = s2_replaced_way_en_REG == 3'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_43 = s2_replaced_way_en_REG == 3'h5;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_44 = s2_replaced_way_en_REG == 3'h6;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, src/main/scala/chisel3/util/Mux.scala:32:36]
  reg  [1:0]       s2_repl_meta_REG_8_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_8_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_9_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_9_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_10_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_10_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_11_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_11_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_12_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_12_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_13_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_13_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_14_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_14_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [1:0]       s2_repl_meta_REG_15_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg  [19:0]      s2_repl_meta_REG_15_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:719:88]
  reg              s2_nack_hit_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:722:31]
  reg              s2_nack_hit_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:722:31]
  wire             _s3_valid_T = s2_valid_REG & s2_hit_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :649:141, :724:50, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             s2_nack_victim_0 = _s3_valid_T & _mshrs_io_secondary_miss_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :724:{50,64}]
  wire             _s2_nack_victim_T_2 = s2_valid_REG_1 & s2_hit_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :649:141, :724:50, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             s2_nack_victim_1 = _s2_nack_victim_T_2 & _mshrs_io_secondary_miss_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :724:{50,64}]
  wire             s2_nack_wb_0 = s2_valid_REG & ~s2_hit_0 & s2_wb_idx_matches_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :649:141, :651:36, :654:34, :730:{50,64}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             s2_nack_wb_1 = s2_valid_REG_1 & ~s2_hit_1 & s2_wb_idx_matches_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :649:141, :654:34, :681:7, :730:{50,64}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             s2_nack_0 = (s2_valid_REG & ~s2_hit_0 & ~_mshrs_io_req_0_ready | s2_nack_hit_0 | s2_nack_victim_0 | s2_nack_wb_0) & (|s2_type);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :633:25, :635:26, :649:141, :651:36, :722:31, :724:64, :726:{50,64,67}, :730:{50,64}, :732:{55,73,113,131}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             s2_nack_1 = (s2_valid_REG_1 & ~s2_hit_1 & ~_mshrs_io_req_1_ready | s2_nack_hit_1 | s2_nack_victim_1 | s2_nack_wb_1) & (|s2_type);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :633:25, :635:26, :649:141, :681:7, :722:31, :724:64, :726:{50,64,67}, :730:{50,64}, :732:{55,73,113,131}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  reg              s2_send_resp_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:733:44]
  wire             _s2_send_resp_T_2 = _mshrs_io_req_0_ready & mshrs_io_req_0_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _mshrs_io_req_0_valid_T_24 = s2_req_0_uop_mem_cmd == 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_0_valid_T_25 = s2_req_0_uop_mem_cmd == 5'h10;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_send_resp_0 = s2_send_resp_REG & ~s2_nack_0 & (s2_hit_0 | _s2_send_resp_T_2 & (_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17) & ~(_mshrs_io_req_0_valid_T_24 | _mshrs_io_req_0_valid_T_25 | _mshrs_io_req_0_valid_T_26 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17));	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:649:141, :668:60, :732:131, :733:{44,70,85}, :734:{34,59,93,96}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{32,42,49,59,66,76}, :91:71, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              s2_send_resp_REG_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:733:44]
  wire             _s2_send_resp_T_58 = _mshrs_io_req_1_ready & mshrs_io_req_1_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _mshrs_io_req_1_valid_T_24 = s2_req_1_uop_mem_cmd == 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_1_valid_T_25 = s2_req_1_uop_mem_cmd == 5'h10;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_send_resp_1 = s2_send_resp_REG_1 & ~s2_nack_1 & (s2_hit_1 | _s2_send_resp_T_58 & (_mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66) & ~(_mshrs_io_req_1_valid_T_24 | _mshrs_io_req_1_valid_T_25 | _mshrs_io_req_1_valid_T_26 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66));	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:649:141, :684:7, :732:131, :733:{44,70,85}, :734:{34,59,93,96}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{32,42,49,59,66,76}, :91:71, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              s2_send_nack_REG;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:735:44]
  wire             s2_send_nack_0 = s2_send_nack_REG & s2_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:732:131, :735:{44,70}]
  reg              s2_send_nack_REG_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:735:44]
  wire             s2_send_nack_1 = s2_send_nack_REG_1 & s2_nack_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:732:131, :735:{44,70}]
  wire             s2_store_failed = s2_valid_REG & s2_send_nack_0 & s2_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :635:26, :735:70, :742:{34,48,67}]
  wire             _mshrs_io_req_1_valid_T_11 = s2_type == 3'h5;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [19:0]      _io_lsu_nack_0_valid_T_4 = io_lsu_brupdate_b1_mispredict_mask & s2_req_0_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/boom/src/main/scala/v3/util/util.scala:118:51]
  wire             _io_lsu_nack_0_valid_T_1 = io_lsu_exception & s2_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :754:48]
  assign mshrs_io_req_0_valid = s2_valid_REG & ~s2_hit_0 & ~s2_nack_hit_0 & ~s2_nack_victim_0 & ~s2_nack_wb_0 & (_mshrs_io_req_1_valid_T_10 | _mshrs_io_req_1_valid_T_11) & _io_lsu_nack_0_valid_T_4 == 20'h0 & ~_io_lsu_nack_0_valid_T_1 & (s2_req_0_uop_mem_cmd == 5'h2 | _mshrs_io_req_0_valid_T_22 | _mshrs_io_req_0_valid_T_24 | _mshrs_io_req_0_valid_T_25 | _mshrs_io_req_0_valid_T_26 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17 | _s3_valid_T_1 | _s3_valid_T_2);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :635:26, :649:141, :651:36, :668:34, :722:31, :724:64, :730:{50,64}, :746:51, :747:51, :748:{29,51}, :749:29, :750:51, :751:{29,51}, :752:77, :753:79, :754:{29,48,77}, :755:65, :756:65, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :88:{35,45}, :89:68, :90:{32,42,49,59,66,76}, :91:{54,71}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _mshrs_io_req_is_probe_1_T = s2_type == 3'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, :769:49]
  wire [19:0]      _io_lsu_nack_1_valid_T_4 = io_lsu_brupdate_b1_mispredict_mask & s2_req_1_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/boom/src/main/scala/v3/util/util.scala:118:51]
  wire             _io_lsu_nack_1_valid_T_1 = io_lsu_exception & s2_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :754:48]
  assign mshrs_io_req_1_valid = s2_valid_REG_1 & ~s2_hit_1 & ~s2_nack_hit_1 & ~s2_nack_victim_1 & ~s2_nack_wb_1 & (_mshrs_io_req_1_valid_T_10 | _mshrs_io_req_1_valid_T_11) & _io_lsu_nack_1_valid_T_4 == 20'h0 & ~_io_lsu_nack_1_valid_T_1 & (s2_req_1_uop_mem_cmd == 5'h2 | _mshrs_io_req_1_valid_T_22 | _mshrs_io_req_1_valid_T_24 | _mshrs_io_req_1_valid_T_25 | _mshrs_io_req_1_valid_T_26 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66 | _mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :635:26, :649:141, :668:34, :681:7, :722:31, :724:64, :730:{50,64}, :746:51, :747:51, :748:{29,51}, :749:29, :750:51, :751:{29,51}, :752:77, :753:79, :754:{29,48,77}, :755:65, :756:65, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :88:{35,45}, :89:68, :90:{32,42,49,59,66,76}, :91:{54,71}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  reg  [1:0]       mshrs_io_meta_resp_bits_REG_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:773:70]
  wire             _nodeOut_b_ready_T = lrsc_count < 7'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27, :661:31, :778:46]
  wire             _wb_io_mem_grant_T_1 = auto_out_d_bits_source == 4'h8;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:789:30]
  wire             nodeOut_d_ready = _wb_io_mem_grant_T_1 | _mshrs_io_mem_grant_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :789:{30,48}, :791:20, :796:24]
  reg  [7:0]       beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire             idle = beatsLeft == 8'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28]
  wire             winner_1 = ~_wb_io_release_valid & _prober_io_rep_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69]
  wire             _nodeOut_c_valid_T = _wb_io_release_valid | _prober_io_rep_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31]
  reg              state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire             muxState_0 = idle ? _wb_io_release_valid : state_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25]
  wire             muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             nodeOut_c_valid = idle ? _nodeOut_c_valid_T : state_0 & _wb_io_release_valid | state_1 & _prober_io_rep_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [127:0]     s2_data_word_prebypass_0 = s2_data_muxed_0 >> {121'h0, s2_req_0_addr[3], 6'h0};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :713:79, :825:63, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [127:0]     s2_data_word_prebypass_1 = ((s2_tag_match_way_1[0] ? _data_io_resp_1_0 : 128'h0) | (s2_tag_match_way_1[1] ? _data_io_resp_1_1 : 128'h0) | (s2_tag_match_way_1[2] ? _data_io_resp_1_2 : 128'h0) | (s2_tag_match_way_1[3] ? _data_io_resp_1_3 : 128'h0) | (s2_tag_match_way_1[4] ? _data_io_resp_1_4 : 128'h0) | (s2_tag_match_way_1[5] ? _data_io_resp_1_5 : 128'h0) | (s2_tag_match_way_1[6] ? _data_io_resp_1_6 : 128'h0) | (s2_tag_match_way_1[7] ? _data_io_resp_1_7 : 128'h0)) >> {121'h0, s2_req_1_addr[3], 6'h0};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20, :632:25, :643:33, :713:79, :825:63, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire             cache_resp_0_valid = s2_valid_REG & s2_send_resp_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :733:{70,85}, :835:48]
  wire [31:0]      cache_resp_0_bits_data_zeroed = s2_req_0_addr[2] ? size_dat_padded[63:32] : size_dat_padded[31:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :891:27, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [15:0]      cache_resp_0_bits_data_zeroed_1 = s2_req_0_addr[1] ? cache_resp_0_bits_data_zeroed[31:16] : cache_resp_0_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [7:0]       cache_resp_0_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_0_addr[0] ? cache_resp_0_bits_data_zeroed_1[15:8] : cache_resp_0_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :664:47, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}, :44:23]
  wire             cache_resp_1_valid = s2_valid_REG_1 & s2_send_resp_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :733:{70,85}, :835:48]
  wire [31:0]      cache_resp_1_bits_data_zeroed = s2_req_1_addr[2] ? s2_data_word_1[63:32] : s2_data_word_1[31:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :891:27, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [15:0]      cache_resp_1_bits_data_zeroed_1 = s2_req_1_addr[1] ? cache_resp_1_bits_data_zeroed[31:16] : cache_resp_1_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [7:0]       cache_resp_1_bits_data_zeroed_2 = s2_req_1_addr[0] ? cache_resp_1_bits_data_zeroed_1[15:8] : cache_resp_1_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire             resp_0_bits_uop_uses_ldq = cache_resp_0_valid ? s2_req_0_uop_uses_ldq : _mshrs_io_resp_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  wire             uncache_respond_1 = ~cache_resp_1_valid & cache_resp_0_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:835:48, :849:{27,48}]
  wire             resp_1_bits_uop_uses_ldq = uncache_respond_1 ? _mshrs_io_resp_bits_uop_uses_ldq : s2_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  wire             io_lsu_nack_0_valid_0 = s2_valid_REG & s2_send_nack_0 & ~_io_lsu_nack_0_valid_T_1 & _io_lsu_nack_0_valid_T_4 == 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :735:70, :754:48, :862:{41,60}, :863:{29,75}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
  wire             io_lsu_nack_1_valid_0 = s2_valid_REG_1 & s2_send_nack_1 & ~_io_lsu_nack_1_valid_T_1 & _io_lsu_nack_1_valid_T_4 == 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :735:70, :754:48, :862:{41,60}, :863:{29,75}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
  reg  [39:0]      s3_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25]
  reg  [63:0]      s3_req_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25]
  reg              s3_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:871:25]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
    wire _GEN_1 = s2_type != 3'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, :866:46]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
      if (~reset & (_wb_fire_T ^ _wb_fire_T_1)) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:{9,33}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
          $error("Assertion failed\n    at dcache.scala:548 assert(!(wb.io.meta_read.fire ^ wb.io.data_req.fire))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9]
      end
      if (~reset & io_lsu_s1_kill_0 & ~REG & ~REG_1) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :611:{11,32,35,43,61,64,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
          $error("Assertion failed\n    at dcache.scala:611 assert(!(io.lsu.s1_kill(w) && !RegNext(io.lsu.req.fire) && !RegNext(io.lsu.req.bits(w).valid)))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
      end
      if (~reset & io_lsu_s1_kill_1 & ~REG_2 & ~REG_3) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :611:{11,32,35,43,61,64,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
          $error("Assertion failed\n    at dcache.scala:611 assert(!(io.lsu.s1_kill(w) && !RegNext(io.lsu.req.fire) && !RegNext(io.lsu.req.bits(w).valid)))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:11]
      end
      if (~reset & ~(|s2_type) & ~s2_hit_0) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :633:25, :649:141, :651:{9,33,36}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:651:9]
          $error("Assertion failed: Replays should always hit\n    at dcache.scala:651 assert(!(s2_type === t_replay && !s2_hit(0)), \"Replays should always hit\")\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:651:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:651:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:651:9]
      end
      if (~reset & _s2_hit_T_15 & ~s2_hit_0) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :649:141, :651:36, :652:{9,29}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:652:9]
          $error("Assertion failed: Writeback should always see data hit\n    at dcache.scala:652 assert(!(s2_type === t_wb && !s2_hit(0)), \"Writeback should always see data hit\")\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:652:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:652:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:652:9]
      end
      if (~reset & debug_sc_fail_cnt > 8'h63) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :548:9, :658:35, :703:{9,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:703:9]
          $error("Assertion failed: L1DCache failed too many SCs in a row\n    at dcache.scala:703 assert(debug_sc_fail_cnt < 100.U, \"L1DCache failed too many SCs in a row\")\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:703:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:703:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:703:9]
      end
      if (~reset & s2_send_resp_0 & s2_send_nack_0) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :733:{70,85}, :735:70, :737:{11,30}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
          $error("Assertion failed\n    at dcache.scala:737 assert(!(s2_send_resp(w) && s2_send_nack(w)))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
      end
      if (~reset & s2_send_resp_1 & s2_send_nack_1) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :733:{70,85}, :735:70, :737:{11,30}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
          $error("Assertion failed\n    at dcache.scala:737 assert(!(s2_send_resp(w) && s2_send_nack(w)))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:737:11]
      end
      if (~reset & mshrs_io_req_0_valid & ~(|s2_type)) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :633:25, :746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77, :758:{11,36}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
          $error("Assertion failed: Replays should not need to go back into MSHRs\n    at dcache.scala:758 assert(!(mshrs.io.req(w).valid && s2_type === t_replay), \"Replays should not need to go back into MSHRs\")\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
      end
      if (~reset & mshrs_io_req_1_valid & ~(|s2_type)) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :633:25, :746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77, :758:{11,36}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
          $error("Assertion failed: Replays should not need to go back into MSHRs\n    at dcache.scala:758 assert(!(mshrs.io.req(w).valid && s2_type === t_replay), \"Replays should not need to go back into MSHRs\")\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:758:11]
      end
      if (~reset & ~(~_wb_io_release_valid | ~winner_1)) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :548:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_c_valid_T | _wb_io_release_valid | winner_1)) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :548:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36,54}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
      if (~reset & io_lsu_nack_0_valid_0 & _GEN_1) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :862:{41,60}, :863:75, :866:{11,35,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
          $error("Assertion failed\n    at dcache.scala:866 assert(!(io.lsu.nack(w).valid && s2_type =/= t_lsu))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
      end
      if (~reset & io_lsu_nack_1_valid_0 & _GEN_1) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :862:{41,60}, :863:75, :866:{11,35,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
          $error("Assertion failed\n    at dcache.scala:866 assert(!(io.lsu.nack(w).valid && s2_type =/= t_lsu))\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:866:11]
      end
      if (~reset & _s2_nack_victim_T_2 & (_mshrs_io_req_1_valid_T_50 | _mshrs_io_req_1_valid_T_51 | _mshrs_io_req_1_valid_T_53 | _mshrs_io_req_1_valid_T_55 | _mshrs_io_req_1_valid_T_56 | _mshrs_io_req_1_valid_T_57 | _mshrs_io_req_1_valid_T_58 | _mshrs_io_req_1_valid_T_62 | _mshrs_io_req_1_valid_T_63 | _mshrs_io_req_1_valid_T_64 | _mshrs_io_req_1_valid_T_65 | _mshrs_io_req_1_valid_T_66) & ~s2_sc_fail & ~s2_send_nack_1) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:548:9, :666:26, :724:50, :735:70, :872:26, :874:{11,39,73}, :875:{38,41}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:874:11]
          $error("Assertion failed: Store must go through 0th pipe in L1D\n    at dcache.scala:874 assert(!(s2_valid(w) && s2_hit(w) && isWrite(s2_req(w).uop.mem_cmd) &&\n");	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:874:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:874:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:874:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [39:0]      s4_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:880:25]
  reg  [63:0]      s4_req_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:880:25]
  reg              s4_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:881:25]
  reg  [39:0]      s5_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:882:25]
  reg  [63:0]      s5_req_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:882:25]
  reg              s5_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:883:25]
  assign size_dat_padded = s3_valid & s2_req_0_addr[39:3] == s3_req_addr[39:3] ? s3_req_data : s4_valid & s2_req_0_addr[39:3] == s4_req_addr[39:3] ? s4_req_data : s5_valid & s2_req_0_addr[39:3] == s5_req_addr[39:3] ? s5_req_data : s2_data_word_prebypass_0[63:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :825:63, :870:25, :871:25, :880:25, :881:25, :882:25, :883:25, :885:{42,62,78,95}, :886:{42,78,95}, :887:{42,78,95}, :891:27, :892:27, :893:27]
  assign s2_data_word_1 = s3_valid & s2_req_1_addr[39:3] == s3_req_addr[39:3] ? s3_req_data : s4_valid & s2_req_1_addr[39:3] == s4_req_addr[39:3] ? s4_req_data : s5_valid & s2_req_1_addr[39:3] == s5_req_addr[39:3] ? s5_req_data : s2_data_word_prebypass_1[63:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :825:63, :870:25, :871:25, :880:25, :881:25, :882:25, :883:25, :885:{42,62,78,95}, :886:{42,78,95}, :887:{42,78,95}, :891:27, :892:27, :893:27]
  wire [1:0]       _amoalu_io_mask_T = {s2_req_0_addr[0] | (|s2_req_0_uop_mem_size), ~(s2_req_0_addr[0])};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{42,53}, :21:22, :22:16, :42:29]
  wire [3:0]       _amoalu_io_mask_T_1 = {(s2_req_0_addr[1] ? _amoalu_io_mask_T : 2'h0) | {2{s2_req_0_uop_mem_size[1]}}, s2_req_0_addr[1] ? 2'h0 : _amoalu_io_mask_T};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,42,47,53}, :21:22, :22:16, :42:29]
  reg  [7:0]       s3_way;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:904:25]
  wire             _GEN_2 = s2_req_0_addr == debug_sc_fail_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :657:35, :690:26]
  wire             wb_fire = _wb_fire_T & _wb_fire_T_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:531:38, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             prober_fire = _metaReadArb_io_in_1_ready & _prober_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22, :445:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             prefetch_fire = _metaReadArb_io_in_5_ready & _mshrs_io_prefetch_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :445:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _s1_valid_T_19 = io_lsu_req_ready_0 & io_lsu_req_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:480:50, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _s0_send_resp_or_nack_T_1 = _metaReadArb_io_in_0_ready & _mshrs_io_replay_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :445:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _s0_type_T_1 = _metaReadArb_io_in_3_ready & _mshrs_io_meta_read_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :445:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_3 = wb_fire | prober_fire;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:531:38, :583:21, :584:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_4 = _GEN_3 | prefetch_fire | _s0_type_T_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:583:21, :584:21, :585:21, :586:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [19:0]      s0_req_0_uop_br_mask = _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_br_mask : _GEN_4 ? 20'h0 : _mshrs_io_replay_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s0_req_0_uop_uses_ldq = _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_uses_ldq : ~_GEN_4 & _mshrs_io_replay_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s0_req_0_uop_uses_stq = _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_uses_stq : ~_GEN_4 & _mshrs_io_replay_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [19:0]      s0_req_1_uop_br_mask = _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_br_mask : 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s0_req_1_uop_uses_ldq = _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s0_req_1_uop_uses_stq = _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s1_nack_0 = s1_req_0_addr[11:6] == _prober_io_meta_write_bits_idx & ~_prober_io_req_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22, :600:32, :613:{43,59,93,96}]
  wire             _s1_tag_match_way_T_31 = s1_type == 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32, :625:38]
  wire             _s1_tag_match_way_T_32 = s1_type == 3'h2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32, :626:38]
  wire             _s1_tag_match_way_T_33 = s1_type == 3'h3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32, :627:38]
  wire             _s2_valid_T_23 = s1_type == 3'h4;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32, :639:56]
  wire             s2_lr = _mshrs_io_req_0_valid_T_26 & (~s2_lr_REG | ~(|s2_type));	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:633:25, :663:{47,51,59,72}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_5 = s2_valid_REG & (_mshrs_io_req_1_valid_T_10 & s2_hit_0 & ~s2_nack_0 | ~(|s2_type) & s2_req_0_uop_mem_cmd != 5'h5);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :633:25, :635:26, :649:141, :668:{21,34,44,57,60,73}, :669:{44,69}, :732:131, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
    s1_req_0_uop_uopc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_uopc : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_inst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_inst : _GEN_4 ? 32'h0 : _mshrs_io_replay_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_debug_inst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_debug_inst : _GEN_4 ? 32'h0 : _mshrs_io_replay_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_rvc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_rvc : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_debug_pc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_debug_pc : _GEN_4 ? 40'h0 : _mshrs_io_replay_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_iq_type <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_iq_type : _GEN_4 ? 3'h0 : _mshrs_io_replay_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_fu_code <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_fu_code : _GEN_4 ? 10'h0 : _mshrs_io_replay_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_br_type <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_br_type : _GEN_4 ? 4'h0 : _mshrs_io_replay_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_op1_sel <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_op1_sel : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_op2_sel <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_op2_sel : _GEN_4 ? 3'h0 : _mshrs_io_replay_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_imm_sel <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_imm_sel : _GEN_4 ? 3'h0 : _mshrs_io_replay_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_op_fcn <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_op_fcn : _GEN_4 ? 5'h0 : _mshrs_io_replay_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_fcn_dw <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_fcn_dw : ~_GEN_4 & _mshrs_io_replay_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_csr_cmd <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_csr_cmd : _GEN_4 ? 3'h0 : _mshrs_io_replay_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_is_load <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_is_load : ~_GEN_4 & _mshrs_io_replay_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_is_sta <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_is_sta : ~_GEN_4 & _mshrs_io_replay_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ctrl_is_std <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ctrl_is_std : ~_GEN_4 & _mshrs_io_replay_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_iw_state <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_iw_state : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_iw_p1_poisoned <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_iw_p1_poisoned : ~_GEN_4 & _mshrs_io_replay_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_iw_p2_poisoned <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_iw_p2_poisoned : ~_GEN_4 & _mshrs_io_replay_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_br <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_br : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_jalr <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_jalr : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_jal <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_jal : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_sfb <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_sfb : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_br_mask <= s0_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    s1_req_0_uop_br_tag <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_br_tag : _GEN_4 ? 5'h0 : _mshrs_io_replay_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ftq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ftq_idx : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_edge_inst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_edge_inst : ~_GEN_4 & _mshrs_io_replay_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_pc_lob <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_pc_lob : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_taken <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_taken : ~_GEN_4 & _mshrs_io_replay_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_imm_packed <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_imm_packed : _GEN_4 ? 20'h0 : _mshrs_io_replay_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_csr_addr <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_csr_addr : _GEN_4 ? 12'h0 : _mshrs_io_replay_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_rob_idx <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_rob_idx : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ldq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ldq_idx : _GEN_4 ? 5'h0 : _mshrs_io_replay_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_stq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_stq_idx : _GEN_4 ? 5'h0 : _mshrs_io_replay_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_rxq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_rxq_idx : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_pdst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_pdst : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs1 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs1 : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs2 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs2 : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs3 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs3 : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ppred <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ppred : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs1_busy <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs1_busy : ~_GEN_4 & _mshrs_io_replay_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs2_busy <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs2_busy : ~_GEN_4 & _mshrs_io_replay_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_prs3_busy <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_prs3_busy : ~_GEN_4 & _mshrs_io_replay_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ppred_busy <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ppred_busy : ~_GEN_4 & _mshrs_io_replay_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_stale_pdst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_stale_pdst : _GEN_4 ? 7'h0 : _mshrs_io_replay_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_exception <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_exception : ~_GEN_4 & _mshrs_io_replay_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_exc_cause <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_exc_cause : _GEN_4 ? 64'h0 : _mshrs_io_replay_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_bypassable <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_bypassable : ~_GEN_4 & _mshrs_io_replay_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_mem_cmd <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_mem_cmd : _GEN_3 ? 5'h0 : prefetch_fire ? _mshrs_io_prefetch_bits_uop_mem_cmd : _s0_type_T_1 ? 5'h0 : _mshrs_io_replay_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_mem_size <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_mem_size : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_mem_signed <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_mem_signed : ~_GEN_4 & _mshrs_io_replay_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_fence <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_fence : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_fencei <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_fencei : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_amo <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_amo : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_uses_ldq <= s0_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32]
    s1_req_0_uop_uses_stq <= s0_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32]
    s1_req_0_uop_is_sys_pc2epc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_sys_pc2epc : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_is_unique <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_is_unique : ~_GEN_4 & _mshrs_io_replay_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_flush_on_commit <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_flush_on_commit : ~_GEN_4 & _mshrs_io_replay_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ldst_is_rs1 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ldst_is_rs1 : ~_GEN_4 & _mshrs_io_replay_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ldst <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ldst : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_lrs1 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_lrs1 : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_lrs2 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_lrs2 : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_lrs3 <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_lrs3 : _GEN_4 ? 6'h0 : _mshrs_io_replay_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_ldst_val <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_ldst_val : ~_GEN_4 & _mshrs_io_replay_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_dst_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_dst_rtype : _GEN_4 ? 2'h2 : _mshrs_io_replay_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_lrs1_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_lrs1_rtype : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_lrs2_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_lrs2_rtype : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_frs3_en <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_frs3_en : ~_GEN_4 & _mshrs_io_replay_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_fp_val <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_fp_val : ~_GEN_4 & _mshrs_io_replay_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_fp_single <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_fp_single : ~_GEN_4 & _mshrs_io_replay_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_xcpt_pf_if <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_xcpt_pf_if : ~_GEN_4 & _mshrs_io_replay_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_xcpt_ae_if <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_xcpt_ae_if : ~_GEN_4 & _mshrs_io_replay_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_xcpt_ma_if <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_xcpt_ma_if : ~_GEN_4 & _mshrs_io_replay_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_bp_debug_if <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_bp_debug_if : ~_GEN_4 & _mshrs_io_replay_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_bp_xcpt_if <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_bp_xcpt_if : ~_GEN_4 & _mshrs_io_replay_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_debug_fsrc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_debug_fsrc : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_uop_debug_tsrc <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_uop_debug_tsrc : _GEN_4 ? 2'h0 : _mshrs_io_replay_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_addr <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_addr : wb_fire ? {8'h0, _wb_io_meta_read_bits_tag, _wb_io_data_req_bits_addr} : prober_fire ? {8'h0, _prober_io_meta_read_bits_tag, _prober_io_meta_read_bits_idx, 6'h0} : prefetch_fire ? _mshrs_io_prefetch_bits_addr : _s0_type_T_1 ? {8'h0, _mshrs_io_meta_read_bits_tag, _mshrs_io_meta_read_bits_idx, 6'h0} : _mshrs_io_replay_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, :432:22, :433:21, :520:29, :531:38, :535:22, :556:26, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_data <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_data : _GEN_4 ? 64'h0 : _mshrs_io_replay_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_0_is_hella <= _s1_valid_T_19 ? io_lsu_req_bits_0_bits_is_hella : ~_GEN_4 & _mshrs_io_replay_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :582:21, :583:21, :584:21, :585:21, :586:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_uopc <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_uopc : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_inst <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_inst : 32'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_debug_inst <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_debug_inst : 32'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_rvc <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_debug_pc <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_debug_pc : 40'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_iq_type <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_iq_type : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_fu_code <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_fu_code : 10'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_br_type <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_br_type : 4'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_op1_sel <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_op1_sel : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_op2_sel <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_op2_sel : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_imm_sel <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_imm_sel : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_op_fcn <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_op_fcn : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_fcn_dw <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_csr_cmd <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ctrl_csr_cmd : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_is_load <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_is_sta <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ctrl_is_std <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_iw_state <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_iw_state : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_iw_p1_poisoned <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_iw_p2_poisoned <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_br <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_jalr <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_jal <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_sfb <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_br_mask <= s0_req_1_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    s1_req_1_uop_br_tag <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_br_tag : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ftq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ftq_idx : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_edge_inst <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_pc_lob <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_pc_lob : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_taken <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_imm_packed <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_imm_packed : 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_csr_addr <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_csr_addr : 12'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_rob_idx <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_rob_idx : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ldq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ldq_idx : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_stq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_stq_idx : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_rxq_idx <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_rxq_idx : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_pdst <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_pdst : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs1 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_prs1 : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs2 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_prs2 : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs3 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_prs3 : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ppred <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ppred : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs1_busy <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs2_busy <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_prs3_busy <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ppred_busy <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_stale_pdst <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_stale_pdst : 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_exception <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_exc_cause <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_exc_cause : 64'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_bypassable <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_mem_cmd <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_mem_cmd : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_mem_size <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_mem_size : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_mem_signed <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_fence <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_fencei <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_amo <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_uses_ldq <= s0_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32]
    s1_req_1_uop_uses_stq <= s0_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32]
    s1_req_1_uop_is_sys_pc2epc <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_is_unique <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_flush_on_commit <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ldst_is_rs1 <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ldst <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_ldst : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_lrs1 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_lrs1 : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_lrs2 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_lrs2 : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_lrs3 <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_lrs3 : 6'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_ldst_val <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_dst_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_dst_rtype : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_lrs1_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_lrs1_rtype : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_lrs2_rtype <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_lrs2_rtype : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_frs3_en <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_fp_val <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_fp_single <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_xcpt_pf_if <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_xcpt_ae_if <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_xcpt_ma_if <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_bp_debug_if <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_bp_xcpt_if <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_debug_fsrc <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_debug_fsrc : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_uop_debug_tsrc <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_uop_debug_tsrc : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_addr <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_addr : 40'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_data <= _s1_valid_T_19 ? io_lsu_req_bits_1_bits_data : 64'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_req_1_is_hella <= _s1_valid_T_19 & io_lsu_req_bits_1_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:582:21, :600:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    REG <= _s1_valid_T_19;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:43, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    REG_1 <= io_lsu_req_bits_0_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:72]
    REG_2 <= _s1_valid_T_19;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:43, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    REG_3 <= io_lsu_req_bits_1_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:611:72]
    s1_send_resp_or_nack_0 <= _s1_valid_T_19 ? io_lsu_req_bits_0_valid : _s0_send_resp_or_nack_T_1 & (_mshrs_io_replay_bits_uop_mem_cmd == 5'h0 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h10 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h6 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h7 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h4 | _mshrs_io_replay_bits_uop_mem_cmd == 5'h9 | _mshrs_io_replay_bits_uop_mem_cmd == 5'hA | _mshrs_io_replay_bits_uop_mem_cmd == 5'hB | _mshrs_io_replay_bits_uop_mem_cmd == 5'h8 | _mshrs_io_replay_bits_uop_mem_cmd == 5'hC | _mshrs_io_replay_bits_uop_mem_cmd == 5'hD | _mshrs_io_replay_bits_uop_mem_cmd == 5'hE | _mshrs_io_replay_bits_uop_mem_cmd == 5'hF);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :596:33, :597:38, :614:37, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_send_resp_or_nack_1 <= _s1_valid_T_19 & io_lsu_req_bits_1_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:596:33, :614:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_type <= _s1_valid_T_19 ? 3'h4 : wb_fire ? 3'h2 : prober_fire ? 3'h1 : prefetch_fire ? 3'h5 : _s0_type_T_1 ? 3'h3 : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:531:38, :588:21, :589:21, :590:21, :591:21, :592:21, :615:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s1_mshr_meta_read_way_en <= _mshrs_io_meta_read_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :617:41]
    s1_replay_way_en <= _mshrs_io_replay_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :618:41]
    s1_wb_way_en <= _wb_io_data_req_bits_way_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :619:41]
    s2_req_0_uop_uopc <= s1_req_0_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_inst <= s1_req_0_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_debug_inst <= s1_req_0_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_rvc <= s1_req_0_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_debug_pc <= s1_req_0_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_iq_type <= s1_req_0_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_fu_code <= s1_req_0_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_br_type <= s1_req_0_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_op1_sel <= s1_req_0_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_op2_sel <= s1_req_0_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_imm_sel <= s1_req_0_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_op_fcn <= s1_req_0_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_fcn_dw <= s1_req_0_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_csr_cmd <= s1_req_0_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_is_load <= s1_req_0_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_is_sta <= s1_req_0_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ctrl_is_std <= s1_req_0_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_iw_state <= s1_req_0_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_iw_p1_poisoned <= s1_req_0_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_iw_p2_poisoned <= s1_req_0_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_br <= s1_req_0_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_jalr <= s1_req_0_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_jal <= s1_req_0_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_sfb <= s1_req_0_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_br_mask <= s1_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    s2_req_0_uop_br_tag <= s1_req_0_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ftq_idx <= s1_req_0_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_edge_inst <= s1_req_0_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_pc_lob <= s1_req_0_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_taken <= s1_req_0_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_imm_packed <= s1_req_0_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_csr_addr <= s1_req_0_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_rob_idx <= s1_req_0_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ldq_idx <= s1_req_0_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_stq_idx <= s1_req_0_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_rxq_idx <= s1_req_0_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_pdst <= s1_req_0_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs1 <= s1_req_0_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs2 <= s1_req_0_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs3 <= s1_req_0_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ppred <= s1_req_0_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs1_busy <= s1_req_0_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs2_busy <= s1_req_0_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_prs3_busy <= s1_req_0_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ppred_busy <= s1_req_0_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_stale_pdst <= s1_req_0_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_exception <= s1_req_0_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_exc_cause <= s1_req_0_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_bypassable <= s1_req_0_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_mem_cmd <= s1_req_0_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_mem_size <= s1_req_0_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_mem_signed <= s1_req_0_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_fence <= s1_req_0_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_fencei <= s1_req_0_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_amo <= s1_req_0_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_uses_ldq <= s1_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_uses_stq <= s1_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_sys_pc2epc <= s1_req_0_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_is_unique <= s1_req_0_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_flush_on_commit <= s1_req_0_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ldst_is_rs1 <= s1_req_0_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ldst <= s1_req_0_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_lrs1 <= s1_req_0_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_lrs2 <= s1_req_0_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_lrs3 <= s1_req_0_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_ldst_val <= s1_req_0_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_dst_rtype <= s1_req_0_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_lrs1_rtype <= s1_req_0_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_lrs2_rtype <= s1_req_0_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_frs3_en <= s1_req_0_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_fp_val <= s1_req_0_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_fp_single <= s1_req_0_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_xcpt_pf_if <= s1_req_0_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_xcpt_ae_if <= s1_req_0_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_xcpt_ma_if <= s1_req_0_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_bp_debug_if <= s1_req_0_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_bp_xcpt_if <= s1_req_0_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_debug_fsrc <= s1_req_0_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_uop_debug_tsrc <= s1_req_0_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_addr <= s1_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_data <= s1_req_0_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_0_is_hella <= s1_req_0_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_uopc <= s1_req_1_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_inst <= s1_req_1_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_debug_inst <= s1_req_1_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_rvc <= s1_req_1_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_debug_pc <= s1_req_1_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_iq_type <= s1_req_1_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_fu_code <= s1_req_1_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_br_type <= s1_req_1_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_op1_sel <= s1_req_1_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_op2_sel <= s1_req_1_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_imm_sel <= s1_req_1_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_op_fcn <= s1_req_1_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_fcn_dw <= s1_req_1_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_csr_cmd <= s1_req_1_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_is_load <= s1_req_1_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_is_sta <= s1_req_1_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ctrl_is_std <= s1_req_1_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_iw_state <= s1_req_1_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_iw_p1_poisoned <= s1_req_1_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_iw_p2_poisoned <= s1_req_1_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_br <= s1_req_1_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_jalr <= s1_req_1_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_jal <= s1_req_1_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_sfb <= s1_req_1_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_br_mask <= s1_req_1_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    s2_req_1_uop_br_tag <= s1_req_1_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ftq_idx <= s1_req_1_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_edge_inst <= s1_req_1_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_pc_lob <= s1_req_1_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_taken <= s1_req_1_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_imm_packed <= s1_req_1_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_csr_addr <= s1_req_1_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_rob_idx <= s1_req_1_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ldq_idx <= s1_req_1_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_stq_idx <= s1_req_1_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_rxq_idx <= s1_req_1_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_pdst <= s1_req_1_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs1 <= s1_req_1_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs2 <= s1_req_1_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs3 <= s1_req_1_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ppred <= s1_req_1_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs1_busy <= s1_req_1_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs2_busy <= s1_req_1_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_prs3_busy <= s1_req_1_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ppred_busy <= s1_req_1_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_stale_pdst <= s1_req_1_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_exception <= s1_req_1_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_exc_cause <= s1_req_1_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_bypassable <= s1_req_1_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_mem_cmd <= s1_req_1_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_mem_size <= s1_req_1_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_mem_signed <= s1_req_1_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_fence <= s1_req_1_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_fencei <= s1_req_1_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_amo <= s1_req_1_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_uses_ldq <= s1_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_uses_stq <= s1_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_sys_pc2epc <= s1_req_1_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_is_unique <= s1_req_1_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_flush_on_commit <= s1_req_1_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ldst_is_rs1 <= s1_req_1_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ldst <= s1_req_1_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_lrs1 <= s1_req_1_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_lrs2 <= s1_req_1_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_lrs3 <= s1_req_1_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_ldst_val <= s1_req_1_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_dst_rtype <= s1_req_1_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_lrs1_rtype <= s1_req_1_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_lrs2_rtype <= s1_req_1_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_frs3_en <= s1_req_1_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_fp_val <= s1_req_1_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_fp_single <= s1_req_1_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_xcpt_pf_if <= s1_req_1_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_xcpt_ae_if <= s1_req_1_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_xcpt_ma_if <= s1_req_1_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_bp_debug_if <= s1_req_1_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_bp_xcpt_if <= s1_req_1_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_debug_fsrc <= s1_req_1_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_uop_debug_tsrc <= s1_req_1_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_addr <= s1_req_1_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_data <= s1_req_1_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_req_1_is_hella <= s1_req_1_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :632:25]
    s2_type <= s1_type;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:615:32, :633:25]
    s2_valid_REG <= s1_valid_REG & ~io_lsu_s1_kill_0 & (io_lsu_brupdate_b1_mispredict_mask & s1_req_0_uop_br_mask) == 20'h0 & ~(io_lsu_exception & s1_req_0_uop_uses_ldq) & ~(s2_store_failed & _s2_valid_T_23 & s1_req_0_uop_uses_stq);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :605:25, :635:{26,39}, :636:{26,45}, :637:76, :638:{26,45,72}, :639:{26,44,56,67}, :742:{34,48,67}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
    s2_valid_REG_1 <= s1_valid_REG_1 & ~io_lsu_s1_kill_1 & (io_lsu_brupdate_b1_mispredict_mask & s1_req_1_uop_br_mask) == 20'h0 & ~(io_lsu_exception & s1_req_1_uop_uses_ldq) & ~(s2_store_failed & _s2_valid_T_23 & s1_req_1_uop_uses_stq);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:600:32, :605:25, :635:{26,39}, :636:{26,45}, :637:76, :638:{26,45,72}, :639:{26,44,56,67}, :742:{34,48,67}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
    s2_tag_match_way_0 <= _s1_tag_match_way_T_31 ? s1_replay_way_en : _s1_tag_match_way_T_32 ? s1_wb_way_en : _s1_tag_match_way_T_33 ? s1_mshr_meta_read_way_en : {{8'h0, _meta_0_io_resp_7_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_7_coh_state), {8'h0, _meta_0_io_resp_6_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_6_coh_state), {8'h0, _meta_0_io_resp_5_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_5_coh_state), {8'h0, _meta_0_io_resp_4_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_4_coh_state), {8'h0, _meta_0_io_resp_3_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_3_coh_state), {8'h0, _meta_0_io_resp_2_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_2_coh_state), {8'h0, _meta_0_io_resp_1_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_1_coh_state), {8'h0, _meta_0_io_resp_0_tag} == s1_req_0_addr[39:12] & (|_meta_0_io_resp_0_coh_state)};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :442:41, :600:32, :617:41, :618:41, :619:41, :623:{79,95}, :625:{29,38}, :626:{29,38}, :627:{29,38}, :628:{67,104}, :643:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45]
    s2_tag_match_way_1 <= _s1_tag_match_way_T_31 ? s1_replay_way_en : _s1_tag_match_way_T_32 ? s1_wb_way_en : _s1_tag_match_way_T_33 ? s1_mshr_meta_read_way_en : {{8'h0, _meta_1_io_resp_7_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_7_coh_state), {8'h0, _meta_1_io_resp_6_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_6_coh_state), {8'h0, _meta_1_io_resp_5_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_5_coh_state), {8'h0, _meta_1_io_resp_4_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_4_coh_state), {8'h0, _meta_1_io_resp_3_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_3_coh_state), {8'h0, _meta_1_io_resp_2_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_2_coh_state), {8'h0, _meta_1_io_resp_1_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_1_coh_state), {8'h0, _meta_1_io_resp_0_tag} == s1_req_1_addr[39:12] & (|_meta_1_io_resp_0_coh_state)};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :442:41, :600:32, :617:41, :618:41, :619:41, :623:{79,95}, :625:{29,38}, :626:{29,38}, :627:{29,38}, :628:{67,104}, :643:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45]
    s2_hit_state_REG_state <= _meta_0_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_1_state <= _meta_0_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_2_state <= _meta_0_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_3_state <= _meta_0_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_4_state <= _meta_0_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_5_state <= _meta_0_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_6_state <= _meta_0_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_7_state <= _meta_0_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_8_state <= _meta_1_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_9_state <= _meta_1_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_10_state <= _meta_1_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_11_state <= _meta_1_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_12_state <= _meta_1_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_13_state <= _meta_1_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_14_state <= _meta_1_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_hit_state_REG_15_state <= _meta_1_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :645:93]
    s2_wb_idx_matches_0 <= s1_req_0_addr[11:6] == _wb_io_idx_bits & _wb_io_idx_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :600:32, :613:43, :630:{79,99}, :654:34]
    s2_wb_idx_matches_1 <= s1_req_1_addr[11:6] == _wb_io_idx_bits & _wb_io_idx_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :600:32, :613:43, :630:{79,99}, :654:34]
    if (_GEN_5 & s2_lr)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:662:23, :663:47, :668:21, :669:88, :670:18, :672:17]
      lrsc_addr <= s2_req_0_addr[39:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :662:23, :665:86]
    s2_lr_REG <= s1_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:613:93, :663:59]
    s2_sc_REG <= s1_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:613:93, :664:59]
    s2_replaced_way_en_REG <= {_lfsr_prng_io_out_2, _lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    s2_repl_meta_REG_coh_state <= _meta_0_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_tag <= _meta_0_io_resp_0_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_1_coh_state <= _meta_0_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_1_tag <= _meta_0_io_resp_1_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_2_coh_state <= _meta_0_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_2_tag <= _meta_0_io_resp_2_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_3_coh_state <= _meta_0_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_3_tag <= _meta_0_io_resp_3_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_4_coh_state <= _meta_0_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_4_tag <= _meta_0_io_resp_4_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_5_coh_state <= _meta_0_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_5_tag <= _meta_0_io_resp_5_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_6_coh_state <= _meta_0_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_6_tag <= _meta_0_io_resp_6_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_7_coh_state <= _meta_0_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_7_tag <= _meta_0_io_resp_7_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_8_coh_state <= _meta_1_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_8_tag <= _meta_1_io_resp_0_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_9_coh_state <= _meta_1_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_9_tag <= _meta_1_io_resp_1_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_10_coh_state <= _meta_1_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_10_tag <= _meta_1_io_resp_2_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_11_coh_state <= _meta_1_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_11_tag <= _meta_1_io_resp_3_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_12_coh_state <= _meta_1_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_12_tag <= _meta_1_io_resp_4_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_13_coh_state <= _meta_1_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_13_tag <= _meta_1_io_resp_5_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_14_coh_state <= _meta_1_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_14_tag <= _meta_1_io_resp_6_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_15_coh_state <= _meta_1_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_repl_meta_REG_15_tag <= _meta_1_io_resp_7_tag;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :719:88]
    s2_nack_hit_0 <= s1_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:613:93, :722:31]
    s2_nack_hit_1 <= s1_req_1_addr[11:6] == _prober_io_meta_write_bits_idx & ~_prober_io_req_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22, :600:32, :613:{43,59,93,96}, :722:31]
    s2_send_resp_REG <= s1_send_resp_or_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37, :733:44]
    s2_send_resp_REG_1 <= s1_send_resp_or_nack_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37, :733:44]
    s2_send_nack_REG <= s1_send_resp_or_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37, :735:44]
    s2_send_nack_REG_1 <= s1_send_resp_or_nack_1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:614:37, :735:44]
    mshrs_io_meta_resp_bits_REG_0_coh_state <= _meta_0_io_resp_0_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_1_coh_state <= _meta_0_io_resp_1_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_2_coh_state <= _meta_0_io_resp_2_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_3_coh_state <= _meta_0_io_resp_3_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_4_coh_state <= _meta_0_io_resp_4_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_5_coh_state <= _meta_0_io_resp_5_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_6_coh_state <= _meta_0_io_resp_6_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    mshrs_io_meta_resp_bits_REG_7_coh_state <= _meta_0_io_resp_7_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :773:70]
    s3_req_addr <= s2_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :870:25]
    s3_req_data <= _amoalu_io_out;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, :896:24]
    s3_valid <= _s3_valid_T & (_s3_valid_T_1 | _s3_valid_T_2 | _s3_valid_T_4 | _s3_valid_T_6 | _s3_valid_T_7 | _s3_valid_T_8 | _s3_valid_T_9 | _s3_valid_T_13 | _s3_valid_T_14 | _s3_valid_T_15 | _s3_valid_T_16 | _s3_valid_T_17) & ~s2_sc_fail & ~s2_send_nack_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:666:26, :724:50, :735:70, :871:{25,51,85}, :872:{26,38,41}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
    s4_req_addr <= s3_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, :880:25]
    s4_req_data <= s3_req_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, :880:25]
    s4_valid <= s3_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:871:25, :881:25]
    s5_req_addr <= s4_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:880:25, :882:25]
    s5_req_data <= s4_req_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:880:25, :882:25]
    s5_valid <= s4_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:881:25, :883:25]
    s3_way <= s2_tag_match_way_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :904:25]
    if (reset) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      s1_valid_REG <= 1'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:605:25]
      s1_valid_REG_1 <= 1'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:605:25]
      debug_sc_fail_addr <= 40'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:657:35]
      debug_sc_fail_cnt <= 8'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :658:35]
      lrsc_count <= 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27]
      beatsLeft <= 8'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
    end
    else begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      s1_valid_REG <= (_s1_valid_T_19 ? io_lsu_req_bits_0_valid : _s0_send_resp_or_nack_T_1 | wb_fire | prober_fire | prefetch_fire | _s0_type_T_1) & (io_lsu_brupdate_b1_mispredict_mask & s0_req_0_uop_br_mask) == 20'h0 & ~(io_lsu_exception & s0_req_0_uop_uses_ldq) & ~(s2_store_failed & _s1_valid_T_19 & s0_req_0_uop_uses_stq);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:531:38, :579:21, :580:{43,54,69,86}, :582:21, :605:{25,74}, :606:76, :607:{26,45,74}, :608:{26,44,63}, :742:{34,48,67}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_valid_REG_1 <= _s1_valid_T_19 & io_lsu_req_bits_1_valid & (io_lsu_brupdate_b1_mispredict_mask & s0_req_1_uop_br_mask) == 20'h0 & ~(io_lsu_exception & s0_req_1_uop_uses_ldq) & ~(s2_store_failed & s0_req_1_uop_uses_stq);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:579:21, :582:21, :605:{25,74}, :606:76, :607:{26,45,74}, :608:{26,44,63}, :742:{34,48,67}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (~s2_valid_REG | _GEN_2 | ~s2_sc_fail) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :657:35, :666:26, :689:22, :690:{26,50}, :697:25]
      end
      else	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:657:35, :689:22, :690:50, :697:25]
        debug_sc_fail_addr <= s2_req_0_addr;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :657:35]
      if (s2_valid_REG) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26]
        if (_GEN_2) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:690:26]
          if (s2_sc_fail)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:666:26]
            debug_sc_fail_cnt <= debug_sc_fail_cnt + 8'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :658:35, :692:48]
          else if (s2_sc)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:664:47]
            debug_sc_fail_cnt <= 8'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :658:35]
        end
        else if (s2_sc_fail)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:666:26]
          debug_sc_fail_cnt <= 8'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :658:35]
      end
      if (s2_valid_REG_1 & _mshrs_io_req_1_valid_T_10 & ~s2_hit_1 & ~_s2_hit_T_9 & (|(lrsc_count[6:2])) & lrsc_addr == s2_req_1_addr[39:6] & ~s2_nack_1 | s2_valid_REG & _mshrs_io_req_1_valid_T_10 & ~s2_hit_0 & ~_s2_hit_T & s2_lrsc_addr_match_0 & ~s2_nack_0)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, :635:26, :649:{47,141}, :651:36, :660:27, :661:31, :662:23, :665:{53,66,86}, :668:{34,60}, :669:88, :679:50, :680:50, :681:{7,50}, :682:{7,50}, :683:50, :684:{7,20}, :685:18, :732:131, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        lrsc_count <= 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27]
      else if (_GEN_5) begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:668:21]
        if (|lrsc_count)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27, :667:20]
          lrsc_count <= 7'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27]
        else if (s2_lr)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:663:47]
          lrsc_count <= 7'h4F;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27]
      end
      else if (|lrsc_count)	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27, :667:20]
        lrsc_count <= lrsc_count - 7'h1;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:660:27, :667:54]
      beatsLeft <= idle & auto_out_c_ready ? (_wb_io_release_valid & _wb_io_release_bits_opcode[0] ? 8'h3 : 8'h0) : beatsLeft - {7'h0, auto_out_c_ready & nodeOut_c_valid};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :62:24, :82:69, :85:{23,52}, :96:24, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= _wb_io_release_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:137];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
    initial begin	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
        `INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
        for (logic [7:0] i = 8'h0; i < 8'h8A; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
        end	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
        s1_req_0_uop_uopc = _RANDOM[8'h0][6:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_inst = {_RANDOM[8'h0][31:7], _RANDOM[8'h1][6:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_debug_inst = {_RANDOM[8'h1][31:7], _RANDOM[8'h2][6:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_rvc = _RANDOM[8'h2][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_debug_pc = {_RANDOM[8'h2][31:8], _RANDOM[8'h3][15:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_iq_type = _RANDOM[8'h3][18:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_fu_code = _RANDOM[8'h3][28:19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_br_type = {_RANDOM[8'h3][31:29], _RANDOM[8'h4][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_op1_sel = _RANDOM[8'h4][2:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_op2_sel = _RANDOM[8'h4][5:3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_imm_sel = _RANDOM[8'h4][8:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_op_fcn = _RANDOM[8'h4][13:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_fcn_dw = _RANDOM[8'h4][14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_csr_cmd = _RANDOM[8'h4][17:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_is_load = _RANDOM[8'h4][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_is_sta = _RANDOM[8'h4][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ctrl_is_std = _RANDOM[8'h4][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_iw_state = _RANDOM[8'h4][22:21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_iw_p1_poisoned = _RANDOM[8'h4][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_iw_p2_poisoned = _RANDOM[8'h4][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_br = _RANDOM[8'h4][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_jalr = _RANDOM[8'h4][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_jal = _RANDOM[8'h4][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_sfb = _RANDOM[8'h4][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_br_mask = {_RANDOM[8'h4][31:29], _RANDOM[8'h5][16:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_br_tag = _RANDOM[8'h5][21:17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ftq_idx = _RANDOM[8'h5][27:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_edge_inst = _RANDOM[8'h5][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_pc_lob = {_RANDOM[8'h5][31:29], _RANDOM[8'h6][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_taken = _RANDOM[8'h6][3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_imm_packed = _RANDOM[8'h6][23:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_csr_addr = {_RANDOM[8'h6][31:24], _RANDOM[8'h7][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_rob_idx = _RANDOM[8'h7][10:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ldq_idx = _RANDOM[8'h7][15:11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_stq_idx = _RANDOM[8'h7][20:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_rxq_idx = _RANDOM[8'h7][22:21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_pdst = _RANDOM[8'h7][29:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs1 = {_RANDOM[8'h7][31:30], _RANDOM[8'h8][4:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs2 = _RANDOM[8'h8][11:5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs3 = _RANDOM[8'h8][18:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ppred = _RANDOM[8'h8][24:19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs1_busy = _RANDOM[8'h8][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs2_busy = _RANDOM[8'h8][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_prs3_busy = _RANDOM[8'h8][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ppred_busy = _RANDOM[8'h8][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_stale_pdst = {_RANDOM[8'h8][31:29], _RANDOM[8'h9][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_exception = _RANDOM[8'h9][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_exc_cause = {_RANDOM[8'h9][31:5], _RANDOM[8'hA], _RANDOM[8'hB][4:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_bypassable = _RANDOM[8'hB][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_mem_cmd = _RANDOM[8'hB][10:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_mem_size = _RANDOM[8'hB][12:11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_mem_signed = _RANDOM[8'hB][13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_fence = _RANDOM[8'hB][14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_fencei = _RANDOM[8'hB][15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_amo = _RANDOM[8'hB][16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_uses_ldq = _RANDOM[8'hB][17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_uses_stq = _RANDOM[8'hB][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_sys_pc2epc = _RANDOM[8'hB][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_is_unique = _RANDOM[8'hB][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_flush_on_commit = _RANDOM[8'hB][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ldst_is_rs1 = _RANDOM[8'hB][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ldst = _RANDOM[8'hB][28:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_lrs1 = {_RANDOM[8'hB][31:29], _RANDOM[8'hC][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_lrs2 = _RANDOM[8'hC][8:3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_lrs3 = _RANDOM[8'hC][14:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_ldst_val = _RANDOM[8'hC][15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_dst_rtype = _RANDOM[8'hC][17:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_lrs1_rtype = _RANDOM[8'hC][19:18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_lrs2_rtype = _RANDOM[8'hC][21:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_frs3_en = _RANDOM[8'hC][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_fp_val = _RANDOM[8'hC][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_fp_single = _RANDOM[8'hC][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_xcpt_pf_if = _RANDOM[8'hC][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_xcpt_ae_if = _RANDOM[8'hC][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_xcpt_ma_if = _RANDOM[8'hC][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_bp_debug_if = _RANDOM[8'hC][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_bp_xcpt_if = _RANDOM[8'hC][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_debug_fsrc = _RANDOM[8'hC][31:30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_uop_debug_tsrc = _RANDOM[8'hD][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_addr = {_RANDOM[8'hD][31:2], _RANDOM[8'hE][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_data = {_RANDOM[8'hE][31:10], _RANDOM[8'hF], _RANDOM[8'h10][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_0_is_hella = _RANDOM[8'h10][10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_uopc = _RANDOM[8'h10][17:11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_inst = {_RANDOM[8'h10][31:18], _RANDOM[8'h11][17:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_debug_inst = {_RANDOM[8'h11][31:18], _RANDOM[8'h12][17:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_rvc = _RANDOM[8'h12][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_debug_pc = {_RANDOM[8'h12][31:19], _RANDOM[8'h13][26:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_iq_type = _RANDOM[8'h13][29:27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_fu_code = {_RANDOM[8'h13][31:30], _RANDOM[8'h14][7:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_br_type = _RANDOM[8'h14][11:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_op1_sel = _RANDOM[8'h14][13:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_op2_sel = _RANDOM[8'h14][16:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_imm_sel = _RANDOM[8'h14][19:17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_op_fcn = _RANDOM[8'h14][24:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_fcn_dw = _RANDOM[8'h14][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_csr_cmd = _RANDOM[8'h14][28:26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_is_load = _RANDOM[8'h14][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_is_sta = _RANDOM[8'h14][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ctrl_is_std = _RANDOM[8'h14][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_iw_state = _RANDOM[8'h15][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_iw_p1_poisoned = _RANDOM[8'h15][2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_iw_p2_poisoned = _RANDOM[8'h15][3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_br = _RANDOM[8'h15][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_jalr = _RANDOM[8'h15][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_jal = _RANDOM[8'h15][6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_sfb = _RANDOM[8'h15][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_br_mask = _RANDOM[8'h15][27:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_br_tag = {_RANDOM[8'h15][31:28], _RANDOM[8'h16][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ftq_idx = _RANDOM[8'h16][6:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_edge_inst = _RANDOM[8'h16][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_pc_lob = _RANDOM[8'h16][13:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_taken = _RANDOM[8'h16][14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_imm_packed = {_RANDOM[8'h16][31:15], _RANDOM[8'h17][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_csr_addr = _RANDOM[8'h17][14:3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_rob_idx = _RANDOM[8'h17][21:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ldq_idx = _RANDOM[8'h17][26:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_stq_idx = _RANDOM[8'h17][31:27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_rxq_idx = _RANDOM[8'h18][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_pdst = _RANDOM[8'h18][8:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs1 = _RANDOM[8'h18][15:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs2 = _RANDOM[8'h18][22:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs3 = _RANDOM[8'h18][29:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ppred = {_RANDOM[8'h18][31:30], _RANDOM[8'h19][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs1_busy = _RANDOM[8'h19][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs2_busy = _RANDOM[8'h19][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_prs3_busy = _RANDOM[8'h19][6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ppred_busy = _RANDOM[8'h19][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_stale_pdst = _RANDOM[8'h19][14:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_exception = _RANDOM[8'h19][15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_exc_cause = {_RANDOM[8'h19][31:16], _RANDOM[8'h1A], _RANDOM[8'h1B][15:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_bypassable = _RANDOM[8'h1B][16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_mem_cmd = _RANDOM[8'h1B][21:17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_mem_size = _RANDOM[8'h1B][23:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_mem_signed = _RANDOM[8'h1B][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_fence = _RANDOM[8'h1B][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_fencei = _RANDOM[8'h1B][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_amo = _RANDOM[8'h1B][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_uses_ldq = _RANDOM[8'h1B][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_uses_stq = _RANDOM[8'h1B][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_sys_pc2epc = _RANDOM[8'h1B][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_is_unique = _RANDOM[8'h1B][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_flush_on_commit = _RANDOM[8'h1C][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ldst_is_rs1 = _RANDOM[8'h1C][1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ldst = _RANDOM[8'h1C][7:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_lrs1 = _RANDOM[8'h1C][13:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_lrs2 = _RANDOM[8'h1C][19:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_lrs3 = _RANDOM[8'h1C][25:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_ldst_val = _RANDOM[8'h1C][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_dst_rtype = _RANDOM[8'h1C][28:27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_lrs1_rtype = _RANDOM[8'h1C][30:29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_lrs2_rtype = {_RANDOM[8'h1C][31], _RANDOM[8'h1D][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_frs3_en = _RANDOM[8'h1D][1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_fp_val = _RANDOM[8'h1D][2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_fp_single = _RANDOM[8'h1D][3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_xcpt_pf_if = _RANDOM[8'h1D][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_xcpt_ae_if = _RANDOM[8'h1D][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_xcpt_ma_if = _RANDOM[8'h1D][6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_bp_debug_if = _RANDOM[8'h1D][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_bp_xcpt_if = _RANDOM[8'h1D][8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_debug_fsrc = _RANDOM[8'h1D][10:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_uop_debug_tsrc = _RANDOM[8'h1D][12:11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_addr = {_RANDOM[8'h1D][31:13], _RANDOM[8'h1E][20:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_data = {_RANDOM[8'h1E][31:21], _RANDOM[8'h1F], _RANDOM[8'h20][20:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_req_1_is_hella = _RANDOM[8'h20][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32]
        s1_valid_REG = _RANDOM[8'h20][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :605:25]
        s1_valid_REG_1 = _RANDOM[8'h20][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :605:25]
        REG = _RANDOM[8'h20][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :611:43]
        REG_1 = _RANDOM[8'h20][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :611:72]
        REG_2 = _RANDOM[8'h20][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :611:43]
        REG_3 = _RANDOM[8'h20][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :611:72]
        s1_send_resp_or_nack_0 = _RANDOM[8'h20][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :614:37]
        s1_send_resp_or_nack_1 = _RANDOM[8'h20][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :614:37]
        s1_type = {_RANDOM[8'h20][31:30], _RANDOM[8'h21][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :600:32, :615:32]
        s1_mshr_meta_read_way_en = _RANDOM[8'h21][8:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :615:32, :617:41]
        s1_replay_way_en = _RANDOM[8'h21][16:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :615:32, :618:41]
        s1_wb_way_en = _RANDOM[8'h21][24:17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :615:32, :619:41]
        s2_req_0_uop_uopc = _RANDOM[8'h21][31:25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :615:32, :632:25]
        s2_req_0_uop_inst = _RANDOM[8'h22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_debug_inst = _RANDOM[8'h23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_rvc = _RANDOM[8'h24][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_debug_pc = {_RANDOM[8'h24][31:1], _RANDOM[8'h25][8:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_iq_type = _RANDOM[8'h25][11:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_fu_code = _RANDOM[8'h25][21:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_br_type = _RANDOM[8'h25][25:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_op1_sel = _RANDOM[8'h25][27:26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_op2_sel = _RANDOM[8'h25][30:28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_imm_sel = {_RANDOM[8'h25][31], _RANDOM[8'h26][1:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_op_fcn = _RANDOM[8'h26][6:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_fcn_dw = _RANDOM[8'h26][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_csr_cmd = _RANDOM[8'h26][10:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_is_load = _RANDOM[8'h26][11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_is_sta = _RANDOM[8'h26][12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ctrl_is_std = _RANDOM[8'h26][13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_iw_state = _RANDOM[8'h26][15:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_iw_p1_poisoned = _RANDOM[8'h26][16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_iw_p2_poisoned = _RANDOM[8'h26][17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_br = _RANDOM[8'h26][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_jalr = _RANDOM[8'h26][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_jal = _RANDOM[8'h26][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_sfb = _RANDOM[8'h26][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_br_mask = {_RANDOM[8'h26][31:22], _RANDOM[8'h27][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_br_tag = _RANDOM[8'h27][14:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ftq_idx = _RANDOM[8'h27][20:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_edge_inst = _RANDOM[8'h27][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_pc_lob = _RANDOM[8'h27][27:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_taken = _RANDOM[8'h27][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_imm_packed = {_RANDOM[8'h27][31:29], _RANDOM[8'h28][16:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_csr_addr = _RANDOM[8'h28][28:17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_rob_idx = {_RANDOM[8'h28][31:29], _RANDOM[8'h29][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ldq_idx = _RANDOM[8'h29][8:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_stq_idx = _RANDOM[8'h29][13:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_rxq_idx = _RANDOM[8'h29][15:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_pdst = _RANDOM[8'h29][22:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs1 = _RANDOM[8'h29][29:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs2 = {_RANDOM[8'h29][31:30], _RANDOM[8'h2A][4:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs3 = _RANDOM[8'h2A][11:5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ppred = _RANDOM[8'h2A][17:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs1_busy = _RANDOM[8'h2A][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs2_busy = _RANDOM[8'h2A][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_prs3_busy = _RANDOM[8'h2A][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ppred_busy = _RANDOM[8'h2A][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_stale_pdst = _RANDOM[8'h2A][28:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_exception = _RANDOM[8'h2A][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_exc_cause = {_RANDOM[8'h2A][31:30], _RANDOM[8'h2B], _RANDOM[8'h2C][29:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_bypassable = _RANDOM[8'h2C][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_mem_cmd = {_RANDOM[8'h2C][31], _RANDOM[8'h2D][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_mem_size = _RANDOM[8'h2D][5:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_mem_signed = _RANDOM[8'h2D][6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_fence = _RANDOM[8'h2D][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_fencei = _RANDOM[8'h2D][8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_amo = _RANDOM[8'h2D][9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_uses_ldq = _RANDOM[8'h2D][10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_uses_stq = _RANDOM[8'h2D][11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_sys_pc2epc = _RANDOM[8'h2D][12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_is_unique = _RANDOM[8'h2D][13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_flush_on_commit = _RANDOM[8'h2D][14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ldst_is_rs1 = _RANDOM[8'h2D][15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ldst = _RANDOM[8'h2D][21:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_lrs1 = _RANDOM[8'h2D][27:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_lrs2 = {_RANDOM[8'h2D][31:28], _RANDOM[8'h2E][1:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_lrs3 = _RANDOM[8'h2E][7:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_ldst_val = _RANDOM[8'h2E][8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_dst_rtype = _RANDOM[8'h2E][10:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_lrs1_rtype = _RANDOM[8'h2E][12:11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_lrs2_rtype = _RANDOM[8'h2E][14:13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_frs3_en = _RANDOM[8'h2E][15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_fp_val = _RANDOM[8'h2E][16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_fp_single = _RANDOM[8'h2E][17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_xcpt_pf_if = _RANDOM[8'h2E][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_xcpt_ae_if = _RANDOM[8'h2E][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_xcpt_ma_if = _RANDOM[8'h2E][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_bp_debug_if = _RANDOM[8'h2E][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_bp_xcpt_if = _RANDOM[8'h2E][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_debug_fsrc = _RANDOM[8'h2E][24:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_uop_debug_tsrc = _RANDOM[8'h2E][26:25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_addr = {_RANDOM[8'h2E][31:27], _RANDOM[8'h2F], _RANDOM[8'h30][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_data = {_RANDOM[8'h30][31:3], _RANDOM[8'h31], _RANDOM[8'h32][2:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_0_is_hella = _RANDOM[8'h32][3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_uopc = _RANDOM[8'h32][10:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_inst = {_RANDOM[8'h32][31:11], _RANDOM[8'h33][10:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_debug_inst = {_RANDOM[8'h33][31:11], _RANDOM[8'h34][10:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_rvc = _RANDOM[8'h34][11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_debug_pc = {_RANDOM[8'h34][31:12], _RANDOM[8'h35][19:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_iq_type = _RANDOM[8'h35][22:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_fu_code = {_RANDOM[8'h35][31:23], _RANDOM[8'h36][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_br_type = _RANDOM[8'h36][4:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_op1_sel = _RANDOM[8'h36][6:5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_op2_sel = _RANDOM[8'h36][9:7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_imm_sel = _RANDOM[8'h36][12:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_op_fcn = _RANDOM[8'h36][17:13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_fcn_dw = _RANDOM[8'h36][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_csr_cmd = _RANDOM[8'h36][21:19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_is_load = _RANDOM[8'h36][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_is_sta = _RANDOM[8'h36][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ctrl_is_std = _RANDOM[8'h36][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_iw_state = _RANDOM[8'h36][26:25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_iw_p1_poisoned = _RANDOM[8'h36][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_iw_p2_poisoned = _RANDOM[8'h36][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_br = _RANDOM[8'h36][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_jalr = _RANDOM[8'h36][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_jal = _RANDOM[8'h36][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_sfb = _RANDOM[8'h37][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_br_mask = _RANDOM[8'h37][20:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_br_tag = _RANDOM[8'h37][25:21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ftq_idx = _RANDOM[8'h37][31:26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_edge_inst = _RANDOM[8'h38][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_pc_lob = _RANDOM[8'h38][6:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_taken = _RANDOM[8'h38][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_imm_packed = _RANDOM[8'h38][27:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_csr_addr = {_RANDOM[8'h38][31:28], _RANDOM[8'h39][7:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_rob_idx = _RANDOM[8'h39][14:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ldq_idx = _RANDOM[8'h39][19:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_stq_idx = _RANDOM[8'h39][24:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_rxq_idx = _RANDOM[8'h39][26:25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_pdst = {_RANDOM[8'h39][31:27], _RANDOM[8'h3A][1:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs1 = _RANDOM[8'h3A][8:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs2 = _RANDOM[8'h3A][15:9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs3 = _RANDOM[8'h3A][22:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ppred = _RANDOM[8'h3A][28:23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs1_busy = _RANDOM[8'h3A][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs2_busy = _RANDOM[8'h3A][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_prs3_busy = _RANDOM[8'h3A][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ppred_busy = _RANDOM[8'h3B][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_stale_pdst = _RANDOM[8'h3B][7:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_exception = _RANDOM[8'h3B][8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_exc_cause = {_RANDOM[8'h3B][31:9], _RANDOM[8'h3C], _RANDOM[8'h3D][8:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_bypassable = _RANDOM[8'h3D][9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_mem_cmd = _RANDOM[8'h3D][14:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_mem_size = _RANDOM[8'h3D][16:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_mem_signed = _RANDOM[8'h3D][17];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_fence = _RANDOM[8'h3D][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_fencei = _RANDOM[8'h3D][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_amo = _RANDOM[8'h3D][20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_uses_ldq = _RANDOM[8'h3D][21];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_uses_stq = _RANDOM[8'h3D][22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_sys_pc2epc = _RANDOM[8'h3D][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_is_unique = _RANDOM[8'h3D][24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_flush_on_commit = _RANDOM[8'h3D][25];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ldst_is_rs1 = _RANDOM[8'h3D][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ldst = {_RANDOM[8'h3D][31:27], _RANDOM[8'h3E][0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_lrs1 = _RANDOM[8'h3E][6:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_lrs2 = _RANDOM[8'h3E][12:7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_lrs3 = _RANDOM[8'h3E][18:13];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_ldst_val = _RANDOM[8'h3E][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_dst_rtype = _RANDOM[8'h3E][21:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_lrs1_rtype = _RANDOM[8'h3E][23:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_lrs2_rtype = _RANDOM[8'h3E][25:24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_frs3_en = _RANDOM[8'h3E][26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_fp_val = _RANDOM[8'h3E][27];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_fp_single = _RANDOM[8'h3E][28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_xcpt_pf_if = _RANDOM[8'h3E][29];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_xcpt_ae_if = _RANDOM[8'h3E][30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_xcpt_ma_if = _RANDOM[8'h3E][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_bp_debug_if = _RANDOM[8'h3F][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_bp_xcpt_if = _RANDOM[8'h3F][1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_debug_fsrc = _RANDOM[8'h3F][3:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_uop_debug_tsrc = _RANDOM[8'h3F][5:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_addr = {_RANDOM[8'h3F][31:6], _RANDOM[8'h40][13:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_data = {_RANDOM[8'h40][31:14], _RANDOM[8'h41], _RANDOM[8'h42][13:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_req_1_is_hella = _RANDOM[8'h42][14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
        s2_type = _RANDOM[8'h42][17:15];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :633:25]
        s2_valid_REG = _RANDOM[8'h42][18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :635:26]
        s2_valid_REG_1 = _RANDOM[8'h42][19];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :635:26]
        s2_tag_match_way_0 = _RANDOM[8'h42][27:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :643:33]
        s2_tag_match_way_1 = {_RANDOM[8'h42][31:28], _RANDOM[8'h43][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25, :643:33]
        s2_hit_state_REG_state = _RANDOM[8'h43][5:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_1_state = _RANDOM[8'h43][7:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_2_state = _RANDOM[8'h43][9:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_3_state = _RANDOM[8'h43][11:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_4_state = _RANDOM[8'h43][13:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_5_state = _RANDOM[8'h43][15:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_6_state = _RANDOM[8'h43][17:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_7_state = _RANDOM[8'h43][19:18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_8_state = _RANDOM[8'h43][21:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_9_state = _RANDOM[8'h43][23:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_10_state = _RANDOM[8'h43][25:24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_11_state = _RANDOM[8'h43][27:26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_12_state = _RANDOM[8'h43][29:28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_13_state = _RANDOM[8'h43][31:30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :643:33, :645:93]
        s2_hit_state_REG_14_state = _RANDOM[8'h44][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :645:93]
        s2_hit_state_REG_15_state = _RANDOM[8'h44][3:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :645:93]
        s2_wb_idx_matches_0 = _RANDOM[8'h44][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :645:93, :654:34]
        s2_wb_idx_matches_1 = _RANDOM[8'h44][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :645:93, :654:34]
        debug_sc_fail_addr = {_RANDOM[8'h44][31:6], _RANDOM[8'h45][13:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :645:93, :657:35]
        debug_sc_fail_cnt = _RANDOM[8'h45][21:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :657:35, :658:35]
        lrsc_count = _RANDOM[8'h45][28:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :657:35, :660:27]
        lrsc_addr = {_RANDOM[8'h45][31:29], _RANDOM[8'h46][30:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :657:35, :662:23]
        s2_lr_REG = _RANDOM[8'h46][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :662:23, :663:59]
        s2_sc_REG = _RANDOM[8'h47][0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59]
        s2_replaced_way_en_REG = _RANDOM[8'h47][3:1];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59, :718:44]
        s2_repl_meta_REG_coh_state = _RANDOM[8'h47][5:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59, :719:88]
        s2_repl_meta_REG_tag = _RANDOM[8'h47][25:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59, :719:88]
        s2_repl_meta_REG_1_coh_state = _RANDOM[8'h47][27:26];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59, :719:88]
        s2_repl_meta_REG_1_tag = {_RANDOM[8'h47][31:28], _RANDOM[8'h48][15:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :664:59, :719:88]
        s2_repl_meta_REG_2_coh_state = _RANDOM[8'h48][17:16];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_2_tag = {_RANDOM[8'h48][31:18], _RANDOM[8'h49][5:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_3_coh_state = _RANDOM[8'h49][7:6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_3_tag = _RANDOM[8'h49][27:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_4_coh_state = _RANDOM[8'h49][29:28];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_4_tag = {_RANDOM[8'h49][31:30], _RANDOM[8'h4A][17:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_5_coh_state = _RANDOM[8'h4A][19:18];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_5_tag = {_RANDOM[8'h4A][31:20], _RANDOM[8'h4B][7:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_6_coh_state = _RANDOM[8'h4B][9:8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_6_tag = _RANDOM[8'h4B][29:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_7_coh_state = _RANDOM[8'h4B][31:30];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_7_tag = _RANDOM[8'h4C][19:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_8_coh_state = _RANDOM[8'h4C][21:20];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_8_tag = {_RANDOM[8'h4C][31:22], _RANDOM[8'h4D][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_9_coh_state = _RANDOM[8'h4D][11:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_9_tag = _RANDOM[8'h4D][31:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_10_coh_state = _RANDOM[8'h4E][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_10_tag = _RANDOM[8'h4E][21:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_11_coh_state = _RANDOM[8'h4E][23:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_11_tag = {_RANDOM[8'h4E][31:24], _RANDOM[8'h4F][11:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_12_coh_state = _RANDOM[8'h4F][13:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_12_tag = {_RANDOM[8'h4F][31:14], _RANDOM[8'h50][1:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_13_coh_state = _RANDOM[8'h50][3:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_13_tag = _RANDOM[8'h50][23:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_14_coh_state = _RANDOM[8'h50][25:24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_14_tag = {_RANDOM[8'h50][31:26], _RANDOM[8'h51][13:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_15_coh_state = _RANDOM[8'h51][15:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_repl_meta_REG_15_tag = {_RANDOM[8'h51][31:16], _RANDOM[8'h52][3:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88]
        s2_nack_hit_0 = _RANDOM[8'h52][4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :722:31]
        s2_nack_hit_1 = _RANDOM[8'h52][5];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :722:31]
        s2_send_resp_REG = _RANDOM[8'h52][6];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :733:44]
        s2_send_resp_REG_1 = _RANDOM[8'h52][7];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :733:44]
        s2_send_nack_REG = _RANDOM[8'h52][8];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :735:44]
        s2_send_nack_REG_1 = _RANDOM[8'h52][9];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :735:44]
        mshrs_io_meta_resp_bits_REG_0_coh_state = _RANDOM[8'h52][11:10];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :719:88, :773:70]
        mshrs_io_meta_resp_bits_REG_1_coh_state = _RANDOM[8'h53][1:0];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_2_coh_state = _RANDOM[8'h53][23:22];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_3_coh_state = _RANDOM[8'h54][13:12];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_4_coh_state = _RANDOM[8'h55][3:2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_5_coh_state = _RANDOM[8'h55][25:24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_6_coh_state = _RANDOM[8'h56][15:14];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        mshrs_io_meta_resp_bits_REG_7_coh_state = _RANDOM[8'h57][5:4];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70]
        beatsLeft = {_RANDOM[8'h57][31:26], _RANDOM[8'h58][1:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :773:70, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
        state_0 = _RANDOM[8'h58][2];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :88:26]
        state_1 = _RANDOM[8'h58][3];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :88:26]
        s3_req_addr = {_RANDOM[8'h65][31:22], _RANDOM[8'h66][29:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :870:25]
        s3_req_data = {_RANDOM[8'h66][31:30], _RANDOM[8'h67], _RANDOM[8'h68][29:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :870:25]
        s3_valid = _RANDOM[8'h68][31];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :870:25, :871:25]
        s4_req_addr = {_RANDOM[8'h76][31:2], _RANDOM[8'h77][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :880:25]
        s4_req_data = {_RANDOM[8'h77][31:10], _RANDOM[8'h78], _RANDOM[8'h79][9:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :880:25]
        s4_valid = _RANDOM[8'h79][11];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :880:25, :881:25]
        s5_req_addr = {_RANDOM[8'h86][31:14], _RANDOM[8'h87][21:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :882:25]
        s5_req_data = {_RANDOM[8'h87][31:22], _RANDOM[8'h88], _RANDOM[8'h89][21:0]};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :882:25]
        s5_valid = _RANDOM[8'h89][23];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :882:25, :883:25]
        s3_way = _RANDOM[8'h89][31:24];	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :882:25, :904:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BoomWritebackUnit wb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .clock                       (clock),
    .reset                       (reset),
    .io_req_ready                (_wb_io_req_ready),
    .io_req_valid                (_wbArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_req_bits_tag             (_wbArb_io_out_bits_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_req_bits_idx             (_wbArb_io_out_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_req_bits_param           (_wbArb_io_out_bits_param),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_req_bits_way_en          (_wbArb_io_out_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_req_bits_voluntary       (_wbArb_io_out_bits_voluntary),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_meta_read_ready          (wb_io_data_req_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:542:55]
    .io_meta_read_valid          (_wb_io_meta_read_valid),
    .io_meta_read_bits_idx       (_wb_io_meta_read_bits_idx),
    .io_meta_read_bits_tag       (_wb_io_meta_read_bits_tag),
    .io_resp                     (_wb_io_resp),
    .io_idx_valid                (_wb_io_idx_valid),
    .io_idx_bits                 (_wb_io_idx_bits),
    .io_data_req_ready           (wb_io_data_req_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:542:55]
    .io_data_req_valid           (_wb_io_data_req_valid),
    .io_data_req_bits_way_en     (_wb_io_data_req_bits_way_en),
    .io_data_req_bits_addr       (_wb_io_data_req_bits_addr),
    .io_data_resp                (s2_data_muxed_0),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_mem_grant                (nodeOut_d_ready & auto_out_d_valid & _wb_io_mem_grant_T_1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:789:{30,48}, :791:20, :796:24, :812:42, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_release_ready            (auto_out_c_ready & (idle | state_0)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31]
    .io_release_valid            (_wb_io_release_valid),
    .io_release_bits_opcode      (_wb_io_release_bits_opcode),
    .io_release_bits_param       (_wb_io_release_bits_param),
    .io_release_bits_address     (_wb_io_release_bits_address),
    .io_release_bits_data        (_wb_io_release_bits_data),
    .io_lsu_release_ready        (_lsu_release_arb_io_in_0_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
    .io_lsu_release_valid        (_wb_io_lsu_release_valid),
    .io_lsu_release_bits_address (_wb_io_lsu_release_bits_address)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
  BoomProbeUnit prober (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_ready                      (_prober_io_req_ready),
    .io_req_valid                      (auto_out_b_valid & _nodeOut_b_ready_T),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:661:31, :778:{43,46}]
    .io_req_bits_param                 (auto_out_b_bits_param),
    .io_req_bits_size                  (auto_out_b_bits_size),
    .io_req_bits_source                (auto_out_b_bits_source),
    .io_req_bits_address               (auto_out_b_bits_address),
    .io_rep_ready                      (auto_out_c_ready & (idle ? ~_wb_io_release_valid : state_1)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31]
    .io_rep_valid                      (_prober_io_rep_valid),
    .io_rep_bits_param                 (_prober_io_rep_bits_param),
    .io_rep_bits_size                  (_prober_io_rep_bits_size),
    .io_rep_bits_source                (_prober_io_rep_bits_source),
    .io_rep_bits_address               (_prober_io_rep_bits_address),
    .io_meta_read_ready                (_metaReadArb_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_meta_read_valid                (_prober_io_meta_read_valid),
    .io_meta_read_bits_idx             (_prober_io_meta_read_bits_idx),
    .io_meta_read_bits_tag             (_prober_io_meta_read_bits_tag),
    .io_meta_write_ready               (_metaWriteArb_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_meta_write_valid               (_prober_io_meta_write_valid),
    .io_meta_write_bits_idx            (_prober_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_prober_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_prober_io_meta_write_bits_data_tag),
    .io_wb_req_ready                   (_wbArb_io_in_0_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_wb_req_valid                   (_prober_io_wb_req_valid),
    .io_wb_req_bits_tag                (_prober_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_prober_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_prober_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_prober_io_wb_req_bits_way_en),
    .io_way_en                         (s2_tag_match_way_0),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33]
    .io_wb_rdy                         (_prober_io_meta_write_bits_idx != _wb_io_idx_bits | ~_wb_io_idx_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18, :432:22, :785:{59,79,82}]
    .io_mshr_rdy                       (_mshrs_io_probe_rdy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_mshr_wb_rdy                    (_prober_io_mshr_wb_rdy),
    .io_block_state_state              (s2_hit_state_0_state),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_lsu_release_ready              (_lsu_release_arb_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
    .io_lsu_release_valid              (_prober_io_lsu_release_valid),
    .io_lsu_release_bits_address       (_prober_io_lsu_release_bits_address),
    .io_state_valid                    (_prober_io_state_valid),
    .io_state_bits                     (_prober_io_state_bits)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
  BoomMSHRFile mshrs (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .clock                              (clock),
    .reset                              (reset),
    .io_req_0_ready                     (_mshrs_io_req_0_ready),
    .io_req_0_valid                     (mshrs_io_req_0_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77]
    .io_req_0_bits_uop_uopc             (s2_req_0_uop_uopc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_inst             (s2_req_0_uop_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_debug_inst       (s2_req_0_uop_debug_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_rvc           (s2_req_0_uop_is_rvc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_debug_pc         (s2_req_0_uop_debug_pc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_iq_type          (s2_req_0_uop_iq_type),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_fu_code          (s2_req_0_uop_fu_code),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_br_type     (s2_req_0_uop_ctrl_br_type),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_op1_sel     (s2_req_0_uop_ctrl_op1_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_op2_sel     (s2_req_0_uop_ctrl_op2_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_imm_sel     (s2_req_0_uop_ctrl_imm_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_op_fcn      (s2_req_0_uop_ctrl_op_fcn),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_fcn_dw      (s2_req_0_uop_ctrl_fcn_dw),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_csr_cmd     (s2_req_0_uop_ctrl_csr_cmd),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_is_load     (s2_req_0_uop_ctrl_is_load),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_is_sta      (s2_req_0_uop_ctrl_is_sta),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ctrl_is_std      (s2_req_0_uop_ctrl_is_std),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_iw_state         (s2_req_0_uop_iw_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_iw_p1_poisoned   (s2_req_0_uop_iw_p1_poisoned),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_iw_p2_poisoned   (s2_req_0_uop_iw_p2_poisoned),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_br            (s2_req_0_uop_is_br),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_jalr          (s2_req_0_uop_is_jalr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_jal           (s2_req_0_uop_is_jal),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_sfb           (s2_req_0_uop_is_sfb),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_br_mask          (s2_req_0_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    .io_req_0_bits_uop_br_tag           (s2_req_0_uop_br_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ftq_idx          (s2_req_0_uop_ftq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_edge_inst        (s2_req_0_uop_edge_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_pc_lob           (s2_req_0_uop_pc_lob),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_taken            (s2_req_0_uop_taken),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_imm_packed       (s2_req_0_uop_imm_packed),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_csr_addr         (s2_req_0_uop_csr_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_rob_idx          (s2_req_0_uop_rob_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ldq_idx          (s2_req_0_uop_ldq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_stq_idx          (s2_req_0_uop_stq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_rxq_idx          (s2_req_0_uop_rxq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_pdst             (s2_req_0_uop_pdst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs1             (s2_req_0_uop_prs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs2             (s2_req_0_uop_prs2),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs3             (s2_req_0_uop_prs3),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ppred            (s2_req_0_uop_ppred),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs1_busy        (s2_req_0_uop_prs1_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs2_busy        (s2_req_0_uop_prs2_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_prs3_busy        (s2_req_0_uop_prs3_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ppred_busy       (s2_req_0_uop_ppred_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_stale_pdst       (s2_req_0_uop_stale_pdst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_exception        (s2_req_0_uop_exception),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_exc_cause        (s2_req_0_uop_exc_cause),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_bypassable       (s2_req_0_uop_bypassable),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_mem_cmd          (s2_req_0_uop_mem_cmd),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_mem_size         (s2_req_0_uop_mem_size),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_mem_signed       (s2_req_0_uop_mem_signed),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_fence         (s2_req_0_uop_is_fence),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_fencei        (s2_req_0_uop_is_fencei),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_amo           (s2_req_0_uop_is_amo),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_uses_ldq         (s2_req_0_uop_uses_ldq),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_uses_stq         (s2_req_0_uop_uses_stq),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_sys_pc2epc    (s2_req_0_uop_is_sys_pc2epc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_is_unique        (s2_req_0_uop_is_unique),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_flush_on_commit  (s2_req_0_uop_flush_on_commit),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ldst_is_rs1      (s2_req_0_uop_ldst_is_rs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ldst             (s2_req_0_uop_ldst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_lrs1             (s2_req_0_uop_lrs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_lrs2             (s2_req_0_uop_lrs2),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_lrs3             (s2_req_0_uop_lrs3),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_ldst_val         (s2_req_0_uop_ldst_val),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_dst_rtype        (s2_req_0_uop_dst_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_lrs1_rtype       (s2_req_0_uop_lrs1_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_lrs2_rtype       (s2_req_0_uop_lrs2_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_frs3_en          (s2_req_0_uop_frs3_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_fp_val           (s2_req_0_uop_fp_val),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_fp_single        (s2_req_0_uop_fp_single),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_xcpt_pf_if       (s2_req_0_uop_xcpt_pf_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_xcpt_ae_if       (s2_req_0_uop_xcpt_ae_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_xcpt_ma_if       (s2_req_0_uop_xcpt_ma_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_bp_debug_if      (s2_req_0_uop_bp_debug_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_bp_xcpt_if       (s2_req_0_uop_bp_xcpt_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_debug_fsrc       (s2_req_0_uop_debug_fsrc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_uop_debug_tsrc       (s2_req_0_uop_debug_tsrc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_addr                 (s2_req_0_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_data                 (s2_req_0_data),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_is_hella             (s2_req_0_is_hella),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_0_bits_tag_match            (|s2_tag_match_way_0),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49]
    .io_req_0_bits_old_meta_coh_state   ((|s2_tag_match_way_0) ? s2_hit_state_0_state : (_s2_repl_meta_T_38 ? s2_repl_meta_REG_coh_state : 2'h0) | (_s2_repl_meta_T_39 ? s2_repl_meta_REG_1_coh_state : 2'h0) | (_s2_repl_meta_T_40 ? s2_repl_meta_REG_2_coh_state : 2'h0) | (_s2_repl_meta_T_41 ? s2_repl_meta_REG_3_coh_state : 2'h0) | (_s2_repl_meta_T_42 ? s2_repl_meta_REG_4_coh_state : 2'h0) | (_s2_repl_meta_T_43 ? s2_repl_meta_REG_5_coh_state : 2'h0) | (_s2_repl_meta_T_44 ? s2_repl_meta_REG_6_coh_state : 2'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_7_coh_state : 2'h0)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :718:44, :719:88, :764:44, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_0_bits_old_meta_tag         ((_s2_repl_meta_T_38 ? s2_repl_meta_REG_tag : 20'h0) | (_s2_repl_meta_T_39 ? s2_repl_meta_REG_1_tag : 20'h0) | (_s2_repl_meta_T_40 ? s2_repl_meta_REG_2_tag : 20'h0) | (_s2_repl_meta_T_41 ? s2_repl_meta_REG_3_tag : 20'h0) | (_s2_repl_meta_T_42 ? s2_repl_meta_REG_4_tag : 20'h0) | (_s2_repl_meta_T_43 ? s2_repl_meta_REG_5_tag : 20'h0) | (_s2_repl_meta_T_44 ? s2_repl_meta_REG_6_tag : 20'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_7_tag : 20'h0)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, :719:88, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_0_bits_way_en               ((|s2_tag_match_way_0) ? s2_tag_match_way_0 : s2_replaced_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :765:44, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_req_1_ready                     (_mshrs_io_req_1_ready),
    .io_req_1_valid                     (mshrs_io_req_1_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:746:51, :747:51, :748:51, :750:51, :751:51, :752:77, :753:79, :754:77]
    .io_req_1_bits_uop_uopc             (s2_req_1_uop_uopc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_inst             (s2_req_1_uop_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_debug_inst       (s2_req_1_uop_debug_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_rvc           (s2_req_1_uop_is_rvc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_debug_pc         (s2_req_1_uop_debug_pc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_iq_type          (s2_req_1_uop_iq_type),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_fu_code          (s2_req_1_uop_fu_code),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_br_type     (s2_req_1_uop_ctrl_br_type),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_op1_sel     (s2_req_1_uop_ctrl_op1_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_op2_sel     (s2_req_1_uop_ctrl_op2_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_imm_sel     (s2_req_1_uop_ctrl_imm_sel),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_op_fcn      (s2_req_1_uop_ctrl_op_fcn),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_fcn_dw      (s2_req_1_uop_ctrl_fcn_dw),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_csr_cmd     (s2_req_1_uop_ctrl_csr_cmd),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_is_load     (s2_req_1_uop_ctrl_is_load),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_is_sta      (s2_req_1_uop_ctrl_is_sta),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ctrl_is_std      (s2_req_1_uop_ctrl_is_std),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_iw_state         (s2_req_1_uop_iw_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_iw_p1_poisoned   (s2_req_1_uop_iw_p1_poisoned),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_iw_p2_poisoned   (s2_req_1_uop_iw_p2_poisoned),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_br            (s2_req_1_uop_is_br),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_jalr          (s2_req_1_uop_is_jalr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_jal           (s2_req_1_uop_is_jal),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_sfb           (s2_req_1_uop_is_sfb),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_br_mask          (s2_req_1_uop_br_mask & ~io_lsu_brupdate_b1_resolve_mask),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/boom/src/main/scala/v3/util/util.scala:85:{25,27}]
    .io_req_1_bits_uop_br_tag           (s2_req_1_uop_br_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ftq_idx          (s2_req_1_uop_ftq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_edge_inst        (s2_req_1_uop_edge_inst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_pc_lob           (s2_req_1_uop_pc_lob),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_taken            (s2_req_1_uop_taken),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_imm_packed       (s2_req_1_uop_imm_packed),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_csr_addr         (s2_req_1_uop_csr_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_rob_idx          (s2_req_1_uop_rob_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ldq_idx          (s2_req_1_uop_ldq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_stq_idx          (s2_req_1_uop_stq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_rxq_idx          (s2_req_1_uop_rxq_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_pdst             (s2_req_1_uop_pdst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs1             (s2_req_1_uop_prs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs2             (s2_req_1_uop_prs2),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs3             (s2_req_1_uop_prs3),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ppred            (s2_req_1_uop_ppred),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs1_busy        (s2_req_1_uop_prs1_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs2_busy        (s2_req_1_uop_prs2_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_prs3_busy        (s2_req_1_uop_prs3_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ppred_busy       (s2_req_1_uop_ppred_busy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_stale_pdst       (s2_req_1_uop_stale_pdst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_exception        (s2_req_1_uop_exception),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_exc_cause        (s2_req_1_uop_exc_cause),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_bypassable       (s2_req_1_uop_bypassable),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_mem_cmd          (s2_req_1_uop_mem_cmd),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_mem_size         (s2_req_1_uop_mem_size),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_mem_signed       (s2_req_1_uop_mem_signed),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_fence         (s2_req_1_uop_is_fence),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_fencei        (s2_req_1_uop_is_fencei),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_amo           (s2_req_1_uop_is_amo),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_uses_ldq         (s2_req_1_uop_uses_ldq),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_uses_stq         (s2_req_1_uop_uses_stq),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_sys_pc2epc    (s2_req_1_uop_is_sys_pc2epc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_is_unique        (s2_req_1_uop_is_unique),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_flush_on_commit  (s2_req_1_uop_flush_on_commit),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ldst_is_rs1      (s2_req_1_uop_ldst_is_rs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ldst             (s2_req_1_uop_ldst),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_lrs1             (s2_req_1_uop_lrs1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_lrs2             (s2_req_1_uop_lrs2),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_lrs3             (s2_req_1_uop_lrs3),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_ldst_val         (s2_req_1_uop_ldst_val),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_dst_rtype        (s2_req_1_uop_dst_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_lrs1_rtype       (s2_req_1_uop_lrs1_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_lrs2_rtype       (s2_req_1_uop_lrs2_rtype),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_frs3_en          (s2_req_1_uop_frs3_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_fp_val           (s2_req_1_uop_fp_val),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_fp_single        (s2_req_1_uop_fp_single),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_xcpt_pf_if       (s2_req_1_uop_xcpt_pf_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_xcpt_ae_if       (s2_req_1_uop_xcpt_ae_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_xcpt_ma_if       (s2_req_1_uop_xcpt_ma_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_bp_debug_if      (s2_req_1_uop_bp_debug_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_bp_xcpt_if       (s2_req_1_uop_bp_xcpt_if),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_debug_fsrc       (s2_req_1_uop_debug_fsrc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_uop_debug_tsrc       (s2_req_1_uop_debug_tsrc),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_addr                 (s2_req_1_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_data                 (s2_req_1_data),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_is_hella             (s2_req_1_is_hella),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_req_1_bits_tag_match            (|s2_tag_match_way_1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49]
    .io_req_1_bits_old_meta_coh_state   ((|s2_tag_match_way_1) ? s2_hit_state_1_state : (_s2_repl_meta_T_38 ? s2_repl_meta_REG_8_coh_state : 2'h0) | (_s2_repl_meta_T_39 ? s2_repl_meta_REG_9_coh_state : 2'h0) | (_s2_repl_meta_T_40 ? s2_repl_meta_REG_10_coh_state : 2'h0) | (_s2_repl_meta_T_41 ? s2_repl_meta_REG_11_coh_state : 2'h0) | (_s2_repl_meta_T_42 ? s2_repl_meta_REG_12_coh_state : 2'h0) | (_s2_repl_meta_T_43 ? s2_repl_meta_REG_13_coh_state : 2'h0) | (_s2_repl_meta_T_44 ? s2_repl_meta_REG_14_coh_state : 2'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_15_coh_state : 2'h0)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :718:44, :719:88, :764:44, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_1_bits_old_meta_tag         ((_s2_repl_meta_T_38 ? s2_repl_meta_REG_8_tag : 20'h0) | (_s2_repl_meta_T_39 ? s2_repl_meta_REG_9_tag : 20'h0) | (_s2_repl_meta_T_40 ? s2_repl_meta_REG_10_tag : 20'h0) | (_s2_repl_meta_T_41 ? s2_repl_meta_REG_11_tag : 20'h0) | (_s2_repl_meta_T_42 ? s2_repl_meta_REG_12_tag : 20'h0) | (_s2_repl_meta_T_43 ? s2_repl_meta_REG_13_tag : 20'h0) | (_s2_repl_meta_T_44 ? s2_repl_meta_REG_14_tag : 20'h0) | ((&s2_replaced_way_en_REG) ? s2_repl_meta_REG_15_tag : 20'h0)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:718:44, :719:88, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_1_bits_way_en               ((|s2_tag_match_way_1) ? s2_tag_match_way_1 : s2_replaced_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :644:49, :765:44, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_req_is_probe_0                  (_mshrs_io_req_is_probe_1_T & s2_valid_REG),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :769:{49,61}]
    .io_req_is_probe_1                  (_mshrs_io_req_is_probe_1_T & s2_valid_REG_1),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:635:26, :769:{49,61}]
    .io_resp_ready                      (~(cache_resp_0_valid & cache_resp_1_valid)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:835:48, :844:{26,60}]
    .io_resp_valid                      (_mshrs_io_resp_valid),
    .io_resp_bits_uop_br_mask           (_mshrs_io_resp_bits_uop_br_mask),
    .io_resp_bits_uop_ldq_idx           (_mshrs_io_resp_bits_uop_ldq_idx),
    .io_resp_bits_uop_stq_idx           (_mshrs_io_resp_bits_uop_stq_idx),
    .io_resp_bits_uop_is_amo            (_mshrs_io_resp_bits_uop_is_amo),
    .io_resp_bits_uop_uses_ldq          (_mshrs_io_resp_bits_uop_uses_ldq),
    .io_resp_bits_uop_uses_stq          (_mshrs_io_resp_bits_uop_uses_stq),
    .io_resp_bits_data                  (_mshrs_io_resp_bits_data),
    .io_resp_bits_is_hella              (_mshrs_io_resp_bits_is_hella),
    .io_secondary_miss_0                (_mshrs_io_secondary_miss_0),
    .io_secondary_miss_1                (_mshrs_io_secondary_miss_1),
    .io_block_hit_0                     (_mshrs_io_block_hit_0),
    .io_block_hit_1                     (_mshrs_io_block_hit_1),
    .io_brupdate_b1_resolve_mask        (io_lsu_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask     (io_lsu_brupdate_b1_mispredict_mask),
    .io_exception                       (io_lsu_exception),
    .io_mem_acquire_ready               (auto_out_a_ready),
    .io_mem_acquire_valid               (auto_out_a_valid),
    .io_mem_acquire_bits_opcode         (auto_out_a_bits_opcode),
    .io_mem_acquire_bits_param          (auto_out_a_bits_param),
    .io_mem_acquire_bits_size           (auto_out_a_bits_size),
    .io_mem_acquire_bits_source         (auto_out_a_bits_source),
    .io_mem_acquire_bits_address        (auto_out_a_bits_address),
    .io_mem_acquire_bits_mask           (auto_out_a_bits_mask),
    .io_mem_acquire_bits_data           (auto_out_a_bits_data),
    .io_mem_grant_ready                 (_mshrs_io_mem_grant_ready),
    .io_mem_grant_valid                 (~_wb_io_mem_grant_T_1 & auto_out_d_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:789:{30,48}, :792:30, :796:24]
    .io_mem_grant_bits_opcode           (auto_out_d_bits_opcode),
    .io_mem_grant_bits_param            (auto_out_d_bits_param),
    .io_mem_grant_bits_size             (auto_out_d_bits_size),
    .io_mem_grant_bits_source           (auto_out_d_bits_source),
    .io_mem_grant_bits_sink             (auto_out_d_bits_sink),
    .io_mem_grant_bits_data             (auto_out_d_bits_data),
    .io_mem_finish_ready                (auto_out_e_ready),
    .io_mem_finish_valid                (auto_out_e_valid),
    .io_mem_finish_bits_sink            (auto_out_e_bits_sink),
    .io_refill_ready                    (_dataWriteArb_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_refill_valid                    (_mshrs_io_refill_valid),
    .io_refill_bits_way_en              (_mshrs_io_refill_bits_way_en),
    .io_refill_bits_addr                (_mshrs_io_refill_bits_addr),
    .io_refill_bits_data                (_mshrs_io_refill_bits_data),
    .io_meta_write_ready                (_metaWriteArb_io_in_0_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_meta_write_valid                (_mshrs_io_meta_write_valid),
    .io_meta_write_bits_idx             (_mshrs_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en          (_mshrs_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state  (_mshrs_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag        (_mshrs_io_meta_write_bits_data_tag),
    .io_meta_read_ready                 (_metaReadArb_io_in_3_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_meta_read_valid                 (_mshrs_io_meta_read_valid),
    .io_meta_read_bits_idx              (_mshrs_io_meta_read_bits_idx),
    .io_meta_read_bits_way_en           (_mshrs_io_meta_read_bits_way_en),
    .io_meta_read_bits_tag              (_mshrs_io_meta_read_bits_tag),
    .io_meta_resp_valid                 (~s2_nack_hit_0 | _prober_io_mshr_wb_rdy),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22, :722:31, :748:29, :772:52]
    .io_meta_resp_bits_coh_state        ((s2_tag_match_way_0[0] ? mshrs_io_meta_resp_bits_REG_0_coh_state : 2'h0) | (s2_tag_match_way_0[1] ? mshrs_io_meta_resp_bits_REG_1_coh_state : 2'h0) | (s2_tag_match_way_0[2] ? mshrs_io_meta_resp_bits_REG_2_coh_state : 2'h0) | (s2_tag_match_way_0[3] ? mshrs_io_meta_resp_bits_REG_3_coh_state : 2'h0) | (s2_tag_match_way_0[4] ? mshrs_io_meta_resp_bits_REG_4_coh_state : 2'h0) | (s2_tag_match_way_0[5] ? mshrs_io_meta_resp_bits_REG_5_coh_state : 2'h0) | (s2_tag_match_way_0[6] ? mshrs_io_meta_resp_bits_REG_6_coh_state : 2'h0) | (s2_tag_match_way_0[7] ? mshrs_io_meta_resp_bits_REG_7_coh_state : 2'h0)),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:643:33, :773:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_replay_ready                    (_metaReadArb_io_in_0_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_replay_valid                    (_mshrs_io_replay_valid),
    .io_replay_bits_uop_uopc            (_mshrs_io_replay_bits_uop_uopc),
    .io_replay_bits_uop_inst            (_mshrs_io_replay_bits_uop_inst),
    .io_replay_bits_uop_debug_inst      (_mshrs_io_replay_bits_uop_debug_inst),
    .io_replay_bits_uop_is_rvc          (_mshrs_io_replay_bits_uop_is_rvc),
    .io_replay_bits_uop_debug_pc        (_mshrs_io_replay_bits_uop_debug_pc),
    .io_replay_bits_uop_iq_type         (_mshrs_io_replay_bits_uop_iq_type),
    .io_replay_bits_uop_fu_code         (_mshrs_io_replay_bits_uop_fu_code),
    .io_replay_bits_uop_ctrl_br_type    (_mshrs_io_replay_bits_uop_ctrl_br_type),
    .io_replay_bits_uop_ctrl_op1_sel    (_mshrs_io_replay_bits_uop_ctrl_op1_sel),
    .io_replay_bits_uop_ctrl_op2_sel    (_mshrs_io_replay_bits_uop_ctrl_op2_sel),
    .io_replay_bits_uop_ctrl_imm_sel    (_mshrs_io_replay_bits_uop_ctrl_imm_sel),
    .io_replay_bits_uop_ctrl_op_fcn     (_mshrs_io_replay_bits_uop_ctrl_op_fcn),
    .io_replay_bits_uop_ctrl_fcn_dw     (_mshrs_io_replay_bits_uop_ctrl_fcn_dw),
    .io_replay_bits_uop_ctrl_csr_cmd    (_mshrs_io_replay_bits_uop_ctrl_csr_cmd),
    .io_replay_bits_uop_ctrl_is_load    (_mshrs_io_replay_bits_uop_ctrl_is_load),
    .io_replay_bits_uop_ctrl_is_sta     (_mshrs_io_replay_bits_uop_ctrl_is_sta),
    .io_replay_bits_uop_ctrl_is_std     (_mshrs_io_replay_bits_uop_ctrl_is_std),
    .io_replay_bits_uop_iw_state        (_mshrs_io_replay_bits_uop_iw_state),
    .io_replay_bits_uop_iw_p1_poisoned  (_mshrs_io_replay_bits_uop_iw_p1_poisoned),
    .io_replay_bits_uop_iw_p2_poisoned  (_mshrs_io_replay_bits_uop_iw_p2_poisoned),
    .io_replay_bits_uop_is_br           (_mshrs_io_replay_bits_uop_is_br),
    .io_replay_bits_uop_is_jalr         (_mshrs_io_replay_bits_uop_is_jalr),
    .io_replay_bits_uop_is_jal          (_mshrs_io_replay_bits_uop_is_jal),
    .io_replay_bits_uop_is_sfb          (_mshrs_io_replay_bits_uop_is_sfb),
    .io_replay_bits_uop_br_mask         (_mshrs_io_replay_bits_uop_br_mask),
    .io_replay_bits_uop_br_tag          (_mshrs_io_replay_bits_uop_br_tag),
    .io_replay_bits_uop_ftq_idx         (_mshrs_io_replay_bits_uop_ftq_idx),
    .io_replay_bits_uop_edge_inst       (_mshrs_io_replay_bits_uop_edge_inst),
    .io_replay_bits_uop_pc_lob          (_mshrs_io_replay_bits_uop_pc_lob),
    .io_replay_bits_uop_taken           (_mshrs_io_replay_bits_uop_taken),
    .io_replay_bits_uop_imm_packed      (_mshrs_io_replay_bits_uop_imm_packed),
    .io_replay_bits_uop_csr_addr        (_mshrs_io_replay_bits_uop_csr_addr),
    .io_replay_bits_uop_rob_idx         (_mshrs_io_replay_bits_uop_rob_idx),
    .io_replay_bits_uop_ldq_idx         (_mshrs_io_replay_bits_uop_ldq_idx),
    .io_replay_bits_uop_stq_idx         (_mshrs_io_replay_bits_uop_stq_idx),
    .io_replay_bits_uop_rxq_idx         (_mshrs_io_replay_bits_uop_rxq_idx),
    .io_replay_bits_uop_pdst            (_mshrs_io_replay_bits_uop_pdst),
    .io_replay_bits_uop_prs1            (_mshrs_io_replay_bits_uop_prs1),
    .io_replay_bits_uop_prs2            (_mshrs_io_replay_bits_uop_prs2),
    .io_replay_bits_uop_prs3            (_mshrs_io_replay_bits_uop_prs3),
    .io_replay_bits_uop_ppred           (_mshrs_io_replay_bits_uop_ppred),
    .io_replay_bits_uop_prs1_busy       (_mshrs_io_replay_bits_uop_prs1_busy),
    .io_replay_bits_uop_prs2_busy       (_mshrs_io_replay_bits_uop_prs2_busy),
    .io_replay_bits_uop_prs3_busy       (_mshrs_io_replay_bits_uop_prs3_busy),
    .io_replay_bits_uop_ppred_busy      (_mshrs_io_replay_bits_uop_ppred_busy),
    .io_replay_bits_uop_stale_pdst      (_mshrs_io_replay_bits_uop_stale_pdst),
    .io_replay_bits_uop_exception       (_mshrs_io_replay_bits_uop_exception),
    .io_replay_bits_uop_exc_cause       (_mshrs_io_replay_bits_uop_exc_cause),
    .io_replay_bits_uop_bypassable      (_mshrs_io_replay_bits_uop_bypassable),
    .io_replay_bits_uop_mem_cmd         (_mshrs_io_replay_bits_uop_mem_cmd),
    .io_replay_bits_uop_mem_size        (_mshrs_io_replay_bits_uop_mem_size),
    .io_replay_bits_uop_mem_signed      (_mshrs_io_replay_bits_uop_mem_signed),
    .io_replay_bits_uop_is_fence        (_mshrs_io_replay_bits_uop_is_fence),
    .io_replay_bits_uop_is_fencei       (_mshrs_io_replay_bits_uop_is_fencei),
    .io_replay_bits_uop_is_amo          (_mshrs_io_replay_bits_uop_is_amo),
    .io_replay_bits_uop_uses_ldq        (_mshrs_io_replay_bits_uop_uses_ldq),
    .io_replay_bits_uop_uses_stq        (_mshrs_io_replay_bits_uop_uses_stq),
    .io_replay_bits_uop_is_sys_pc2epc   (_mshrs_io_replay_bits_uop_is_sys_pc2epc),
    .io_replay_bits_uop_is_unique       (_mshrs_io_replay_bits_uop_is_unique),
    .io_replay_bits_uop_flush_on_commit (_mshrs_io_replay_bits_uop_flush_on_commit),
    .io_replay_bits_uop_ldst_is_rs1     (_mshrs_io_replay_bits_uop_ldst_is_rs1),
    .io_replay_bits_uop_ldst            (_mshrs_io_replay_bits_uop_ldst),
    .io_replay_bits_uop_lrs1            (_mshrs_io_replay_bits_uop_lrs1),
    .io_replay_bits_uop_lrs2            (_mshrs_io_replay_bits_uop_lrs2),
    .io_replay_bits_uop_lrs3            (_mshrs_io_replay_bits_uop_lrs3),
    .io_replay_bits_uop_ldst_val        (_mshrs_io_replay_bits_uop_ldst_val),
    .io_replay_bits_uop_dst_rtype       (_mshrs_io_replay_bits_uop_dst_rtype),
    .io_replay_bits_uop_lrs1_rtype      (_mshrs_io_replay_bits_uop_lrs1_rtype),
    .io_replay_bits_uop_lrs2_rtype      (_mshrs_io_replay_bits_uop_lrs2_rtype),
    .io_replay_bits_uop_frs3_en         (_mshrs_io_replay_bits_uop_frs3_en),
    .io_replay_bits_uop_fp_val          (_mshrs_io_replay_bits_uop_fp_val),
    .io_replay_bits_uop_fp_single       (_mshrs_io_replay_bits_uop_fp_single),
    .io_replay_bits_uop_xcpt_pf_if      (_mshrs_io_replay_bits_uop_xcpt_pf_if),
    .io_replay_bits_uop_xcpt_ae_if      (_mshrs_io_replay_bits_uop_xcpt_ae_if),
    .io_replay_bits_uop_xcpt_ma_if      (_mshrs_io_replay_bits_uop_xcpt_ma_if),
    .io_replay_bits_uop_bp_debug_if     (_mshrs_io_replay_bits_uop_bp_debug_if),
    .io_replay_bits_uop_bp_xcpt_if      (_mshrs_io_replay_bits_uop_bp_xcpt_if),
    .io_replay_bits_uop_debug_fsrc      (_mshrs_io_replay_bits_uop_debug_fsrc),
    .io_replay_bits_uop_debug_tsrc      (_mshrs_io_replay_bits_uop_debug_tsrc),
    .io_replay_bits_addr                (_mshrs_io_replay_bits_addr),
    .io_replay_bits_data                (_mshrs_io_replay_bits_data),
    .io_replay_bits_is_hella            (_mshrs_io_replay_bits_is_hella),
    .io_replay_bits_way_en              (_mshrs_io_replay_bits_way_en),
    .io_prefetch_ready                  (_metaReadArb_io_in_5_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_prefetch_valid                  (_mshrs_io_prefetch_valid),
    .io_prefetch_bits_uop_mem_cmd       (_mshrs_io_prefetch_bits_uop_mem_cmd),
    .io_prefetch_bits_addr              (_mshrs_io_prefetch_bits_addr),
    .io_wb_req_ready                    (_wbArb_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_wb_req_valid                    (_mshrs_io_wb_req_valid),
    .io_wb_req_bits_tag                 (_mshrs_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                 (_mshrs_io_wb_req_bits_idx),
    .io_wb_req_bits_param               (_mshrs_io_wb_req_bits_param),
    .io_wb_req_bits_way_en              (_mshrs_io_wb_req_bits_way_en),
    .io_prober_state_valid              (_prober_io_state_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_prober_state_bits               (_prober_io_state_bits),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_clear_all                       (io_lsu_force_order),
    .io_wb_resp                         (_wb_io_resp),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_fence_rdy                       (_mshrs_io_fence_rdy),
    .io_probe_rdy                       (_mshrs_io_probe_rdy)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
  L1MetadataArray meta_0 (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_meta_0_io_read_ready),
    .io_read_valid                (_metaReadArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_read_bits_idx             (_metaReadArb_io_out_bits_req_0_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_write_ready               (_meta_0_io_write_ready),
    .io_write_valid               (meta_1_io_write_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_write_bits_idx            (_metaWriteArb_io_out_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_way_en         (_metaWriteArb_io_out_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_data_coh_state (_metaWriteArb_io_out_bits_data_coh_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_data_tag       (_metaWriteArb_io_out_bits_data_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_resp_0_coh_state          (_meta_0_io_resp_0_coh_state),
    .io_resp_0_tag                (_meta_0_io_resp_0_tag),
    .io_resp_1_coh_state          (_meta_0_io_resp_1_coh_state),
    .io_resp_1_tag                (_meta_0_io_resp_1_tag),
    .io_resp_2_coh_state          (_meta_0_io_resp_2_coh_state),
    .io_resp_2_tag                (_meta_0_io_resp_2_tag),
    .io_resp_3_coh_state          (_meta_0_io_resp_3_coh_state),
    .io_resp_3_tag                (_meta_0_io_resp_3_tag),
    .io_resp_4_coh_state          (_meta_0_io_resp_4_coh_state),
    .io_resp_4_tag                (_meta_0_io_resp_4_tag),
    .io_resp_5_coh_state          (_meta_0_io_resp_5_coh_state),
    .io_resp_5_tag                (_meta_0_io_resp_5_tag),
    .io_resp_6_coh_state          (_meta_0_io_resp_6_coh_state),
    .io_resp_6_tag                (_meta_0_io_resp_6_tag),
    .io_resp_7_coh_state          (_meta_0_io_resp_7_coh_state),
    .io_resp_7_tag                (_meta_0_io_resp_7_tag)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  L1MetadataArray meta_1 (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_meta_1_io_read_ready),
    .io_read_valid                (_metaReadArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_read_bits_idx             (_metaReadArb_io_out_bits_req_1_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_write_ready               (_meta_1_io_write_ready),
    .io_write_valid               (meta_1_io_write_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_write_bits_idx            (_metaWriteArb_io_out_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_way_en         (_metaWriteArb_io_out_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_data_coh_state (_metaWriteArb_io_out_bits_data_coh_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_write_bits_data_tag       (_metaWriteArb_io_out_bits_data_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_resp_0_coh_state          (_meta_1_io_resp_0_coh_state),
    .io_resp_0_tag                (_meta_1_io_resp_0_tag),
    .io_resp_1_coh_state          (_meta_1_io_resp_1_coh_state),
    .io_resp_1_tag                (_meta_1_io_resp_1_tag),
    .io_resp_2_coh_state          (_meta_1_io_resp_2_coh_state),
    .io_resp_2_tag                (_meta_1_io_resp_2_tag),
    .io_resp_3_coh_state          (_meta_1_io_resp_3_coh_state),
    .io_resp_3_tag                (_meta_1_io_resp_3_tag),
    .io_resp_4_coh_state          (_meta_1_io_resp_4_coh_state),
    .io_resp_4_tag                (_meta_1_io_resp_4_tag),
    .io_resp_5_coh_state          (_meta_1_io_resp_5_coh_state),
    .io_resp_5_tag                (_meta_1_io_resp_5_tag),
    .io_resp_6_coh_state          (_meta_1_io_resp_6_coh_state),
    .io_resp_6_tag                (_meta_1_io_resp_6_tag),
    .io_resp_7_coh_state          (_meta_1_io_resp_7_coh_state),
    .io_resp_7_tag                (_meta_1_io_resp_7_tag)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41]
  Arbiter2_L1MetaWriteReq metaWriteArb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
    .io_in_0_ready               (_metaWriteArb_io_in_0_ready),
    .io_in_0_valid               (_mshrs_io_meta_write_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_idx            (_mshrs_io_meta_write_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_way_en         (_mshrs_io_meta_write_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_ready               (_metaWriteArb_io_in_1_ready),
    .io_in_1_valid               (_prober_io_meta_write_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_idx            (_prober_io_meta_write_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_way_en         (_prober_io_meta_write_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_data_tag       (_prober_io_meta_write_bits_data_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_out_ready                (metaWriteArb_io_out_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:457:67]
    .io_out_valid                (_metaWriteArb_io_out_valid),
    .io_out_bits_idx             (_metaWriteArb_io_out_bits_idx),
    .io_out_bits_way_en          (_metaWriteArb_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_metaWriteArb_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_metaWriteArb_io_out_bits_data_tag)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:443:28]
  Arbiter6_BoomL1MetaReadReq metaReadArb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
    .io_in_0_ready          (_metaReadArb_io_in_0_ready),
    .io_in_0_valid          (_mshrs_io_replay_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_req_0_idx (_mshrs_io_replay_bits_addr[11:6]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :506:{43,72}]
    .io_in_1_ready          (_metaReadArb_io_in_1_ready),
    .io_in_1_valid          (_prober_io_meta_read_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_req_0_idx (_prober_io_meta_read_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_2_ready          (_metaReadArb_io_in_2_ready),
    .io_in_2_valid          (_wb_io_meta_read_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_2_bits_req_0_idx (_wb_io_meta_read_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_3_ready          (_metaReadArb_io_in_3_ready),
    .io_in_3_valid          (_mshrs_io_meta_read_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_3_bits_req_0_idx (_mshrs_io_meta_read_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_4_ready          (_metaReadArb_io_in_4_ready),
    .io_in_4_valid          (io_lsu_req_valid),
    .io_in_4_bits_req_0_idx (io_lsu_req_bits_0_bits_addr[11:6]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:485:{45,77}]
    .io_in_4_bits_req_1_idx (io_lsu_req_bits_1_bits_addr[11:6]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:485:{45,77}]
    .io_in_5_ready          (_metaReadArb_io_in_5_ready),
    .io_in_5_valid          (_mshrs_io_prefetch_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_5_bits_req_0_idx (_mshrs_io_prefetch_bits_addr[11:6]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :573:{43,74}]
    .io_out_ready           (_meta_0_io_read_ready | _meta_1_io_read_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:442:41, :456:66]
    .io_out_valid           (_metaReadArb_io_out_valid),
    .io_out_bits_req_0_idx  (_metaReadArb_io_out_bits_req_0_idx),
    .io_out_bits_req_1_idx  (_metaReadArb_io_out_bits_req_1_idx)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:445:27]
  BoomDuplicatedDataArray data (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
    .clock                 (clock),
    .io_read_0_valid       (_dataReadArb_io_out_bits_valid_0 & _dataReadArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27, :468:63]
    .io_read_0_bits_way_en (_dataReadArb_io_out_bits_req_0_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
    .io_read_0_bits_addr   (_dataReadArb_io_out_bits_req_0_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
    .io_read_1_valid       (_dataReadArb_io_out_bits_valid_1 & _dataReadArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27, :468:63]
    .io_read_1_bits_way_en (_dataReadArb_io_out_bits_req_1_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
    .io_read_1_bits_addr   (_dataReadArb_io_out_bits_req_1_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
    .io_write_valid        (_dataWriteArb_io_out_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_write_bits_way_en  (_dataWriteArb_io_out_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_write_bits_addr    (_dataWriteArb_io_out_bits_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_write_bits_wmask   (_dataWriteArb_io_out_bits_wmask),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_write_bits_data    (_dataWriteArb_io_out_bits_data),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_resp_0_0           (_data_io_resp_0_0),
    .io_resp_0_1           (_data_io_resp_0_1),
    .io_resp_0_2           (_data_io_resp_0_2),
    .io_resp_0_3           (_data_io_resp_0_3),
    .io_resp_0_4           (_data_io_resp_0_4),
    .io_resp_0_5           (_data_io_resp_0_5),
    .io_resp_0_6           (_data_io_resp_0_6),
    .io_resp_0_7           (_data_io_resp_0_7),
    .io_resp_1_0           (_data_io_resp_1_0),
    .io_resp_1_1           (_data_io_resp_1_1),
    .io_resp_1_2           (_data_io_resp_1_2),
    .io_resp_1_3           (_data_io_resp_1_3),
    .io_resp_1_4           (_data_io_resp_1_4),
    .io_resp_1_5           (_data_io_resp_1_5),
    .io_resp_1_6           (_data_io_resp_1_6),
    .io_resp_1_7           (_data_io_resp_1_7)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:460:20]
  Arbiter2_L1DataWriteReq dataWriteArb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
    .io_in_0_valid       (s3_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:871:25]
    .io_in_0_bits_way_en (s3_way),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:904:25]
    .io_in_0_bits_addr   (s3_req_addr[11:0]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, :907:37]
    .io_in_0_bits_wmask  (2'h1 << s3_req_addr[3]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_in_0_bits_data   ({2{s3_req_data}}),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:870:25, :909:44]
    .io_in_1_ready       (_dataWriteArb_io_in_1_ready),
    .io_in_1_valid       (_mshrs_io_refill_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_way_en (_mshrs_io_refill_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_bits_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_data   (_mshrs_io_refill_bits_data),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_out_valid        (_dataWriteArb_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_io_out_bits_addr),
    .io_out_bits_wmask   (_dataWriteArb_io_out_bits_wmask),
    .io_out_bits_data    (_dataWriteArb_io_out_bits_data)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:461:28]
  Arbiter3_BoomL1DataReadReq dataReadArb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
    .io_in_0_valid             (_mshrs_io_replay_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_req_0_way_en (_mshrs_io_replay_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_0_bits_req_0_addr   (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21, :511:43]
    .io_in_1_ready             (_dataReadArb_io_in_1_ready),
    .io_in_1_valid             (_wb_io_data_req_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_1_bits_req_0_way_en (_wb_io_data_req_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_1_bits_req_0_addr   (_wb_io_data_req_bits_addr),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_2_ready             (_dataReadArb_io_in_2_ready),
    .io_in_2_valid             (io_lsu_req_valid),
    .io_in_2_bits_req_0_addr   (io_lsu_req_bits_0_bits_addr[11:0]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:490:45]
    .io_in_2_bits_req_1_addr   (io_lsu_req_bits_1_bits_addr[11:0]),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:490:45]
    .io_in_2_bits_valid_0      (io_lsu_req_bits_0_valid),
    .io_in_2_bits_valid_1      (io_lsu_req_bits_1_valid),
    .io_out_valid              (_dataReadArb_io_out_valid),
    .io_out_bits_req_0_way_en  (_dataReadArb_io_out_bits_req_0_way_en),
    .io_out_bits_req_0_addr    (_dataReadArb_io_out_bits_req_0_addr),
    .io_out_bits_req_1_way_en  (_dataReadArb_io_out_bits_req_1_way_en),
    .io_out_bits_req_1_addr    (_dataReadArb_io_out_bits_req_1_addr),
    .io_out_bits_valid_0       (_dataReadArb_io_out_bits_valid_0),
    .io_out_bits_valid_1       (_dataReadArb_io_out_bits_valid_1)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:463:27]
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_s2_send_resp_T_2 | _s2_send_resp_T_58),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:774:42, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  Arbiter2_WritebackReq wbArb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
    .io_in_0_ready         (_wbArb_io_in_0_ready),
    .io_in_0_valid         (_prober_io_wb_req_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_0_bits_tag      (_prober_io_wb_req_bits_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_0_bits_idx      (_prober_io_wb_req_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_0_bits_param    (_prober_io_wb_req_bits_param),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_0_bits_way_en   (_prober_io_wb_req_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_ready         (_wbArb_io_in_1_ready),
    .io_in_1_valid         (_mshrs_io_wb_req_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_tag      (_mshrs_io_wb_req_bits_tag),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_idx      (_mshrs_io_wb_req_bits_idx),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_param    (_mshrs_io_wb_req_bits_param),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_in_1_bits_way_en   (_mshrs_io_wb_req_bits_way_en),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:433:21]
    .io_out_ready          (_wb_io_req_ready),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_out_valid          (_wbArb_io_out_valid),
    .io_out_bits_tag       (_wbArb_io_out_bits_tag),
    .io_out_bits_idx       (_wbArb_io_out_bits_idx),
    .io_out_bits_param     (_wbArb_io_out_bits_param),
    .io_out_bits_way_en    (_wbArb_io_out_bits_way_en),
    .io_out_bits_voluntary (_wbArb_io_out_bits_voluntary)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:805:21]
  Arbiter2_TLBundleC_a32d128s4k4z4c lsu_release_arb (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
    .io_in_0_ready        (_lsu_release_arb_io_in_0_ready),
    .io_in_0_valid        (_wb_io_lsu_release_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_0_bits_address (_wb_io_lsu_release_bits_address),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:431:18]
    .io_in_1_ready        (_lsu_release_arb_io_in_1_ready),
    .io_in_1_valid        (_prober_io_lsu_release_valid),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_in_1_bits_address (_prober_io_lsu_release_bits_address),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:432:22]
    .io_out_ready         (io_lsu_release_ready),
    .io_out_valid         (io_lsu_release_valid),
    .io_out_bits_address  (io_lsu_release_bits_address)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:814:31]
  AMOALU amoalu (	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:896:24]
    .io_mask ({(s2_req_0_addr[2] ? _amoalu_io_mask_T_1 : 4'h0) | {4{&s2_req_0_uop_mem_size}}, s2_req_0_addr[2] ? 4'h0 : _amoalu_io_mask_T_1}),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,42,47,53}, :21:22, :22:16, :42:29]
    .io_cmd  (s2_req_0_uop_mem_cmd),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_lhs  (size_dat_padded),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:891:27]
    .io_rhs  (s2_req_0_data),	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:632:25]
    .io_out  (_amoalu_io_out)
  );	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:896:24]
  assign auto_out_b_ready = _prober_io_req_ready & _nodeOut_b_ready_T;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :432:22, :661:31, :778:46, :779:48]
  assign auto_out_c_valid = nodeOut_c_valid;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  assign auto_out_c_bits_opcode = (muxState_0 ? _wb_io_release_bits_opcode : 3'h0) | {muxState_1, 2'h0};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_param = (muxState_0 ? _wb_io_release_bits_param : 3'h0) | (muxState_1 ? _prober_io_rep_bits_param : 3'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_size = (muxState_0 ? 4'h6 : 4'h0) | (muxState_1 ? _prober_io_rep_bits_size : 4'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_source = {muxState_0, 3'h0} | (muxState_1 ? _prober_io_rep_bits_source : 4'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_address = (muxState_0 ? _wb_io_release_bits_address : 32'h0) | (muxState_1 ? _prober_io_rep_bits_address : 32'h0);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, :432:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_data = muxState_0 ? _wb_io_release_bits_data : 128'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :431:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :789:48, :791:20, :796:24]
  assign io_lsu_req_ready = io_lsu_req_ready_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :480:50]
  assign io_lsu_resp_0_valid = (cache_resp_0_valid ? cache_resp_0_valid : _mshrs_io_resp_valid) & ~(io_lsu_exception & resp_0_bits_uop_uses_ldq) & (io_lsu_brupdate_b1_mispredict_mask & (cache_resp_0_valid ? s2_req_0_uop_br_mask : _mshrs_io_resp_bits_uop_br_mask)) == 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15, :857:43, :858:{29,48,78}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
  assign io_lsu_resp_0_bits_uop_ldq_idx = cache_resp_0_valid ? s2_req_0_uop_ldq_idx : _mshrs_io_resp_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  assign io_lsu_resp_0_bits_uop_stq_idx = cache_resp_0_valid ? s2_req_0_uop_stq_idx : _mshrs_io_resp_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  assign io_lsu_resp_0_bits_uop_is_amo = cache_resp_0_valid ? s2_req_0_uop_is_amo : _mshrs_io_resp_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  assign io_lsu_resp_0_bits_uop_uses_ldq = resp_0_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :846:22, :850:28, :851:15]
  assign io_lsu_resp_0_bits_uop_uses_stq = cache_resp_0_valid ? s2_req_0_uop_uses_stq : _mshrs_io_resp_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  assign io_lsu_resp_0_bits_data = cache_resp_0_valid ? {s2_req_0_uop_mem_size == 2'h0 | s2_sc ? {56{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_zeroed_2[7]}} : {s2_req_0_uop_mem_size == 2'h1 ? {48{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_zeroed_1[15]}} : {s2_req_0_uop_mem_size == 2'h2 ? {32{s2_req_0_uop_mem_signed & cache_resp_0_bits_data_zeroed[31]}} : size_dat_padded[63:32], cache_resp_0_bits_data_zeroed[31:16]}, cache_resp_0_bits_data_zeroed_1[15:8]}, cache_resp_0_bits_data_zeroed_2[7:1], cache_resp_0_bits_data_zeroed_2[0] | s2_sc_fail} : _mshrs_io_resp_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :664:47, :666:26, :835:48, :837:52, :846:22, :850:28, :851:15, :891:27, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :44:23, :45:{20,26,34,49,72,81,94}]
  assign io_lsu_resp_0_bits_is_hella = cache_resp_0_valid ? s2_req_0_is_hella : _mshrs_io_resp_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :850:28, :851:15]
  assign io_lsu_resp_1_valid = (uncache_respond_1 ? _mshrs_io_resp_valid : cache_resp_1_valid) & ~(io_lsu_exception & resp_1_bits_uop_uses_ldq) & (io_lsu_brupdate_b1_mispredict_mask & (uncache_respond_1 ? _mshrs_io_resp_bits_uop_br_mask : s2_req_1_uop_br_mask)) == 20'h0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :835:48, :846:22, :849:48, :850:28, :851:15, :857:43, :858:{29,48,78}, generators/boom/src/main/scala/v3/util/util.scala:118:{51,59}]
  assign io_lsu_resp_1_bits_uop_ldq_idx = uncache_respond_1 ? _mshrs_io_resp_bits_uop_ldq_idx : s2_req_1_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  assign io_lsu_resp_1_bits_uop_stq_idx = uncache_respond_1 ? _mshrs_io_resp_bits_uop_stq_idx : s2_req_1_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  assign io_lsu_resp_1_bits_uop_is_amo = uncache_respond_1 ? _mshrs_io_resp_bits_uop_is_amo : s2_req_1_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  assign io_lsu_resp_1_bits_uop_uses_ldq = resp_1_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :846:22, :850:28, :851:15]
  assign io_lsu_resp_1_bits_uop_uses_stq = uncache_respond_1 ? _mshrs_io_resp_bits_uop_uses_stq : s2_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  assign io_lsu_resp_1_bits_data = uncache_respond_1 ? _mshrs_io_resp_bits_data : {s2_req_1_uop_mem_size == 2'h0 ? {56{s2_req_1_uop_mem_signed & cache_resp_1_bits_data_zeroed_2[7]}} : {s2_req_1_uop_mem_size == 2'h1 ? {48{s2_req_1_uop_mem_signed & cache_resp_1_bits_data_zeroed_1[15]}} : {s2_req_1_uop_mem_size == 2'h2 ? {32{s2_req_1_uop_mem_signed & cache_resp_1_bits_data_zeroed[31]}} : s2_data_word_1[63:32], cache_resp_1_bits_data_zeroed[31:16]}, cache_resp_1_bits_data_zeroed_1[15:8]}, cache_resp_1_bits_data_zeroed_2[7:1], cache_resp_1_bits_data_zeroed_2[0] | s2_sc_fail};	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :666:26, :837:52, :846:22, :849:48, :850:28, :851:15, :891:27, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{20,26,49,72,81,94}]
  assign io_lsu_resp_1_bits_is_hella = uncache_respond_1 ? _mshrs_io_resp_bits_is_hella : s2_req_1_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :632:25, :846:22, :849:48, :850:28, :851:15]
  assign io_lsu_nack_0_valid = io_lsu_nack_0_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :862:{41,60}, :863:75]
  assign io_lsu_nack_0_bits_uop_ldq_idx = s2_req_0_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_0_bits_uop_stq_idx = s2_req_0_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_0_bits_uop_uses_ldq = s2_req_0_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_0_bits_uop_uses_stq = s2_req_0_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_0_bits_is_hella = s2_req_0_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_1_valid = io_lsu_nack_1_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :862:{41,60}, :863:75]
  assign io_lsu_nack_1_bits_uop_ldq_idx = s2_req_1_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_1_bits_uop_stq_idx = s2_req_1_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_1_bits_uop_uses_ldq = s2_req_1_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_1_bits_uop_uses_stq = s2_req_1_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_nack_1_bits_is_hella = s2_req_1_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :632:25]
  assign io_lsu_ordered = _mshrs_io_fence_rdy & ~(s1_valid_REG | s1_valid_REG_1) & ~(s2_valid_REG | s2_valid_REG_1);	// @[generators/boom/src/main/scala/v3/lsu/dcache.scala:413:7, :433:21, :605:25, :635:26, :913:{40,43,61,66,69,87}]
endmodule

