INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Raul' on host 'laptop-5ntbthr8' (Windows NT_amd64 version 6.2) on Mon Jun 15 12:13:16 +0100 2020
INFO: [HLS 200-10] In directory 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO'
INFO: [HLS 200-10] Opening project 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1'.
INFO: [HLS 200-10] Opening solution 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 12:13:21 2020...

C:\Users\Raul\Documents\thesis_rep\thesis\HLS\ALGORITMO_BARRIDO\crVar_17_1\solutionDataflow\impl\vhdl>vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl'
[Mon Jun 15 12:13:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/synth_1/runme.log
[Mon Jun 15 12:13:27 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log axi_algorithm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_algorithm.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_algorithm.tcl -notrace
Command: synth_design -top axi_algorithm -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 304.523 ; gain = 81.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_algorithm' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_bufg8j' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j.vhd:12' bound to instance 'buf_DISTANCEX_out_V_U' of component 'axi_algorithm_bufg8j' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:247]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_bufg8j' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j.vhd:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_bufg8j_memcore' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:107' bound to instance 'axi_algorithm_bufg8j_memcore_U' of component 'axi_algorithm_bufg8j_memcore' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j.vhd:79]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_bufg8j_memcore' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_bufg8j_memcore_ram' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:13' bound to instance 'axi_algorithm_bufg8j_memcore_ram_U' of component 'axi_algorithm_bufg8j_memcore_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_bufg8j_memcore_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:36]
	Parameter mem_type bound to: distributed - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_bufg8j_memcore_ram' (1#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_bufg8j_memcore' (2#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j_memcore.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_bufg8j' (3#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_bufg8j.vhd:45]
INFO: [Synth 8-3491] module 'read_data' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:12' bound to instance 'read_data_U0' of component 'read_data' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:272]
INFO: [Synth 8-638] synthesizing module 'read_data' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element input_dest_V_0_ack_out_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'read_data' (4#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/read_data.vhd:34]
INFO: [Synth 8-3491] module 'Block_arrayctor_loop' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:12' bound to instance 'Block_arrayctor_loop_U0' of component 'Block_arrayctor_loop' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:292]
INFO: [Synth 8-638] synthesizing module 'Block_arrayctor_loop' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Block_arrayctor_loop' (5#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:26]
INFO: [Synth 8-3491] module 'sweep_algorithm_DECM' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:12' bound to instance 'sweep_algorithm_DECM_U0' of component 'sweep_algorithm_DECM' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:304]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_DECM' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:266]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:292]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:336]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:416]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dcud' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:107' bound to instance 'aux_array_V_1_U' of component 'sweep_algorithm_Dcud' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:597]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dcud' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:127]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dcud_ram' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:13' bound to instance 'sweep_algorithm_Dcud_ram_U' of component 'sweep_algorithm_Dcud_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:146]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dcud_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 24 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 2049 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dcud_ram' (6#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dcud' (7#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:127]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_DdEe' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:107' bound to instance 'sum_V_U' of component 'sweep_algorithm_DdEe' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:616]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_DdEe' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:127]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_DdEe_ram' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:13' bound to instance 'sweep_algorithm_DdEe_ram_U' of component 'sweep_algorithm_DdEe_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:146]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_DdEe_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 42 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_DdEe_ram' (8#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_DdEe' (9#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DdEe.vhd:127]
INFO: [Synth 8-3491] module 'meanFilterInTime' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:12' bound to instance 'grp_meanFilterInTime_fu_494' of component 'meanFilterInTime' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:635]
INFO: [Synth 8-638] synthesizing module 'meanFilterInTime' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:117]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'meanFilterInTime_bkb' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:88' bound to instance 'aux_array_V_U' of component 'meanFilterInTime_bkb' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:156]
INFO: [Synth 8-638] synthesizing module 'meanFilterInTime_bkb' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:105]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'meanFilterInTime_bkb_ram' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:13' bound to instance 'meanFilterInTime_bkb_ram_U' of component 'meanFilterInTime_bkb_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:121]
INFO: [Synth 8-638] synthesizing module 'meanFilterInTime_bkb_ram' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:33]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'meanFilterInTime_bkb_ram' (10#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'meanFilterInTime_bkb' (11#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime_bkb.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'meanFilterInTime' (12#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/meanFilterInTime.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_maceOg' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:42' bound to instance 'axi_algorithm_maceOg_U11' of component 'axi_algorithm_maceOg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:648]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_maceOg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_maceOg_DSP48_0' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:12' bound to instance 'axi_algorithm_maceOg_DSP48_0_U' of component 'axi_algorithm_maceOg_DSP48_0' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_maceOg_DSP48_0' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_maceOg_DSP48_0' (13#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_maceOg' (14#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_macfYi' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:42' bound to instance 'axi_algorithm_macfYi_U12' of component 'axi_algorithm_macfYi' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:662]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_macfYi' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_macfYi_DSP48_1' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:12' bound to instance 'axi_algorithm_macfYi_DSP48_1_U' of component 'axi_algorithm_macfYi_DSP48_1' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:69]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_macfYi_DSP48_1' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_macfYi_DSP48_1' (15#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_macfYi' (16#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_maceOg' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_maceOg.vhd:42' bound to instance 'axi_algorithm_maceOg_U13' of component 'axi_algorithm_maceOg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_macfYi' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm_macfYi.vhd:42' bound to instance 'axi_algorithm_macfYi_U14' of component 'axi_algorithm_macfYi' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1605]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1676]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1677]
WARNING: [Synth 8-3936] Found unconnected internal register 'ind_i_phi_fu_275_p4_reg' and it is trimmed from '32' to '2' bits. [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1985]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_DECM' (17#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:30]
INFO: [Synth 8-3491] module 'write_data' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:12' bound to instance 'write_data_U0' of component 'write_data' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:320]
INFO: [Synth 8-638] synthesizing module 'write_data' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:453]
WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:487]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state5_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:645]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:668]
WARNING: [Synth 8-6014] Unused sequential element output_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:717]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:618]
WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:353]
WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:387]
WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:421]
WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:469]
WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:503]
INFO: [Synth 8-256] done synthesizing module 'write_data' (18#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/write_data.vhd:36]
INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:49' bound to instance 'buf_Tj_in_0_V_U' of component 'fifo_w32_d2_A' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:342]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:13' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (19#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (20#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:49' bound to instance 'p_Val2_cast_loc_ch_U' of component 'fifo_w24_d2_A' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:355]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_shiftReg' declared at 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:13' bound to instance 'U_fifo_w24_d2_A_shiftReg' of component 'fifo_w24_d2_A_shiftReg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_shiftReg' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_shiftReg' (21#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A' (22#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm' (23#1) [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.vhd:37]
WARNING: [Synth 8-3331] design meanFilterInTime_bkb has unconnected port reset
WARNING: [Synth 8-3331] design sweep_algorithm_DdEe has unconnected port reset
WARNING: [Synth 8-3331] design sweep_algorithm_Dcud has unconnected port reset
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[31]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[30]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[29]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[28]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[27]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[26]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[25]
WARNING: [Synth 8-3331] design Block_arrayctor_loop has unconnected port p_read[24]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TLAST[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[4]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[4]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[0]
WARNING: [Synth 8-3331] design axi_algorithm_bufg8j_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.621 ; gain = 133.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.621 ; gain = 133.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc]
Finished Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 688.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 688.828 ; gain = 466.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 688.828 ; gain = 466.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 688.828 ; gain = 466.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-5544] ROM "input_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'contNuevoSuma_1_i_reg_1169_reg' and it is trimmed from '32' to '2' bits. [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1123]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_527_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_i_fu_639_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_i_fu_619_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_i_fu_780_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_21_1_i_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_1_i_16_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_1032_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_19_1_i_fu_727_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_586_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_assign_fu_580_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_2_i_reg_461_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1018]
WARNING: [Synth 8-6014] Unused sequential element i_3_i_reg_472_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1029]
WARNING: [Synth 8-6014] Unused sequential element i_reg_1096_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1040]
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_527_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_i_fu_639_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_i_fu_619_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_i_fu_780_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_21_1_i_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_1_i_16_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_1032_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_19_1_i_fu_727_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_586_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_assign_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_assign_fu_129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/fifo_w24_d2_A.vhd:36]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 688.828 ; gain = 466.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 6     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 55    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 43    
+---RAMs : 
	              48K Bit         RAMs := 1     
	              42K Bit         RAMs := 1     
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_algorithm_bufg8j_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module axi_algorithm_bufg8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module read_data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sweep_algorithm_Dcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module sweep_algorithm_DdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
+---RAMs : 
	              42K Bit         RAMs := 1     
Module meanFilterInTime_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module meanFilterInTime 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sweep_algorithm_DECM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 4     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module write_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_527_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_586_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_1_i_fu_727_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_assign_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_i_fu_639_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_21_1_i_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_1032_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_16_fu_1015_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_Val2_10_i_reg_1215_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:673]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_10_1_i_reg_1300_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:701]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_10_1_i_reg_1300_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:701]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_10_i_reg_1215_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:673]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_i_reg_1210_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1074]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_1_i_reg_1295_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1085]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_2_i_reg_1154_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1124]
WARNING: [Synth 8-6014] Unused sequential element sum_V_load_reg_1164_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:659]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_2_1_i_reg_1251_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1217]
WARNING: [Synth 8-6014] Unused sequential element sum_V_load_1_reg_1205_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:687]
WARNING: [Synth 8-6014] Unused sequential element i_reg_1096_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1040]
WARNING: [Synth 8-6014] Unused sequential element i_3_i_reg_472_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1029]
WARNING: [Synth 8-6014] Unused sequential element i_2_i_reg_461_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_DECM.vhd:1018]
DSP Report: Generating DSP p_Val2_10_1_i_reg_1300_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register p_Val2_2_1_i_reg_1251_reg is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: register p_Val2_2_1_i_reg_1251_reg is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: register sum_V_load_1_reg_1205_reg is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: register p_Val2_10_1_i_reg_1300_reg is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: operator axi_algorithm_maceOg_U13/axi_algorithm_maceOg_DSP48_0_U/p is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: operator axi_algorithm_maceOg_U13/axi_algorithm_maceOg_DSP48_0_U/m is absorbed into DSP p_Val2_10_1_i_reg_1300_reg.
DSP Report: Generating DSP axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p, operation Mode is: PCIN-A2*B2.
DSP Report: register p_Val2_6_1_i_reg_1295_reg is absorbed into DSP axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: register p_Val2_6_1_i_reg_1295_reg is absorbed into DSP axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: operator axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p is absorbed into DSP axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: operator axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/m is absorbed into DSP axi_algorithm_macfYi_U14/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: Generating DSP p_Val2_10_i_reg_1215_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register p_Val2_2_i_reg_1154_reg is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: register p_Val2_2_i_reg_1154_reg is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: register sum_V_load_reg_1164_reg is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: register p_Val2_10_i_reg_1215_reg is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: operator axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_0_U/p is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: operator axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_0_U/m is absorbed into DSP p_Val2_10_i_reg_1215_reg.
DSP Report: Generating DSP axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p, operation Mode is: PCIN-A2*B2.
DSP Report: register p_Val2_6_i_reg_1210_reg is absorbed into DSP axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: register p_Val2_6_i_reg_1210_reg is absorbed into DSP axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: operator axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p is absorbed into DSP axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p.
DSP Report: operator axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/m is absorbed into DSP axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p.
INFO: [Synth 8-4471] merging register 'Block_arrayctor_loop_U0/ap_CS_fsm_reg[0:0]' into 'read_data_U0/ap_CS_fsm_reg[0:0]' [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element Block_arrayctor_loop_U0/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/Block_arrayctor_loop.vhd:55]
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TSTRB[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TUSER[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TUSER[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TUSER[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TID[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TID[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TID[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TID[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TID[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TDEST[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TDEST[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TDEST[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TDEST[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALG_TDEST[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[3]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[2]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[1]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[0]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[3]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[2]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[1]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[0]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[3]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[2]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[1]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[0]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TLAST[0]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[4]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[3]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[2]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[1]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[0]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[4]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[3]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[2]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[1]
WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[0]
WARNING: [Synth 8-6014] Unused sequential element buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/q1_reg' and it is trimmed from '24' to '16' bits. [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/sweep_algorithm_Dcud.vhd:95]
INFO: [Synth 8-3971] The signal aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal grp_meanFilterInTime_fu_494/aux_array_V_U/meanFilterInTime_bkb_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[1]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[1]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[2]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[2]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[3]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[3]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[4]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[4]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[5]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[5]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[6]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[6]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[7]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[7]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[8]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[8]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_1_reg_1149_reg[9]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[9]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[0]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[0]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[1]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[1]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[2]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[2]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[3]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[3]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[4]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[4]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[5]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[5]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[6]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[6]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[7]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[7]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[8]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[8]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/sum_V_addr_reg_1121_reg[9]' (FDE) to 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[9]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[1]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[1]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[2]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[2]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[3]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[3]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[4]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[4]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[5]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[5]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[6]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[6]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[7]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[7]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[8]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[8]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/i_5_cast_i_reg_1116_reg[9]' (FDE) to 'sweep_algorithm_DECM_U0/i_1_i119_cast_reg_1106_reg[9]'
INFO: [Synth 8-3886] merging instance 'sweep_algorithm_DECM_U0/ap_CS_fsm_reg[33]' (FDR) to 'sweep_algorithm_DECM_U0/ap_CS_fsm_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/\ap_CS_fsm_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\write_data_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\read_data_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sweep_algorithm_DECM_U0/i_6_88/\i_3_i_reg_472_reg[11] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[35]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[34]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[31]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[30]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[29]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[28]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[27]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[26]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[25]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[24]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[23]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[22]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[21]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[20]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[19]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[18]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[17]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[16]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[15]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[14]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[13]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[12]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[11]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[10]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[9]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[8]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[7]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[6]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[5]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[4]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[3]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377_reg[2]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[31]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[30]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[29]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[28]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[27]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[26]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[25]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[24]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[23]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[22]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[21]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[20]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[19]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[18]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[17]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[16]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[15]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[14]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[13]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[12]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[11]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[10]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[9]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[8]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[7]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[6]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[5]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[4]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[3]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_2_i_reg_377_reg[2]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[31]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[30]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[29]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[28]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[27]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[26]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[25]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[24]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[23]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[22]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[21]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[20]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[19]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[18]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[17]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[16]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[15]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[14]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[13]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[12]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[11]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[10]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[9]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[8]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[7]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[6]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[5]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[4]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[3]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437_reg[2]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[31]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[30]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[29]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[28]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[27]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[26]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[25]) is unused and will be removed from module sweep_algorithm_DECM.
WARNING: [Synth 8-3332] Sequential element (contNuevoSuma_i_be_reg_437_reg[24]) is unused and will be removed from module sweep_algorithm_DECM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 688.828 ; gain = 466.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sweep_algorithm_Dcud_ram: | ram_reg    | 4 K x 24(WRITE_FIRST)  | W | R | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|sweep_algorithm_DdEe_ram: | ram_reg    | 1 K x 42(WRITE_FIRST)  | W | R | 1 K x 42(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|meanFilterInTime_bkb_ram: | ram_reg    | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name   | RTL Object                                                                                      | Inference      | Size (Depth x Width) | Primitives      | 
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|axi_algorithm | buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1D x 32   | 
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sweep_algorithm_DECM | (C'+A2*B2)' | 16     | 16     | 42     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sweep_algorithm_DECM | PCIN-A2*B2  | 16     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sweep_algorithm_DECM | (C'+A2*B2)' | 16     | 16     | 42     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sweep_algorithm_DECM | PCIN-A2*B2  | 16     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 732.484 ; gain = 509.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/aux_array_V_U/meanFilterInTime_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   135|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |   163|
|5     |LUT2       |   300|
|6     |LUT3       |   379|
|7     |LUT4       |   168|
|8     |LUT5       |   282|
|9     |LUT6       |   412|
|10    |MUXF7      |    31|
|11    |RAM16X1D   |    32|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     1|
|14    |RAMB36E1   |     2|
|15    |RAMB36E1_1 |     1|
|16    |SRL16E     |    36|
|17    |FDRE       |  1528|
|18    |FDSE       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------+------+
|      |Instance                                 |Module                           |Cells |
+------+-----------------------------------------+---------------------------------+------+
|1     |top                                      |                                 |  3487|
|2     |  Block_arrayctor_loop_U0                |Block_arrayctor_loop             |    19|
|3     |  buf_DISTANCEX_out_V_U                  |axi_algorithm_bufg8j             |   109|
|4     |    axi_algorithm_bufg8j_memcore_U       |axi_algorithm_bufg8j_memcore     |    96|
|5     |      axi_algorithm_bufg8j_memcore_ram_U |axi_algorithm_bufg8j_memcore_ram |    96|
|6     |  buf_Tj_in_0_V_U                        |fifo_w32_d2_A                    |    50|
|7     |    U_fifo_w32_d2_A_shiftReg             |fifo_w32_d2_A_shiftReg           |    38|
|8     |  p_Val2_cast_loc_ch_U                   |fifo_w24_d2_A                    |    34|
|9     |    U_fifo_w24_d2_A_shiftReg             |fifo_w24_d2_A_shiftReg           |    21|
|10    |  read_data_U0                           |read_data                        |   111|
|11    |  sweep_algorithm_DECM_U0                |sweep_algorithm_DECM             |  2992|
|12    |    aux_array_V_1_U                      |sweep_algorithm_Dcud             |   110|
|13    |      sweep_algorithm_Dcud_ram_U         |sweep_algorithm_Dcud_ram         |   110|
|14    |    axi_algorithm_macfYi_U12             |axi_algorithm_macfYi             |    75|
|15    |      axi_algorithm_macfYi_DSP48_1_U     |axi_algorithm_macfYi_DSP48_1_1   |    75|
|16    |    axi_algorithm_macfYi_U14             |axi_algorithm_macfYi_0           |     1|
|17    |      axi_algorithm_macfYi_DSP48_1_U     |axi_algorithm_macfYi_DSP48_1     |     1|
|18    |    grp_meanFilterInTime_fu_494          |meanFilterInTime                 |   788|
|19    |      aux_array_V_U                      |meanFilterInTime_bkb             |   150|
|20    |        meanFilterInTime_bkb_ram_U       |meanFilterInTime_bkb_ram         |   150|
|21    |    sum_V_U                              |sweep_algorithm_DdEe             |    30|
|22    |      sweep_algorithm_DdEe_ram_U         |sweep_algorithm_DdEe_ram         |    30|
|23    |  write_data_U0                          |write_data                       |   172|
+------+-----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 468 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 839.445 ; gain = 283.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 839.445 ; gain = 616.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

244 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 839.445 ; gain = 619.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/synth_1/axi_algorithm.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 839.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 12:14:06 2020...
[Mon Jun 15 12:14:10 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 241.543 ; gain = 5.512
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc:2]
Finished Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 520.652 ; gain = 279.109
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 520.652 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 964.082 ; gain = 443.430
[Mon Jun 15 12:14:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/runme.log
[Mon Jun 15 12:14:24 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log axi_algorithm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source axi_algorithm.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_algorithm.tcl -notrace
Command: open_checkpoint C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 219.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/.Xil/Vivado-6324-LAPTOP-5NTBTHR8/dcp3/axi_algorithm.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc:2]
Finished Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/.Xil/Vivado-6324-LAPTOP-5NTBTHR8/dcp3/axi_algorithm.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 520.211 ; gain = 300.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 527.852 ; gain = 7.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dae5d790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 965.707 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 156 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dae5d790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 965.707 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 161834ac3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 965.707 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 161834ac3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 965.707 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 161834ac3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 965.707 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 965.707 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 161834ac3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 965.707 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 471eedd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1141.152 ; gain = 0.000
Ending Power Optimization Task | Checksum: 471eedd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1141.152 ; gain = 175.445
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.152 ; gain = 620.941
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_opt.dcp' has been generated.
Command: report_drc -file axi_algorithm_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1141.152 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12dc7712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1141.152 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9581d0a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.587 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156dffbf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156dffbf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1141.152 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 156dffbf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dad16854

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dad16854

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a0ef07f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b1259858

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1259858

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11d9be3dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dd753b47

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 178ed468d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 178ed468d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 178ed468d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bfbc71c3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bfbc71c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.333. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c114d415

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c114d415

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c114d415

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c114d415

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 130735ba0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130735ba0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
Ending Placer Task | Checksum: ee3816b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.152 ; gain = 0.000
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.152 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1141.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1141.152 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1141.152 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1141.152 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1141.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4e9e2d7 ConstDB: 0 ShapeSum: e94e33de RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_AX_ALG_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_AX_ALG_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_AX_ALG_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_AX_ALG_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 183898fa6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.262 ; gain = 8.109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 183898fa6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.262 ; gain = 8.109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 183898fa6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1151.297 ; gain = 10.145

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 183898fa6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1151.297 ; gain = 10.145
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f0ebab21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1155.297 ; gain = 14.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.464  | TNS=0.000  | WHS=-0.145 | THS=-28.855|

Phase 2 Router Initialization | Checksum: d4507394

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27763794c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.349  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18e660c90

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.349  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14df5945b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316
Phase 4 Rip-up And Reroute | Checksum: 14df5945b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14df5945b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14df5945b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316
Phase 5 Delay and Skew Optimization | Checksum: 14df5945b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18a60858e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.464  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b60f797

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316
Phase 6 Post Hold Fix | Checksum: 16b60f797

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405716 %
  Global Horizontal Routing Utilization  = 0.631508 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 113009337

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 113009337

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1621f81f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.464  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1621f81f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1160.469 ; gain = 19.316

Routing Is Done.
63 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1160.469 ; gain = 19.316
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1160.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_routed.dcp' has been generated.
Command: report_drc -file axi_algorithm_drc_routed.rpt -pb axi_algorithm_drc_routed.pb -rpx axi_algorithm_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file axi_algorithm_methodology_drc_routed.rpt -rpx axi_algorithm_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/project.runs/impl_1/axi_algorithm_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file axi_algorithm_power_routed.rpt -pb axi_algorithm_power_summary_routed.pb -rpx axi_algorithm_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 12:15:21 2020...
[Mon Jun 15 12:15:25 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 978.605 ; gain = 4.160
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/.Xil/Vivado-516-LAPTOP-5NTBTHR8/dcp4/axi_algorithm.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/axi_algorithm.xdc:2]
Finished Parsing XDC File [C:/Users/Raul/Documents/thesis_rep/thesis/HLS/ALGORITMO_BARRIDO/crVar_17_1/solutionDataflow/impl/vhdl/.Xil/Vivado-516-LAPTOP-5NTBTHR8/dcp4/axi_algorithm.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1072.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1072.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1130.648 ; gain = 2.039


Implementation tool: Xilinx Vivado v.2017.1
Project:             crVar_17_1
Solution:            solutionDataflow
Device target:       xc7z020clg484-1
Report date:         Mon Jun 15 12:15:27 +0100 2020

#=== Post-Implementation Resource usage ===
SLICE:          522
LUT:           1329
FF:            1540
DSP:              4
BRAM:             8
SRL:             20
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.553
CP achieved post-implementation:    7.533
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 12:15:27 2020...
