module top
#(parameter param113 = {(((((8'hb4) ? (8'hac) : (7'h41)) * ((8'ha4) ? (8'ha0) : (8'hb1))) + ((!(7'h40)) ^~ (-(7'h43)))) < ({(~&(8'hb1))} ? ((-(8'hb6)) ? (|(7'h44)) : (~|(8'ha7))) : (8'hb7))), (^(({(8'had), (7'h40)} ? {(7'h40)} : (~&(8'h9d))) ? (((8'hbd) ? (8'hbd) : (8'hb7)) ? (-(8'hb8)) : {(7'h40)}) : ((~^(8'hbe)) << ((8'ha7) - (8'hab)))))})
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h27e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire0;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire4;
  wire [(2'h3):(1'h0)] wire112;
  wire signed [(4'h9):(1'h0)] wire111;
  wire [(4'he):(1'h0)] wire110;
  wire signed [(3'h7):(1'h0)] wire109;
  wire [(3'h4):(1'h0)] wire108;
  wire [(4'he):(1'h0)] wire104;
  wire signed [(4'h9):(1'h0)] wire103;
  wire [(3'h4):(1'h0)] wire102;
  wire [(3'h6):(1'h0)] wire101;
  wire signed [(4'hc):(1'h0)] wire100;
  wire [(4'h8):(1'h0)] wire85;
  wire signed [(5'h11):(1'h0)] wire84;
  wire signed [(3'h7):(1'h0)] wire83;
  wire [(5'h15):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire58;
  reg [(4'he):(1'h0)] reg107 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg106 = (1'h0);
  reg [(4'hf):(1'h0)] reg105 = (1'h0);
  reg [(5'h10):(1'h0)] reg99 = (1'h0);
  reg [(3'h5):(1'h0)] reg98 = (1'h0);
  reg [(2'h3):(1'h0)] reg97 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg96 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg95 = (1'h0);
  reg [(4'hc):(1'h0)] reg94 = (1'h0);
  reg [(5'h15):(1'h0)] reg93 = (1'h0);
  reg [(5'h10):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg91 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg90 = (1'h0);
  reg [(3'h5):(1'h0)] reg89 = (1'h0);
  reg [(4'hf):(1'h0)] reg88 = (1'h0);
  reg [(2'h2):(1'h0)] reg87 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg86 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg82 = (1'h0);
  reg [(5'h12):(1'h0)] reg81 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg80 = (1'h0);
  reg signed [(4'he):(1'h0)] reg79 = (1'h0);
  reg [(5'h12):(1'h0)] reg78 = (1'h0);
  reg [(5'h11):(1'h0)] reg77 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg74 = (1'h0);
  reg [(3'h6):(1'h0)] reg73 = (1'h0);
  reg [(5'h14):(1'h0)] reg72 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg71 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg70 = (1'h0);
  reg [(4'hc):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg68 = (1'h0);
  reg [(2'h3):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg66 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg65 = (1'h0);
  reg [(4'hf):(1'h0)] reg64 = (1'h0);
  reg [(5'h13):(1'h0)] reg63 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg61 = (1'h0);
  reg [(5'h14):(1'h0)] reg60 = (1'h0);
  assign y = {wire112,
                 wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire104,
                 wire103,
                 wire102,
                 wire101,
                 wire100,
                 wire85,
                 wire84,
                 wire83,
                 wire5,
                 wire58,
                 reg107,
                 reg106,
                 reg105,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 (1'h0)};
  assign wire5 = wire0[(2'h2):(1'h0)];
  module6 #() modinst59 (.wire11(wire5), .wire8(wire2), .wire10(wire0), .wire7(wire1), .wire9(wire4), .clk(clk), .y(wire58));
  always
    @(posedge clk) begin
      reg60 <= $signed(wire4[(4'hd):(3'h5)]);
      if ($signed((-$unsigned(($unsigned(wire3) ~^ (~|wire5))))))
        begin
          reg61 <= wire3[(1'h1):(1'h0)];
          reg62 <= {(8'ha1), (reg60[(1'h1):(1'h0)] + wire58[(2'h2):(2'h2)])};
          reg63 <= $signed($signed($signed((^~(wire1 ? reg62 : reg62)))));
          reg64 <= $signed($signed((^~$signed((~|reg61)))));
        end
      else
        begin
          reg61 <= $signed(wire2);
          reg62 <= reg64;
        end
      reg65 <= wire2;
      reg66 <= $signed(wire58[(4'hb):(1'h0)]);
    end
  always
    @(posedge clk) begin
      reg67 <= (($signed($unsigned(wire0[(5'h12):(3'h5)])) ?
          $signed((~&(reg60 ? reg66 : reg64))) : ((!$unsigned(wire0)) ?
              wire4 : ((~^reg61) == {reg61, reg60}))) < (~^reg66));
      reg68 <= (!$signed((({reg65, wire0} | (~wire5)) ?
          ((8'haf) >> $signed(wire1)) : wire58)));
      reg69 <= {(wire4 >> $signed(wire58[(4'h8):(2'h2)])),
          wire0[(4'hf):(4'ha)]};
      if ((&wire58))
        begin
          if (reg62[(3'h4):(1'h0)])
            begin
              reg70 <= $signed((+(+$signed((reg68 ? reg60 : wire1)))));
              reg71 <= ($unsigned(reg63) ? reg66 : reg70);
            end
          else
            begin
              reg70 <= ((((!{(8'hbc), reg64}) ?
                      reg66 : $signed(wire2)) == ((+reg69) ?
                      ($unsigned(reg66) ?
                          reg62 : $signed(reg67)) : (~|wire4[(2'h2):(1'h1)]))) ?
                  wire3 : wire4);
              reg71 <= $signed(wire4[(4'ha):(3'h7)]);
              reg72 <= reg63[(5'h13):(4'h8)];
              reg73 <= $signed(reg61[(2'h2):(2'h2)]);
            end
          reg74 <= (^wire5);
          reg75 <= $unsigned($unsigned((-$unsigned($signed(reg65)))));
          reg76 <= (reg70 != wire1);
          reg77 <= $unsigned(wire58);
        end
      else
        begin
          reg70 <= {((^~wire4[(4'hb):(3'h4)]) ?
                  $signed((((8'hbf) ? reg66 : wire1) ?
                      {reg61,
                          wire58} : (|reg74))) : $unsigned((|$unsigned(reg63)))),
              ($unsigned((8'hae)) ?
                  (((!wire58) < reg76[(2'h3):(1'h0)]) > reg61[(3'h4):(1'h0)]) : (~^reg76))};
        end
    end
  always
    @(posedge clk) begin
      reg78 <= wire3[(1'h0):(1'h0)];
      reg79 <= {wire1,
          (reg67 ?
              $signed(reg67[(1'h1):(1'h0)]) : ($signed({reg71}) == (~^$signed(reg78))))};
      reg80 <= reg67;
      reg81 <= $signed(wire4[(3'h4):(1'h0)]);
      reg82 <= (&(((!$signed(reg60)) ?
              $unsigned($unsigned(wire1)) : (wire58 > reg79[(4'ha):(3'h4)])) ?
          ((reg68[(4'ha):(3'h7)] || (reg72 ? wire5 : reg69)) ?
              (&{reg67}) : (reg77 ?
                  {(8'hb1),
                      reg67} : $signed(reg74))) : (reg79 << (+wire0[(4'he):(4'hd)]))));
    end
  assign wire83 = reg69[(4'h9):(3'h7)];
  assign wire84 = reg63;
  assign wire85 = $unsigned(reg78);
  always
    @(posedge clk) begin
      if ((^~reg72[(5'h10):(1'h0)]))
        begin
          reg86 <= (-$unsigned(reg69));
        end
      else
        begin
          if ($signed((((reg66[(1'h1):(1'h0)] ?
              $signed((8'hb2)) : (-wire4)) - wire84) <<< (((~|reg60) >>> $signed(reg66)) ?
              (reg86[(4'he):(4'he)] * reg86) : (reg65 ?
                  (reg60 ? wire1 : reg73) : reg86)))))
            begin
              reg86 <= (!(reg79[(1'h1):(1'h0)] * $unsigned({(~&reg82),
                  $signed(reg69)})));
              reg87 <= $signed(reg62[(3'h4):(2'h2)]);
            end
          else
            begin
              reg86 <= $signed((!(^$unsigned((reg73 >= reg62)))));
              reg87 <= {wire58[(2'h3):(2'h2)]};
              reg88 <= (($unsigned(reg82[(2'h3):(1'h1)]) ^~ $signed((-$unsigned(reg73)))) ?
                  ({($unsigned((8'ha7)) && $signed(reg82))} ^ $unsigned($unsigned((reg70 & (8'hab))))) : {reg61[(3'h5):(2'h2)],
                      $signed(((reg69 ? reg63 : wire58) ?
                          ((8'ha4) << wire83) : (~(8'h9f))))});
              reg89 <= $signed(reg79[(3'h6):(1'h1)]);
              reg90 <= reg73;
            end
          reg91 <= reg80;
        end
      reg92 <= reg89;
      reg93 <= (8'hba);
      if ((wire58[(1'h1):(1'h1)] ~^ (|reg91)))
        begin
          reg94 <= reg73;
          if (reg72)
            begin
              reg95 <= ($signed(reg69) ^ $unsigned(reg81[(3'h6):(3'h4)]));
              reg96 <= reg76[(1'h0):(1'h0)];
            end
          else
            begin
              reg95 <= wire2;
              reg96 <= (|$unsigned((^{reg78[(1'h0):(1'h0)]})));
            end
          reg97 <= wire85;
          reg98 <= $unsigned((reg88 ~^ (($unsigned(reg94) ?
                  (reg72 - reg88) : (reg77 & wire3)) ?
              $unsigned($unsigned(reg96)) : ((wire0 ? reg90 : reg62) > (reg69 ?
                  (8'hab) : (8'hbb))))));
        end
      else
        begin
          if (($signed($signed($unsigned($signed(reg87)))) ?
              wire1[(3'h5):(3'h5)] : {{wire4[(4'hc):(4'ha)],
                      (reg69 ? (~&reg89) : $unsigned(reg94))},
                  reg93[(3'h4):(1'h0)]}))
            begin
              reg94 <= {{{(reg80 ?
                              (reg98 ? (7'h42) : reg62) : $signed((8'hab))),
                          reg93},
                      (reg61 ^ ({reg71, reg74} ? (reg67 <= reg60) : reg77))},
                  ((reg72[(4'hc):(4'ha)] ?
                      (~&{reg89}) : ($signed((8'h9d)) ^ reg75[(4'h9):(3'h7)])) ~^ reg64[(1'h0):(1'h0)])};
              reg95 <= $unsigned(wire84[(5'h10):(4'hb)]);
              reg96 <= reg72;
              reg97 <= (!(reg87[(1'h1):(1'h1)] | ($unsigned((-wire84)) ?
                  reg63 : reg80)));
            end
          else
            begin
              reg94 <= $unsigned($signed((($unsigned(reg90) ?
                  (reg71 == (8'ha8)) : (reg65 ?
                      reg74 : reg78)) && ($unsigned((8'hbd)) >= (reg74 ^ reg91)))));
              reg95 <= {wire85,
                  ({{wire3, $unsigned(reg68)}} ?
                      reg91[(4'h8):(2'h3)] : ((wire2 << reg68) < $unsigned((^~wire84))))};
              reg96 <= (~&$unsigned($unsigned(reg91[(5'h13):(3'h7)])));
              reg97 <= {reg82[(4'ha):(4'ha)], ({reg82} ? wire0 : (~^(+reg98)))};
            end
        end
      reg99 <= ((^~reg72) ?
          (~$unsigned(reg91)) : {(-{$unsigned(reg96), {reg86, wire58}}),
              $signed($unsigned(reg81[(4'h8):(2'h3)]))});
    end
  assign wire100 = (~|reg72);
  assign wire101 = $signed(wire2[(3'h5):(3'h5)]);
  assign wire102 = (~reg98);
  assign wire103 = (^$unsigned($signed((&(reg71 >= wire100)))));
  assign wire104 = $signed(reg90[(4'ha):(3'h7)]);
  always
    @(posedge clk) begin
      reg105 <= reg87[(1'h0):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg106 <= reg90[(4'h9):(3'h5)];
      reg107 <= ((&$signed((reg98[(2'h3):(2'h2)] ?
          {(8'ha2)} : $signed(reg92)))) << (~^$signed(reg60[(3'h4):(2'h2)])));
    end
  assign wire108 = wire101[(1'h1):(1'h1)];
  assign wire109 = reg66[(4'hf):(1'h1)];
  assign wire110 = ((wire109 ?
                       ((~(|wire101)) - reg106[(2'h3):(2'h2)]) : wire101) ~^ (8'hab));
  assign wire111 = reg79[(2'h3):(2'h2)];
  assign wire112 = ((8'h9d) & $signed((^($signed(reg70) ?
                       reg96 : reg89[(3'h5):(2'h2)]))));
endmodule

module module6  (y, clk, wire11, wire10, wire9, wire8, wire7);
  output wire [(32'h148):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire11;
  input wire [(2'h2):(1'h0)] wire10;
  input wire signed [(4'hb):(1'h0)] wire9;
  input wire signed [(4'hf):(1'h0)] wire8;
  input wire [(4'h8):(1'h0)] wire7;
  wire signed [(5'h13):(1'h0)] wire56;
  wire signed [(5'h15):(1'h0)] wire55;
  wire [(4'hb):(1'h0)] wire54;
  wire [(4'hb):(1'h0)] wire53;
  wire [(5'h15):(1'h0)] wire52;
  wire signed [(5'h14):(1'h0)] wire51;
  wire signed [(4'hb):(1'h0)] wire50;
  wire signed [(4'h8):(1'h0)] wire48;
  wire [(4'h9):(1'h0)] wire31;
  wire signed [(3'h4):(1'h0)] wire29;
  wire [(3'h6):(1'h0)] wire28;
  wire signed [(3'h7):(1'h0)] wire17;
  wire [(3'h5):(1'h0)] wire16;
  wire [(4'hc):(1'h0)] wire15;
  reg [(5'h10):(1'h0)] reg57 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg26 = (1'h0);
  reg [(4'he):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(5'h11):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg22 = (1'h0);
  reg [(4'hf):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg19 = (1'h0);
  reg [(3'h6):(1'h0)] reg18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg14 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  assign y = {wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire48,
                 wire31,
                 wire29,
                 wire28,
                 wire17,
                 wire16,
                 wire15,
                 reg57,
                 reg30,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg14,
                 reg13,
                 reg12,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg12 <= $signed(wire11[(2'h3):(2'h3)]);
      reg13 <= (((!($unsigned(wire7) > wire8[(3'h4):(1'h0)])) == (+wire10)) ?
          wire8 : (^~$signed(wire11)));
      reg14 <= wire7;
    end
  assign wire15 = $unsigned($signed(reg14));
  assign wire16 = wire8;
  assign wire17 = wire8[(2'h2):(1'h1)];
  always
    @(posedge clk) begin
      reg18 <= ((((((8'hb8) ? (8'haf) : reg13) >= wire15) ?
              $unsigned((7'h42)) : $unsigned((wire10 * wire11))) ^~ $unsigned(reg12[(2'h3):(2'h2)])) ?
          wire8[(2'h3):(1'h0)] : ((reg13 ?
              {wire15} : $signed((reg12 ?
                  (7'h40) : wire15))) + {((wire7 - reg13) ?
                  (wire16 ? wire8 : reg14) : $signed(wire11)),
              wire10}));
      reg19 <= reg14[(4'hc):(3'h5)];
      reg20 <= $signed((!$unsigned($signed(wire15))));
      reg21 <= (+wire16[(3'h4):(3'h4)]);
      if ($signed($signed(wire17)))
        begin
          reg22 <= wire8[(1'h1):(1'h0)];
          reg23 <= (wire16 ^ (wire17[(1'h0):(1'h0)] < (~|(!reg22))));
          if ($unsigned(wire10[(1'h0):(1'h0)]))
            begin
              reg24 <= ($signed((8'h9d)) ?
                  $signed({(wire7[(1'h0):(1'h0)] >> $signed(wire11))}) : {($unsigned(reg22) ^ reg12[(3'h5):(1'h1)]),
                      (+$unsigned(reg21[(2'h3):(2'h3)]))});
            end
          else
            begin
              reg24 <= $unsigned(wire8[(3'h6):(1'h1)]);
              reg25 <= $signed($unsigned(reg13));
              reg26 <= $signed({(+($signed(wire17) ? reg18 : reg22)),
                  $unsigned((+reg18))});
              reg27 <= wire8[(1'h1):(1'h1)];
            end
        end
      else
        begin
          if (reg27)
            begin
              reg22 <= (reg21[(4'hb):(2'h2)] ?
                  $signed(reg27) : $unsigned($unsigned($signed((|reg23)))));
            end
          else
            begin
              reg22 <= (($unsigned($signed(reg20[(3'h7):(3'h6)])) <<< {wire11[(2'h3):(1'h1)],
                  wire17[(1'h0):(1'h0)]}) + $signed($signed({(wire16 && (8'ha0))})));
              reg23 <= wire8[(4'hb):(2'h3)];
              reg24 <= ({$unsigned((^~reg26[(4'h9):(3'h7)])),
                      ($signed(reg14) ?
                          $signed((reg13 ?
                              reg20 : (8'hb1))) : $signed((-wire8)))} ?
                  wire7 : reg19);
              reg25 <= ((($unsigned((8'ha5)) ?
                          ($unsigned(reg13) >>> (wire8 >>> reg23)) : reg12[(3'h4):(1'h0)]) ?
                      (&wire8) : (8'hb6)) ?
                  $unsigned((((wire11 <= wire8) ?
                      reg19[(3'h7):(3'h4)] : $unsigned(reg21)) && reg26[(3'h6):(3'h6)])) : reg14);
              reg26 <= $signed(reg19[(1'h0):(1'h0)]);
            end
          reg27 <= (wire11[(4'h9):(2'h2)] - reg13);
        end
    end
  assign wire28 = ($unsigned(reg22[(1'h0):(1'h0)]) * (reg14 << (((reg23 < reg19) ?
                      wire9[(3'h7):(3'h4)] : $signed(reg24)) << ((reg27 ?
                      (8'hb7) : reg23) + $unsigned(reg14)))));
  assign wire29 = ($unsigned((8'h9f)) ? wire16[(2'h3):(1'h0)] : wire17);
  always
    @(posedge clk) begin
      reg30 <= (^reg14[(1'h1):(1'h1)]);
    end
  assign wire31 = ((wire28[(3'h4):(1'h0)] & wire15) ?
                      (-(^~(^wire9))) : (^~$signed($signed($unsigned(wire29)))));
  module32 #() modinst49 (wire48, clk, reg19, reg14, wire15, wire7);
  assign wire50 = (8'hb1);
  assign wire51 = (&$signed($unsigned($signed(reg12))));
  assign wire52 = reg26[(3'h6):(3'h5)];
  assign wire53 = (wire28[(1'h1):(1'h0)] ?
                      wire7 : ($unsigned(($unsigned(reg26) ?
                          $unsigned(wire48) : ((7'h43) ?
                              reg24 : reg23))) == ($signed($signed(wire10)) ?
                          reg27 : wire8[(3'h7):(3'h4)])));
  assign wire54 = {$unsigned($unsigned($signed((reg12 <= reg14)))),
                      {{$unsigned(wire16)},
                          ($unsigned(wire48[(2'h3):(2'h2)]) ?
                              (8'ha1) : wire17[(2'h3):(2'h3)])}};
  assign wire55 = (~((~$signed((|reg30))) - wire15));
  assign wire56 = ((($unsigned({reg19,
                          reg12}) >> ($unsigned(wire15) ^~ $unsigned(reg22))) & $unsigned((+((8'hb2) ?
                          wire29 : wire55)))) ?
                      wire55 : wire50);
  always
    @(posedge clk) begin
      reg57 <= (((+$unsigned(reg20[(3'h5):(3'h5)])) ^~ $unsigned($unsigned(wire15))) >> reg26[(1'h1):(1'h0)]);
    end
endmodule

module module32  (y, clk, wire36, wire35, wire34, wire33);
  output wire [(32'h82):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire36;
  input wire signed [(4'hb):(1'h0)] wire35;
  input wire signed [(4'h8):(1'h0)] wire34;
  input wire [(3'h5):(1'h0)] wire33;
  wire signed [(3'h5):(1'h0)] wire45;
  wire [(4'he):(1'h0)] wire44;
  wire [(5'h14):(1'h0)] wire38;
  wire signed [(4'hd):(1'h0)] wire37;
  reg [(2'h2):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg46 = (1'h0);
  reg [(5'h14):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg42 = (1'h0);
  reg [(3'h4):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg40 = (1'h0);
  reg [(4'h9):(1'h0)] reg39 = (1'h0);
  assign y = {wire45,
                 wire44,
                 wire38,
                 wire37,
                 reg47,
                 reg46,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 (1'h0)};
  assign wire37 = wire33[(2'h2):(1'h1)];
  assign wire38 = wire37;
  always
    @(posedge clk) begin
      reg39 <= $signed(wire37);
      reg40 <= $unsigned($signed($unsigned(wire36)));
      reg41 <= ((^~($unsigned(wire34[(2'h2):(1'h0)]) ?
          reg40[(2'h2):(2'h2)] : ((~(8'ha5)) ?
              (~reg40) : (!(8'h9d))))) << $signed(wire36[(4'ha):(2'h2)]));
      reg42 <= $signed((({wire34[(3'h6):(1'h1)], {wire35}} ?
              reg40 : ((wire35 + wire34) ?
                  (wire33 ? wire33 : reg39) : ((8'ha4) ? reg41 : reg40))) ?
          $unsigned(((~|wire33) ?
              $signed(wire37) : wire33)) : $signed(($signed(reg41) ?
              $unsigned(wire33) : reg41[(2'h3):(2'h3)]))));
      reg43 <= (^~wire34);
    end
  assign wire44 = reg39;
  assign wire45 = {((wire35 ?
                          wire44[(4'h9):(4'h9)] : $unsigned((wire44 ?
                              (8'had) : wire37))) >>> wire33[(3'h4):(2'h2)]),
                      ($unsigned((-reg43)) ?
                          (&$unsigned(wire38)) : ($unsigned((^~wire34)) > ($unsigned(wire37) != $signed(wire34))))};
  always
    @(posedge clk) begin
      reg46 <= (wire35[(2'h3):(2'h2)] != $unsigned($signed($signed((wire36 ?
          wire33 : (8'hb5))))));
      reg47 <= $signed(wire45);
    end
endmodule
