verilog work "regfile.v"
verilog work "PC.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_regfile_3stage.v"
verilog work "test_bench_3_stage_pipeline.v"
