Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Sat Jan 18 16:50:49 2025
| Host             : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file digilent_arty_s7_power_synth.rpt
| Design           : digilent_arty_s7
| Device           : xc7s50csga324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.541        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.466        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        9 |       --- |             --- |
| Slice Logic              |     0.016 |     9676 |       --- |             --- |
|   LUT as Logic           |     0.013 |     4616 |     32600 |           14.16 |
|   CARRY4                 |    <0.001 |      208 |      8150 |            2.55 |
|   LUT as Distributed RAM |    <0.001 |      144 |      9600 |            1.50 |
|   Register               |    <0.001 |     3747 |     65200 |            5.75 |
|   F7/F8 Muxes            |    <0.001 |       37 |     32600 |            0.11 |
|   LUT as Shift Register  |    <0.001 |        2 |      9600 |            0.02 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |     0.019 |     9487 |       --- |             --- |
| Block RAM                |     0.048 |     23.5 |        75 |           31.33 |
| PLL                      |     0.129 |        1 |         5 |           20.00 |
| DSPs                     |     0.004 |        4 |       120 |            3.33 |
| I/O                      |     0.213 |       56 |       210 |           26.67 |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.541 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.150 |       0.139 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.132 |       0.119 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.081 |       0.080 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+----------------------------+-----------------+
| Clock                      | Domain                     | Constraint (ns) |
+----------------------------+----------------------------+-----------------+
| clk100                     | clk100                     |            10.0 |
| soc_builder_basesoc_pll_fb | soc_builder_basesoc_pll_fb |            10.0 |
| soc_crg_clkout0            | soc_crg_clkout0            |            10.0 |
| soc_crg_clkout1            | soc_crg_clkout1            |             5.0 |
| soc_crg_clkout2            | soc_crg_clkout2            |             2.5 |
| soc_crg_clkout3            | soc_crg_clkout3            |             2.5 |
| soc_crg_clkout4            | soc_crg_clkout4            |             5.0 |
+----------------------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| digilent_arty_s7           |     0.465 |
|   IOBUF                    |     0.004 |
|   IOBUFDS                  |     0.015 |
|     OBUFTDS                |     0.003 |
|   IOBUFDS_1                |     0.015 |
|     OBUFTDS                |     0.003 |
|   IOBUF_1                  |     0.004 |
|   IOBUF_10                 |     0.004 |
|   IOBUF_11                 |     0.004 |
|   IOBUF_12                 |     0.004 |
|   IOBUF_13                 |     0.004 |
|   IOBUF_14                 |     0.004 |
|   IOBUF_15                 |     0.004 |
|   IOBUF_2                  |     0.004 |
|   IOBUF_3                  |     0.004 |
|   IOBUF_4                  |     0.004 |
|   IOBUF_5                  |     0.004 |
|   IOBUF_6                  |     0.004 |
|   IOBUF_7                  |     0.004 |
|   IOBUF_8                  |     0.004 |
|   IOBUF_9                  |     0.004 |
|   OBUFDS                   |     0.002 |
|   VexRiscv                 |     0.042 |
|     IBusCachedPlugin_cache |     0.004 |
|     dataCache_1            |     0.009 |
+----------------------------+-----------+


