$date
	Thu Oct  7 14:41:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mar_tb $end
$var wire 8 ! address [7:0] $end
$var reg 1 " clk $end
$var reg 16 # data [15:0] $end
$var reg 1 $ mar_load $end
$var reg 1 % nrst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 16 & mar_bus [15:0] $end
$var wire 1 $ mar_load $end
$var wire 1 % nrst $end
$var reg 8 ' address [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1111 &
1%
0$
b1111 #
1"
bx !
$end
#5
0"
0%
#10
b0 !
b0 '
1"
#15
0"
1%
#20
1"
#25
0"
1$
#30
b1111 !
b1111 '
1"
#35
0"
0$
#40
1"
#45
0"
bz #
bz &
#50
1"
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
