ARM GAS  /tmp/ccSRuA5Z.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB134:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccSRuA5Z.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/ccSRuA5Z.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  /tmp/ccSRuA5Z.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccSRuA5Z.s 			page 5


  29              		.loc 1 201 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 202 3 view .LVU1
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 203 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE134:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB135:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 220 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  56              		.loc 1 221 3 view .LVU4
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pll_config;
  57              		.loc 1 222 3 view .LVU5
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
  58              		.loc 1 224 3 view .LVU6
  59              		.loc 1 224 6 is_stmt 0 view .LVU7
  60 0000 0028     		cmp	r0, #0
  61 0002 00F0E581 		beq	.L52
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  62              		.loc 1 220 1 view .LVU8
  63 0006 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccSRuA5Z.s 			page 6


  64              	.LCFI0:
  65              		.cfi_def_cfa_offset 16
  66              		.cfi_offset 4, -16
  67              		.cfi_offset 5, -12
  68              		.cfi_offset 6, -8
  69              		.cfi_offset 14, -4
  70 0008 82B0     		sub	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 24
  73 000a 0446     		mov	r4, r0
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  74              		.loc 1 230 3 is_stmt 1 view .LVU9
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  75              		.loc 1 232 3 view .LVU10
  76              		.loc 1 232 26 is_stmt 0 view .LVU11
  77 000c 0368     		ldr	r3, [r0]
  78              		.loc 1 232 6 view .LVU12
  79 000e 13F0010F 		tst	r3, #1
  80 0012 3BD0     		beq	.L4
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  81              		.loc 1 235 5 is_stmt 1 view .LVU13
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
  82              		.loc 1 237 5 view .LVU14
  83              		.loc 1 237 10 is_stmt 0 view .LVU15
  84 0014 A64B     		ldr	r3, .L94
  85 0016 9B68     		ldr	r3, [r3, #8]
  86 0018 03F00C03 		and	r3, r3, #12
  87              		.loc 1 237 8 view .LVU16
  88 001c 042B     		cmp	r3, #4
  89 001e 2CD0     		beq	.L5
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  90              		.loc 1 238 11 discriminator 1 view .LVU17
  91 0020 A34B     		ldr	r3, .L94
  92 0022 9B68     		ldr	r3, [r3, #8]
  93 0024 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  94              		.loc 1 237 61 discriminator 1 view .LVU18
  95 0028 082B     		cmp	r3, #8
  96 002a 21D0     		beq	.L80
  97              	.L6:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccSRuA5Z.s 			page 7


 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  98              		.loc 1 248 7 is_stmt 1 view .LVU19
  99              		.loc 1 248 7 view .LVU20
 100 002c 6368     		ldr	r3, [r4, #4]
 101 002e B3F5803F 		cmp	r3, #65536
 102 0032 4FD0     		beq	.L81
 103              		.loc 1 248 7 discriminator 2 view .LVU21
 104 0034 B3F5A02F 		cmp	r3, #327680
 105 0038 52D0     		beq	.L82
 106              		.loc 1 248 7 discriminator 5 view .LVU22
 107 003a 9D4B     		ldr	r3, .L94
 108 003c 1A68     		ldr	r2, [r3]
 109 003e 22F48032 		bic	r2, r2, #65536
 110 0042 1A60     		str	r2, [r3]
 111              		.loc 1 248 7 discriminator 5 view .LVU23
 112 0044 1A68     		ldr	r2, [r3]
 113 0046 22F48022 		bic	r2, r2, #262144
 114 004a 1A60     		str	r2, [r3]
 115              	.L8:
 116              		.loc 1 248 7 discriminator 7 view .LVU24
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 117              		.loc 1 251 7 discriminator 7 view .LVU25
 118              		.loc 1 251 29 is_stmt 0 discriminator 7 view .LVU26
 119 004c 6368     		ldr	r3, [r4, #4]
 120              		.loc 1 251 10 discriminator 7 view .LVU27
 121 004e 002B     		cmp	r3, #0
 122 0050 50D0     		beq	.L10
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 123              		.loc 1 254 9 is_stmt 1 view .LVU28
 124              		.loc 1 254 21 is_stmt 0 view .LVU29
 125 0052 FFF7FEFF 		bl	HAL_GetTick
 126              	.LVL1:
 127              		.loc 1 254 21 view .LVU30
 128 0056 0546     		mov	r5, r0
 129              	.LVL2:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 130              		.loc 1 257 9 is_stmt 1 view .LVU31
 131              	.L11:
 132              		.loc 1 257 15 view .LVU32
 133              		.loc 1 257 16 is_stmt 0 view .LVU33
 134 0058 954B     		ldr	r3, .L94
 135 005a 1B68     		ldr	r3, [r3]
 136              		.loc 1 257 15 view .LVU34
 137 005c 13F4003F 		tst	r3, #131072
 138 0060 14D1     		bne	.L4
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 139              		.loc 1 259 11 is_stmt 1 view .LVU35
 140              		.loc 1 259 16 is_stmt 0 view .LVU36
 141 0062 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccSRuA5Z.s 			page 8


 142              	.LVL3:
 143              		.loc 1 259 30 view .LVU37
 144 0066 401B     		subs	r0, r0, r5
 145              		.loc 1 259 14 view .LVU38
 146 0068 6428     		cmp	r0, #100
 147 006a F5D9     		bls	.L11
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 148              		.loc 1 261 20 view .LVU39
 149 006c 0320     		movs	r0, #3
 150 006e B6E1     		b	.L3
 151              	.LVL4:
 152              	.L80:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 153              		.loc 1 238 70 view .LVU40
 154 0070 8F4B     		ldr	r3, .L94
 155 0072 5B68     		ldr	r3, [r3, #4]
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 156              		.loc 1 238 62 view .LVU41
 157 0074 13F4800F 		tst	r3, #4194304
 158 0078 D8D0     		beq	.L6
 159              	.L5:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 160              		.loc 1 240 7 is_stmt 1 view .LVU42
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 161              		.loc 1 240 12 is_stmt 0 view .LVU43
 162 007a 8D4B     		ldr	r3, .L94
 163 007c 1B68     		ldr	r3, [r3]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 164              		.loc 1 240 10 view .LVU44
 165 007e 13F4003F 		tst	r3, #131072
 166 0082 03D0     		beq	.L4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 167              		.loc 1 240 79 discriminator 1 view .LVU45
 168 0084 6368     		ldr	r3, [r4, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 169              		.loc 1 240 58 discriminator 1 view .LVU46
 170 0086 002B     		cmp	r3, #0
 171 0088 00F0A481 		beq	.L83
 172              	.LVL5:
 173              	.L4:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccSRuA5Z.s 			page 9


 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 174              		.loc 1 282 3 is_stmt 1 view .LVU47
 175              		.loc 1 282 26 is_stmt 0 view .LVU48
 176 008c 2368     		ldr	r3, [r4]
 177              		.loc 1 282 6 view .LVU49
 178 008e 13F0020F 		tst	r3, #2
 179 0092 54D0     		beq	.L15
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 180              		.loc 1 285 5 is_stmt 1 view .LVU50
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 181              		.loc 1 286 5 view .LVU51
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 182              		.loc 1 289 5 view .LVU52
 183              		.loc 1 289 10 is_stmt 0 view .LVU53
 184 0094 864B     		ldr	r3, .L94
 185 0096 9B68     		ldr	r3, [r3, #8]
 186              		.loc 1 289 8 view .LVU54
 187 0098 13F00C0F 		tst	r3, #12
 188 009c 3ED0     		beq	.L16
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 189              		.loc 1 290 11 discriminator 1 view .LVU55
 190 009e 844B     		ldr	r3, .L94
 191 00a0 9B68     		ldr	r3, [r3, #8]
 192 00a2 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 193              		.loc 1 289 61 discriminator 1 view .LVU56
 194 00a6 082B     		cmp	r3, #8
 195 00a8 33D0     		beq	.L84
 196              	.L17:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 197              		.loc 1 307 7 is_stmt 1 view .LVU57
 198              		.loc 1 307 29 is_stmt 0 view .LVU58
 199 00aa E368     		ldr	r3, [r4, #12]
ARM GAS  /tmp/ccSRuA5Z.s 			page 10


 200              		.loc 1 307 10 view .LVU59
 201 00ac 002B     		cmp	r3, #0
 202 00ae 67D0     		beq	.L19
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 203              		.loc 1 310 9 is_stmt 1 view .LVU60
 204 00b0 804B     		ldr	r3, .L94+4
 205 00b2 0122     		movs	r2, #1
 206 00b4 1A60     		str	r2, [r3]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 207              		.loc 1 313 9 view .LVU61
 208              		.loc 1 313 21 is_stmt 0 view .LVU62
 209 00b6 FFF7FEFF 		bl	HAL_GetTick
 210              	.LVL6:
 211 00ba 0546     		mov	r5, r0
 212              	.LVL7:
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 213              		.loc 1 316 9 is_stmt 1 view .LVU63
 214              	.L20:
 215              		.loc 1 316 15 view .LVU64
 216              		.loc 1 316 16 is_stmt 0 view .LVU65
 217 00bc 7C4B     		ldr	r3, .L94
 218 00be 1B68     		ldr	r3, [r3]
 219              		.loc 1 316 15 view .LVU66
 220 00c0 13F0020F 		tst	r3, #2
 221 00c4 53D1     		bne	.L85
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 222              		.loc 1 318 11 is_stmt 1 view .LVU67
 223              		.loc 1 318 16 is_stmt 0 view .LVU68
 224 00c6 FFF7FEFF 		bl	HAL_GetTick
 225              	.LVL8:
 226              		.loc 1 318 30 view .LVU69
 227 00ca 401B     		subs	r0, r0, r5
 228              		.loc 1 318 14 view .LVU70
 229 00cc 0228     		cmp	r0, #2
 230 00ce F5D9     		bls	.L20
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 231              		.loc 1 320 20 view .LVU71
 232 00d0 0320     		movs	r0, #3
 233 00d2 84E1     		b	.L3
 234              	.LVL9:
 235              	.L81:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 236              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU72
 237 00d4 764A     		ldr	r2, .L94
 238 00d6 1368     		ldr	r3, [r2]
 239 00d8 43F48033 		orr	r3, r3, #65536
 240 00dc 1360     		str	r3, [r2]
 241 00de B5E7     		b	.L8
 242              	.L82:
ARM GAS  /tmp/ccSRuA5Z.s 			page 11


 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 243              		.loc 1 248 7 discriminator 4 view .LVU73
 244 00e0 734B     		ldr	r3, .L94
 245 00e2 1A68     		ldr	r2, [r3]
 246 00e4 42F48022 		orr	r2, r2, #262144
 247 00e8 1A60     		str	r2, [r3]
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 248              		.loc 1 248 7 discriminator 4 view .LVU74
 249 00ea 1A68     		ldr	r2, [r3]
 250 00ec 42F48032 		orr	r2, r2, #65536
 251 00f0 1A60     		str	r2, [r3]
 252 00f2 ABE7     		b	.L8
 253              	.L10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 254              		.loc 1 268 9 view .LVU75
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 255              		.loc 1 268 21 is_stmt 0 view .LVU76
 256 00f4 FFF7FEFF 		bl	HAL_GetTick
 257              	.LVL10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 258              		.loc 1 268 21 view .LVU77
 259 00f8 0546     		mov	r5, r0
 260              	.LVL11:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261              		.loc 1 271 9 is_stmt 1 view .LVU78
 262              	.L13:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 271 15 view .LVU79
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 264              		.loc 1 271 16 is_stmt 0 view .LVU80
 265 00fa 6D4B     		ldr	r3, .L94
 266 00fc 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 267              		.loc 1 271 15 view .LVU81
 268 00fe 13F4003F 		tst	r3, #131072
 269 0102 C3D0     		beq	.L4
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 273 11 is_stmt 1 view .LVU82
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 271              		.loc 1 273 16 is_stmt 0 view .LVU83
 272 0104 FFF7FEFF 		bl	HAL_GetTick
 273              	.LVL12:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 274              		.loc 1 273 30 view .LVU84
 275 0108 401B     		subs	r0, r0, r5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 276              		.loc 1 273 14 view .LVU85
 277 010a 6428     		cmp	r0, #100
 278 010c F5D9     		bls	.L13
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 279              		.loc 1 275 20 view .LVU86
 280 010e 0320     		movs	r0, #3
 281 0110 65E1     		b	.L3
 282              	.LVL13:
 283              	.L84:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 284              		.loc 1 290 70 view .LVU87
ARM GAS  /tmp/ccSRuA5Z.s 			page 12


 285 0112 674B     		ldr	r3, .L94
 286 0114 5B68     		ldr	r3, [r3, #4]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 287              		.loc 1 290 62 view .LVU88
 288 0116 13F4800F 		tst	r3, #4194304
 289 011a C6D1     		bne	.L17
 290              	.L16:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 293 7 is_stmt 1 view .LVU89
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 292              		.loc 1 293 12 is_stmt 0 view .LVU90
 293 011c 644B     		ldr	r3, .L94
 294 011e 1B68     		ldr	r3, [r3]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295              		.loc 1 293 10 view .LVU91
 296 0120 13F0020F 		tst	r3, #2
 297 0124 03D0     		beq	.L18
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 298              		.loc 1 293 79 discriminator 1 view .LVU92
 299 0126 E368     		ldr	r3, [r4, #12]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300              		.loc 1 293 58 discriminator 1 view .LVU93
 301 0128 012B     		cmp	r3, #1
 302 012a 40F05581 		bne	.L56
 303              	.L18:
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 304              		.loc 1 301 9 is_stmt 1 view .LVU94
 305 012e 604A     		ldr	r2, .L94
 306 0130 1368     		ldr	r3, [r2]
 307 0132 23F0F803 		bic	r3, r3, #248
 308 0136 2169     		ldr	r1, [r4, #16]
 309 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 310 013c 1360     		str	r3, [r2]
 311              	.L15:
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccSRuA5Z.s 			page 13


 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 312              		.loc 1 347 3 view .LVU95
 313              		.loc 1 347 26 is_stmt 0 view .LVU96
 314 013e 2368     		ldr	r3, [r4]
 315              		.loc 1 347 6 view .LVU97
 316 0140 13F0080F 		tst	r3, #8
 317 0144 40D0     		beq	.L24
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 318              		.loc 1 350 5 is_stmt 1 view .LVU98
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 319              		.loc 1 353 5 view .LVU99
 320              		.loc 1 353 27 is_stmt 0 view .LVU100
 321 0146 6369     		ldr	r3, [r4, #20]
 322              		.loc 1 353 8 view .LVU101
 323 0148 63B3     		cbz	r3, .L25
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 324              		.loc 1 356 7 is_stmt 1 view .LVU102
 325 014a 5B4B     		ldr	r3, .L94+8
 326 014c 0122     		movs	r2, #1
 327 014e 1A60     		str	r2, [r3]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 328              		.loc 1 359 7 view .LVU103
 329              		.loc 1 359 19 is_stmt 0 view .LVU104
 330 0150 FFF7FEFF 		bl	HAL_GetTick
 331              	.LVL14:
 332 0154 0546     		mov	r5, r0
 333              	.LVL15:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 334              		.loc 1 362 7 is_stmt 1 view .LVU105
 335              	.L26:
 336              		.loc 1 362 13 view .LVU106
 337              		.loc 1 362 14 is_stmt 0 view .LVU107
 338 0156 564B     		ldr	r3, .L94
 339 0158 5B6F     		ldr	r3, [r3, #116]
 340              		.loc 1 362 13 view .LVU108
 341 015a 13F0020F 		tst	r3, #2
 342 015e 33D1     		bne	.L24
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 343              		.loc 1 364 9 is_stmt 1 view .LVU109
 344              		.loc 1 364 14 is_stmt 0 view .LVU110
 345 0160 FFF7FEFF 		bl	HAL_GetTick
 346              	.LVL16:
 347              		.loc 1 364 28 view .LVU111
ARM GAS  /tmp/ccSRuA5Z.s 			page 14


 348 0164 401B     		subs	r0, r0, r5
 349              		.loc 1 364 12 view .LVU112
 350 0166 0228     		cmp	r0, #2
 351 0168 F5D9     		bls	.L26
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 352              		.loc 1 366 18 view .LVU113
 353 016a 0320     		movs	r0, #3
 354 016c 37E1     		b	.L3
 355              	.L85:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 356              		.loc 1 325 9 is_stmt 1 view .LVU114
 357 016e 504A     		ldr	r2, .L94
 358 0170 1368     		ldr	r3, [r2]
 359 0172 23F0F803 		bic	r3, r3, #248
 360 0176 2169     		ldr	r1, [r4, #16]
 361 0178 43EAC103 		orr	r3, r3, r1, lsl #3
 362 017c 1360     		str	r3, [r2]
 363 017e DEE7     		b	.L15
 364              	.LVL17:
 365              	.L19:
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 366              		.loc 1 330 9 view .LVU115
 367 0180 4C4B     		ldr	r3, .L94+4
 368 0182 0022     		movs	r2, #0
 369 0184 1A60     		str	r2, [r3]
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 370              		.loc 1 333 9 view .LVU116
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 371              		.loc 1 333 21 is_stmt 0 view .LVU117
 372 0186 FFF7FEFF 		bl	HAL_GetTick
 373              	.LVL18:
 374 018a 0546     		mov	r5, r0
 375              	.LVL19:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 376              		.loc 1 336 9 is_stmt 1 view .LVU118
 377              	.L22:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 378              		.loc 1 336 15 view .LVU119
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 379              		.loc 1 336 16 is_stmt 0 view .LVU120
 380 018c 484B     		ldr	r3, .L94
 381 018e 1B68     		ldr	r3, [r3]
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 382              		.loc 1 336 15 view .LVU121
 383 0190 13F0020F 		tst	r3, #2
 384 0194 D3D0     		beq	.L15
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 338 11 is_stmt 1 view .LVU122
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 386              		.loc 1 338 16 is_stmt 0 view .LVU123
 387 0196 FFF7FEFF 		bl	HAL_GetTick
 388              	.LVL20:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 389              		.loc 1 338 30 view .LVU124
 390 019a 401B     		subs	r0, r0, r5
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccSRuA5Z.s 			page 15


 391              		.loc 1 338 14 view .LVU125
 392 019c 0228     		cmp	r0, #2
 393 019e F5D9     		bls	.L22
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 394              		.loc 1 340 20 view .LVU126
 395 01a0 0320     		movs	r0, #3
 396 01a2 1CE1     		b	.L3
 397              	.LVL21:
 398              	.L25:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 399              		.loc 1 373 7 is_stmt 1 view .LVU127
 400 01a4 444B     		ldr	r3, .L94+8
 401 01a6 0022     		movs	r2, #0
 402 01a8 1A60     		str	r2, [r3]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 403              		.loc 1 376 7 view .LVU128
 404              		.loc 1 376 19 is_stmt 0 view .LVU129
 405 01aa FFF7FEFF 		bl	HAL_GetTick
 406              	.LVL22:
 407 01ae 0546     		mov	r5, r0
 408              	.LVL23:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 409              		.loc 1 379 7 is_stmt 1 view .LVU130
 410              	.L28:
 411              		.loc 1 379 13 view .LVU131
 412              		.loc 1 379 14 is_stmt 0 view .LVU132
 413 01b0 3F4B     		ldr	r3, .L94
 414 01b2 5B6F     		ldr	r3, [r3, #116]
 415              		.loc 1 379 13 view .LVU133
 416 01b4 13F0020F 		tst	r3, #2
 417 01b8 06D0     		beq	.L24
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 418              		.loc 1 381 9 is_stmt 1 view .LVU134
 419              		.loc 1 381 14 is_stmt 0 view .LVU135
 420 01ba FFF7FEFF 		bl	HAL_GetTick
 421              	.LVL24:
 422              		.loc 1 381 28 view .LVU136
 423 01be 401B     		subs	r0, r0, r5
 424              		.loc 1 381 12 view .LVU137
 425 01c0 0228     		cmp	r0, #2
 426 01c2 F5D9     		bls	.L28
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 427              		.loc 1 383 18 view .LVU138
 428 01c4 0320     		movs	r0, #3
 429 01c6 0AE1     		b	.L3
ARM GAS  /tmp/ccSRuA5Z.s 			page 16


 430              	.LVL25:
 431              	.L24:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 432              		.loc 1 389 3 is_stmt 1 view .LVU139
 433              		.loc 1 389 26 is_stmt 0 view .LVU140
 434 01c8 2368     		ldr	r3, [r4]
 435              		.loc 1 389 6 view .LVU141
 436 01ca 13F0040F 		tst	r3, #4
 437 01ce 78D0     		beq	.L30
 438              	.LBB2:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 439              		.loc 1 391 5 is_stmt 1 view .LVU142
 440              	.LVL26:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 441              		.loc 1 394 5 view .LVU143
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 442              		.loc 1 398 5 view .LVU144
 443              		.loc 1 398 9 is_stmt 0 view .LVU145
 444 01d0 374B     		ldr	r3, .L94
 445 01d2 1B6C     		ldr	r3, [r3, #64]
 446              		.loc 1 398 8 view .LVU146
 447 01d4 13F0805F 		tst	r3, #268435456
 448 01d8 0DD1     		bne	.L61
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 449              		.loc 1 400 7 is_stmt 1 view .LVU147
 450              	.LBB3:
 451              		.loc 1 400 7 view .LVU148
 452 01da 0023     		movs	r3, #0
 453 01dc 0193     		str	r3, [sp, #4]
 454              		.loc 1 400 7 view .LVU149
 455 01de 344B     		ldr	r3, .L94
 456 01e0 1A6C     		ldr	r2, [r3, #64]
 457 01e2 42F08052 		orr	r2, r2, #268435456
 458 01e6 1A64     		str	r2, [r3, #64]
 459              		.loc 1 400 7 view .LVU150
 460 01e8 1B6C     		ldr	r3, [r3, #64]
 461 01ea 03F08053 		and	r3, r3, #268435456
 462 01ee 0193     		str	r3, [sp, #4]
 463              		.loc 1 400 7 view .LVU151
 464 01f0 019B     		ldr	r3, [sp, #4]
 465              	.LBE3:
 466              		.loc 1 400 7 view .LVU152
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 467              		.loc 1 401 7 view .LVU153
 468              	.LVL27:
ARM GAS  /tmp/ccSRuA5Z.s 			page 17


 469              		.loc 1 401 21 is_stmt 0 view .LVU154
 470 01f2 0125     		movs	r5, #1
 471 01f4 00E0     		b	.L31
 472              	.LVL28:
 473              	.L61:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 474              		.loc 1 391 22 view .LVU155
 475 01f6 0025     		movs	r5, #0
 476              	.LVL29:
 477              	.L31:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 478              		.loc 1 404 5 is_stmt 1 view .LVU156
 479              		.loc 1 404 9 is_stmt 0 view .LVU157
 480 01f8 304B     		ldr	r3, .L94+12
 481 01fa 1B68     		ldr	r3, [r3]
 482              		.loc 1 404 8 view .LVU158
 483 01fc 13F4807F 		tst	r3, #256
 484 0200 21D0     		beq	.L86
 485              	.L32:
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 486              		.loc 1 422 5 is_stmt 1 view .LVU159
 487              		.loc 1 422 5 view .LVU160
 488 0202 A368     		ldr	r3, [r4, #8]
 489 0204 012B     		cmp	r3, #1
 490 0206 32D0     		beq	.L87
 491              		.loc 1 422 5 discriminator 2 view .LVU161
 492 0208 052B     		cmp	r3, #5
 493 020a 36D0     		beq	.L88
 494              		.loc 1 422 5 discriminator 5 view .LVU162
 495 020c 284B     		ldr	r3, .L94
 496 020e 1A6F     		ldr	r2, [r3, #112]
 497 0210 22F00102 		bic	r2, r2, #1
 498 0214 1A67     		str	r2, [r3, #112]
 499              		.loc 1 422 5 discriminator 5 view .LVU163
 500 0216 1A6F     		ldr	r2, [r3, #112]
 501 0218 22F00402 		bic	r2, r2, #4
 502 021c 1A67     		str	r2, [r3, #112]
 503              	.L36:
ARM GAS  /tmp/ccSRuA5Z.s 			page 18


 504              		.loc 1 422 5 discriminator 7 view .LVU164
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 505              		.loc 1 424 5 discriminator 7 view .LVU165
 506              		.loc 1 424 27 is_stmt 0 discriminator 7 view .LVU166
 507 021e A368     		ldr	r3, [r4, #8]
 508              		.loc 1 424 8 discriminator 7 view .LVU167
 509 0220 002B     		cmp	r3, #0
 510 0222 34D0     		beq	.L38
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 511              		.loc 1 427 7 is_stmt 1 view .LVU168
 512              		.loc 1 427 19 is_stmt 0 view .LVU169
 513 0224 FFF7FEFF 		bl	HAL_GetTick
 514              	.LVL30:
 515 0228 0646     		mov	r6, r0
 516              	.LVL31:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 517              		.loc 1 430 7 is_stmt 1 view .LVU170
 518              	.L39:
 519              		.loc 1 430 13 view .LVU171
 520              		.loc 1 430 14 is_stmt 0 view .LVU172
 521 022a 214B     		ldr	r3, .L94
 522 022c 1B6F     		ldr	r3, [r3, #112]
 523              		.loc 1 430 13 view .LVU173
 524 022e 13F0020F 		tst	r3, #2
 525 0232 45D1     		bne	.L41
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 526              		.loc 1 432 9 is_stmt 1 view .LVU174
 527              		.loc 1 432 14 is_stmt 0 view .LVU175
 528 0234 FFF7FEFF 		bl	HAL_GetTick
 529              	.LVL32:
 530              		.loc 1 432 28 view .LVU176
 531 0238 801B     		subs	r0, r0, r6
 532              		.loc 1 432 12 view .LVU177
 533 023a 41F28833 		movw	r3, #5000
 534 023e 9842     		cmp	r0, r3
 535 0240 F3D9     		bls	.L39
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 536              		.loc 1 434 18 view .LVU178
 537 0242 0320     		movs	r0, #3
 538 0244 CBE0     		b	.L3
 539              	.LVL33:
 540              	.L86:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 541              		.loc 1 407 7 is_stmt 1 view .LVU179
 542 0246 1D4A     		ldr	r2, .L94+12
 543 0248 1368     		ldr	r3, [r2]
 544 024a 43F48073 		orr	r3, r3, #256
 545 024e 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 546              		.loc 1 410 7 view .LVU180
ARM GAS  /tmp/ccSRuA5Z.s 			page 19


 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 547              		.loc 1 410 19 is_stmt 0 view .LVU181
 548 0250 FFF7FEFF 		bl	HAL_GetTick
 549              	.LVL34:
 550 0254 0646     		mov	r6, r0
 551              	.LVL35:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 552              		.loc 1 412 7 is_stmt 1 view .LVU182
 553              	.L33:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 554              		.loc 1 412 13 view .LVU183
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 555              		.loc 1 412 14 is_stmt 0 view .LVU184
 556 0256 194B     		ldr	r3, .L94+12
 557 0258 1B68     		ldr	r3, [r3]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 558              		.loc 1 412 13 view .LVU185
 559 025a 13F4807F 		tst	r3, #256
 560 025e D0D1     		bne	.L32
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 561              		.loc 1 414 9 is_stmt 1 view .LVU186
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 562              		.loc 1 414 14 is_stmt 0 view .LVU187
 563 0260 FFF7FEFF 		bl	HAL_GetTick
 564              	.LVL36:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 565              		.loc 1 414 28 view .LVU188
 566 0264 801B     		subs	r0, r0, r6
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 567              		.loc 1 414 12 view .LVU189
 568 0266 0228     		cmp	r0, #2
 569 0268 F5D9     		bls	.L33
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 570              		.loc 1 416 18 view .LVU190
 571 026a 0320     		movs	r0, #3
 572 026c B7E0     		b	.L3
 573              	.LVL37:
 574              	.L87:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 575              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU191
 576 026e 104A     		ldr	r2, .L94
 577 0270 136F     		ldr	r3, [r2, #112]
 578 0272 43F00103 		orr	r3, r3, #1
 579 0276 1367     		str	r3, [r2, #112]
 580 0278 D1E7     		b	.L36
 581              	.L88:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 582              		.loc 1 422 5 discriminator 4 view .LVU192
 583 027a 0D4B     		ldr	r3, .L94
 584 027c 1A6F     		ldr	r2, [r3, #112]
 585 027e 42F00402 		orr	r2, r2, #4
 586 0282 1A67     		str	r2, [r3, #112]
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 587              		.loc 1 422 5 discriminator 4 view .LVU193
 588 0284 1A6F     		ldr	r2, [r3, #112]
 589 0286 42F00102 		orr	r2, r2, #1
 590 028a 1A67     		str	r2, [r3, #112]
ARM GAS  /tmp/ccSRuA5Z.s 			page 20


 591 028c C7E7     		b	.L36
 592              	.L38:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 593              		.loc 1 441 7 view .LVU194
 594              		.loc 1 441 19 is_stmt 0 view .LVU195
 595 028e FFF7FEFF 		bl	HAL_GetTick
 596              	.LVL38:
 597 0292 0646     		mov	r6, r0
 598              	.LVL39:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 599              		.loc 1 444 7 is_stmt 1 view .LVU196
 600              	.L42:
 601              		.loc 1 444 13 view .LVU197
 602              		.loc 1 444 14 is_stmt 0 view .LVU198
 603 0294 064B     		ldr	r3, .L94
 604 0296 1B6F     		ldr	r3, [r3, #112]
 605              		.loc 1 444 13 view .LVU199
 606 0298 13F0020F 		tst	r3, #2
 607 029c 10D0     		beq	.L41
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 608              		.loc 1 446 9 is_stmt 1 view .LVU200
 609              		.loc 1 446 14 is_stmt 0 view .LVU201
 610 029e FFF7FEFF 		bl	HAL_GetTick
 611              	.LVL40:
 612              		.loc 1 446 28 view .LVU202
 613 02a2 801B     		subs	r0, r0, r6
 614              		.loc 1 446 12 view .LVU203
 615 02a4 41F28833 		movw	r3, #5000
 616 02a8 9842     		cmp	r0, r3
 617 02aa F3D9     		bls	.L42
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 618              		.loc 1 448 18 view .LVU204
 619 02ac 0320     		movs	r0, #3
 620 02ae 96E0     		b	.L3
 621              	.L95:
 622              		.align	2
 623              	.L94:
 624 02b0 00380240 		.word	1073887232
 625 02b4 00004742 		.word	1111949312
 626 02b8 800E4742 		.word	1111953024
 627 02bc 00700040 		.word	1073770496
 628              	.L41:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
ARM GAS  /tmp/ccSRuA5Z.s 			page 21


 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 629              		.loc 1 454 5 is_stmt 1 view .LVU205
 630              		.loc 1 454 8 is_stmt 0 view .LVU206
 631 02c0 EDB9     		cbnz	r5, .L89
 632              	.LVL41:
 633              	.L30:
 634              		.loc 1 454 8 view .LVU207
 635              	.LBE2:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 636              		.loc 1 461 3 is_stmt 1 view .LVU208
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 637              		.loc 1 462 3 view .LVU209
 638              		.loc 1 462 30 is_stmt 0 view .LVU210
 639 02c2 A369     		ldr	r3, [r4, #24]
 640              		.loc 1 462 6 view .LVU211
 641 02c4 002B     		cmp	r3, #0
 642 02c6 00F08980 		beq	.L65
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 643              		.loc 1 465 5 is_stmt 1 view .LVU212
 644              		.loc 1 465 9 is_stmt 0 view .LVU213
 645 02ca 4D4A     		ldr	r2, .L96
 646 02cc 9268     		ldr	r2, [r2, #8]
 647 02ce 02F00C02 		and	r2, r2, #12
 648              		.loc 1 465 8 view .LVU214
 649 02d2 082A     		cmp	r2, #8
 650 02d4 51D0     		beq	.L44
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 651              		.loc 1 467 7 is_stmt 1 view .LVU215
 652              		.loc 1 467 10 is_stmt 0 view .LVU216
 653 02d6 022B     		cmp	r3, #2
 654 02d8 17D0     		beq	.L90
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccSRuA5Z.s 			page 22


 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 655              		.loc 1 515 9 is_stmt 1 view .LVU217
 656 02da 4A4B     		ldr	r3, .L96+4
 657 02dc 0022     		movs	r2, #0
 658 02de 1A60     		str	r2, [r3]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 659              		.loc 1 518 9 view .LVU218
 660              		.loc 1 518 21 is_stmt 0 view .LVU219
 661 02e0 FFF7FEFF 		bl	HAL_GetTick
 662              	.LVL42:
 663 02e4 0446     		mov	r4, r0
 664              	.LVL43:
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 665              		.loc 1 521 9 is_stmt 1 view .LVU220
 666              	.L50:
 667              		.loc 1 521 15 view .LVU221
 668              		.loc 1 521 16 is_stmt 0 view .LVU222
 669 02e6 464B     		ldr	r3, .L96
 670 02e8 1B68     		ldr	r3, [r3]
 671              		.loc 1 521 15 view .LVU223
 672 02ea 13F0007F 		tst	r3, #33554432
 673 02ee 42D0     		beq	.L91
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccSRuA5Z.s 			page 23


 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 674              		.loc 1 523 11 is_stmt 1 view .LVU224
 675              		.loc 1 523 16 is_stmt 0 view .LVU225
 676 02f0 FFF7FEFF 		bl	HAL_GetTick
 677              	.LVL44:
 678              		.loc 1 523 30 view .LVU226
 679 02f4 001B     		subs	r0, r0, r4
 680              		.loc 1 523 14 view .LVU227
 681 02f6 0228     		cmp	r0, #2
 682 02f8 F5D9     		bls	.L50
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 683              		.loc 1 525 20 view .LVU228
 684 02fa 0320     		movs	r0, #3
 685 02fc 6FE0     		b	.L3
 686              	.LVL45:
 687              	.L89:
 688              	.LBB4:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 689              		.loc 1 456 7 is_stmt 1 view .LVU229
 690 02fe 404A     		ldr	r2, .L96
 691 0300 136C     		ldr	r3, [r2, #64]
 692 0302 23F08053 		bic	r3, r3, #268435456
 693 0306 1364     		str	r3, [r2, #64]
 694 0308 DBE7     		b	.L30
 695              	.LVL46:
 696              	.L90:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 697              		.loc 1 456 7 is_stmt 0 view .LVU230
 698              	.LBE4:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 699              		.loc 1 470 9 is_stmt 1 view .LVU231
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 700              		.loc 1 471 9 view .LVU232
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 701              		.loc 1 472 9 view .LVU233
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 702              		.loc 1 473 9 view .LVU234
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 703              		.loc 1 474 9 view .LVU235
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 477 9 view .LVU236
 705 030a 3E4B     		ldr	r3, .L96+4
 706 030c 0022     		movs	r2, #0
 707 030e 1A60     		str	r2, [r3]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 708              		.loc 1 480 9 view .LVU237
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 709              		.loc 1 480 21 is_stmt 0 view .LVU238
 710 0310 FFF7FEFF 		bl	HAL_GetTick
 711              	.LVL47:
 712 0314 0546     		mov	r5, r0
 713              	.LVL48:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 714              		.loc 1 483 9 is_stmt 1 view .LVU239
 715              	.L46:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccSRuA5Z.s 			page 24


 716              		.loc 1 483 15 view .LVU240
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 717              		.loc 1 483 16 is_stmt 0 view .LVU241
 718 0316 3A4B     		ldr	r3, .L96
 719 0318 1B68     		ldr	r3, [r3]
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 720              		.loc 1 483 15 view .LVU242
 721 031a 13F0007F 		tst	r3, #33554432
 722 031e 06D0     		beq	.L92
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 723              		.loc 1 485 11 is_stmt 1 view .LVU243
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 724              		.loc 1 485 16 is_stmt 0 view .LVU244
 725 0320 FFF7FEFF 		bl	HAL_GetTick
 726              	.LVL49:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 727              		.loc 1 485 30 view .LVU245
 728 0324 401B     		subs	r0, r0, r5
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 729              		.loc 1 485 14 view .LVU246
 730 0326 0228     		cmp	r0, #2
 731 0328 F5D9     		bls	.L46
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 732              		.loc 1 487 20 view .LVU247
 733 032a 0320     		movs	r0, #3
 734 032c 57E0     		b	.L3
 735              	.L92:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 736              		.loc 1 492 9 is_stmt 1 view .LVU248
 737 032e E369     		ldr	r3, [r4, #28]
 738 0330 226A     		ldr	r2, [r4, #32]
 739 0332 1343     		orrs	r3, r3, r2
 740 0334 626A     		ldr	r2, [r4, #36]
 741 0336 43EA8213 		orr	r3, r3, r2, lsl #6
 742 033a A26A     		ldr	r2, [r4, #40]
 743 033c 5208     		lsrs	r2, r2, #1
 744 033e 013A     		subs	r2, r2, #1
 745 0340 43EA0243 		orr	r3, r3, r2, lsl #16
 746 0344 E26A     		ldr	r2, [r4, #44]
 747 0346 43EA0263 		orr	r3, r3, r2, lsl #24
 748 034a 2D4A     		ldr	r2, .L96
 749 034c 5360     		str	r3, [r2, #4]
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 498 9 view .LVU249
 751 034e 2D4B     		ldr	r3, .L96+4
 752 0350 0122     		movs	r2, #1
 753 0352 1A60     		str	r2, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 754              		.loc 1 501 9 view .LVU250
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 755              		.loc 1 501 21 is_stmt 0 view .LVU251
 756 0354 FFF7FEFF 		bl	HAL_GetTick
 757              	.LVL50:
 758 0358 0446     		mov	r4, r0
 759              	.LVL51:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 760              		.loc 1 504 9 is_stmt 1 view .LVU252
ARM GAS  /tmp/ccSRuA5Z.s 			page 25


 761              	.L48:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 762              		.loc 1 504 15 view .LVU253
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 763              		.loc 1 504 16 is_stmt 0 view .LVU254
 764 035a 294B     		ldr	r3, .L96
 765 035c 1B68     		ldr	r3, [r3]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 766              		.loc 1 504 15 view .LVU255
 767 035e 13F0007F 		tst	r3, #33554432
 768 0362 06D1     		bne	.L93
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 769              		.loc 1 506 11 is_stmt 1 view .LVU256
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 770              		.loc 1 506 16 is_stmt 0 view .LVU257
 771 0364 FFF7FEFF 		bl	HAL_GetTick
 772              	.LVL52:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 773              		.loc 1 506 30 view .LVU258
 774 0368 001B     		subs	r0, r0, r4
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 775              		.loc 1 506 14 view .LVU259
 776 036a 0228     		cmp	r0, #2
 777 036c F5D9     		bls	.L48
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 778              		.loc 1 508 20 view .LVU260
 779 036e 0320     		movs	r0, #3
 780 0370 35E0     		b	.L3
 781              	.L93:
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
ARM GAS  /tmp/ccSRuA5Z.s 			page 26


 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 782              		.loc 1 563 10 view .LVU261
 783 0372 0020     		movs	r0, #0
 784 0374 33E0     		b	.L3
 785              	.L91:
 786              		.loc 1 563 10 view .LVU262
 787 0376 0020     		movs	r0, #0
 788 0378 31E0     		b	.L3
 789              	.LVL53:
 790              	.L44:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 791              		.loc 1 533 7 is_stmt 1 view .LVU263
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 792              		.loc 1 533 10 is_stmt 0 view .LVU264
 793 037a 012B     		cmp	r3, #1
 794 037c 31D0     		beq	.L69
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 795              		.loc 1 540 9 is_stmt 1 view .LVU265
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 796              		.loc 1 540 20 is_stmt 0 view .LVU266
 797 037e 204B     		ldr	r3, .L96
 798 0380 5B68     		ldr	r3, [r3, #4]
 799              	.LVL54:
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800              		.loc 1 542 9 is_stmt 1 view .LVU267
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 801              		.loc 1 543 14 is_stmt 0 view .LVU268
 802 0382 03F48001 		and	r1, r3, #4194304
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 803              		.loc 1 543 80 view .LVU269
 804 0386 E269     		ldr	r2, [r4, #28]
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 805              		.loc 1 542 64 view .LVU270
 806 0388 9142     		cmp	r1, r2
 807 038a 2CD1     		bne	.L70
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 808              		.loc 1 544 14 view .LVU271
 809 038c 03F03F02 		and	r2, r3, #63
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 810              		.loc 1 544 86 view .LVU272
 811 0390 216A     		ldr	r1, [r4, #32]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 812              		.loc 1 543 92 view .LVU273
 813 0392 8A42     		cmp	r2, r1
 814 0394 29D1     		bne	.L71
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 815              		.loc 1 545 79 view .LVU274
 816 0396 616A     		ldr	r1, [r4, #36]
ARM GAS  /tmp/ccSRuA5Z.s 			page 27


 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 817              		.loc 1 544 111 view .LVU275
 818 0398 47F6C072 		movw	r2, #32704
 819 039c 1A40     		ands	r2, r2, r3
 820 039e B2EB811F 		cmp	r2, r1, lsl #6
 821 03a2 24D1     		bne	.L72
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 822              		.loc 1 546 14 view .LVU276
 823 03a4 03F44031 		and	r1, r3, #196608
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 824              		.loc 1 546 81 view .LVU277
 825 03a8 A26A     		ldr	r2, [r4, #40]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 826              		.loc 1 546 87 view .LVU278
 827 03aa 5208     		lsrs	r2, r2, #1
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 828              		.loc 1 546 94 view .LVU279
 829 03ac 013A     		subs	r2, r2, #1
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 830              		.loc 1 545 111 view .LVU280
 831 03ae B1EB024F 		cmp	r1, r2, lsl #16
 832 03b2 1ED1     		bne	.L73
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 833              		.loc 1 547 14 view .LVU281
 834 03b4 03F07062 		and	r2, r3, #251658240
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 835              		.loc 1 547 79 view .LVU282
 836 03b8 E16A     		ldr	r1, [r4, #44]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 837              		.loc 1 546 126 view .LVU283
 838 03ba B2EB016F 		cmp	r2, r1, lsl #24
 839 03be 1AD1     		bne	.L74
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 840              		.loc 1 548 14 view .LVU284
 841 03c0 03F0E043 		and	r3, r3, #1879048192
 842              	.LVL55:
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 843              		.loc 1 548 79 view .LVU285
 844 03c4 226B     		ldr	r2, [r4, #48]
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 845              		.loc 1 547 111 view .LVU286
 846 03c6 B3EB027F 		cmp	r3, r2, lsl #28
 847 03ca 16D1     		bne	.L75
 848              		.loc 1 563 10 view .LVU287
 849 03cc 0020     		movs	r0, #0
 850 03ce 06E0     		b	.L3
 851              	.LVL56:
 852              	.L52:
 853              	.LCFI2:
 854              		.cfi_def_cfa_offset 0
 855              		.cfi_restore 4
 856              		.cfi_restore 5
 857              		.cfi_restore 6
 858              		.cfi_restore 14
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 859              		.loc 1 226 12 view .LVU288
 860 03d0 0120     		movs	r0, #1
ARM GAS  /tmp/ccSRuA5Z.s 			page 28


 861              	.LVL57:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 862              		.loc 1 564 1 view .LVU289
 863 03d2 7047     		bx	lr
 864              	.LVL58:
 865              	.L83:
 866              	.LCFI3:
 867              		.cfi_def_cfa_offset 24
 868              		.cfi_offset 4, -16
 869              		.cfi_offset 5, -12
 870              		.cfi_offset 6, -8
 871              		.cfi_offset 14, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 872              		.loc 1 242 16 view .LVU290
 873 03d4 0120     		movs	r0, #1
 874              	.LVL59:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 875              		.loc 1 242 16 view .LVU291
 876 03d6 02E0     		b	.L3
 877              	.L56:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 878              		.loc 1 295 16 view .LVU292
 879 03d8 0120     		movs	r0, #1
 880 03da 00E0     		b	.L3
 881              	.L65:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 882              		.loc 1 563 10 view .LVU293
 883 03dc 0020     		movs	r0, #0
 884              	.LVL60:
 885              	.L3:
 886              		.loc 1 564 1 view .LVU294
 887 03de 02B0     		add	sp, sp, #8
 888              	.LCFI4:
 889              		.cfi_remember_state
 890              		.cfi_def_cfa_offset 16
 891              		@ sp needed
 892 03e0 70BD     		pop	{r4, r5, r6, pc}
 893              	.LVL61:
 894              	.L69:
 895              	.LCFI5:
 896              		.cfi_restore_state
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 897              		.loc 1 535 16 view .LVU295
 898 03e2 0120     		movs	r0, #1
 899 03e4 FBE7     		b	.L3
 900              	.LVL62:
 901              	.L70:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 902              		.loc 1 558 18 view .LVU296
 903 03e6 0120     		movs	r0, #1
 904 03e8 F9E7     		b	.L3
 905              	.L71:
 906 03ea 0120     		movs	r0, #1
 907 03ec F7E7     		b	.L3
 908              	.L72:
 909 03ee 0120     		movs	r0, #1
 910 03f0 F5E7     		b	.L3
ARM GAS  /tmp/ccSRuA5Z.s 			page 29


 911              	.L73:
 912 03f2 0120     		movs	r0, #1
 913 03f4 F3E7     		b	.L3
 914              	.L74:
 915 03f6 0120     		movs	r0, #1
 916 03f8 F1E7     		b	.L3
 917              	.LVL63:
 918              	.L75:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 919              		.loc 1 558 18 view .LVU297
 920 03fa 0120     		movs	r0, #1
 921 03fc EFE7     		b	.L3
 922              	.L97:
 923 03fe 00BF     		.align	2
 924              	.L96:
 925 0400 00380240 		.word	1073887232
 926 0404 60004742 		.word	1111949408
 927              		.cfi_endproc
 928              	.LFE135:
 930              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 931              		.align	1
 932              		.global	HAL_RCC_MCOConfig
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 936              		.fpu fpv4-sp-d16
 938              	HAL_RCC_MCOConfig:
 939              	.LVL64:
 940              	.LFB137:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLaten
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccSRuA5Z.s 			page 30


 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccSRuA5Z.s 			page 31


 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccSRuA5Z.s 			page 32


 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
ARM GAS  /tmp/ccSRuA5Z.s 			page 33


 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 941              		.loc 1 776 1 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 32
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		.loc 1 776 1 is_stmt 0 view .LVU299
 946 0000 70B5     		push	{r4, r5, r6, lr}
 947              	.LCFI6:
 948              		.cfi_def_cfa_offset 16
 949              		.cfi_offset 4, -16
 950              		.cfi_offset 5, -12
 951              		.cfi_offset 6, -8
 952              		.cfi_offset 14, -4
 953 0002 88B0     		sub	sp, sp, #32
 954              	.LCFI7:
 955              		.cfi_def_cfa_offset 48
 956 0004 0C46     		mov	r4, r1
 957 0006 1546     		mov	r5, r2
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 958              		.loc 1 777 3 is_stmt 1 view .LVU300
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 959              		.loc 1 779 3 view .LVU301
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 960              		.loc 1 780 3 view .LVU302
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 961              		.loc 1 782 3 view .LVU303
 962              		.loc 1 782 6 is_stmt 0 view .LVU304
 963 0008 00BB     		cbnz	r0, .L99
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 964              		.loc 1 784 5 is_stmt 1 view .LVU305
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 965              		.loc 1 787 5 view .LVU306
 966              	.LBB5:
 967              		.loc 1 787 5 view .LVU307
 968 000a 0023     		movs	r3, #0
 969 000c 0193     		str	r3, [sp, #4]
 970              		.loc 1 787 5 view .LVU308
 971 000e 204E     		ldr	r6, .L102
 972 0010 326B     		ldr	r2, [r6, #48]
 973              	.LVL65:
ARM GAS  /tmp/ccSRuA5Z.s 			page 34


 974              		.loc 1 787 5 is_stmt 0 view .LVU309
 975 0012 42F00102 		orr	r2, r2, #1
 976 0016 3263     		str	r2, [r6, #48]
 977              		.loc 1 787 5 is_stmt 1 view .LVU310
 978 0018 326B     		ldr	r2, [r6, #48]
 979 001a 02F00102 		and	r2, r2, #1
 980 001e 0192     		str	r2, [sp, #4]
 981              		.loc 1 787 5 view .LVU311
 982 0020 019A     		ldr	r2, [sp, #4]
 983              	.LBE5:
 984              		.loc 1 787 5 view .LVU312
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 985              		.loc 1 790 5 view .LVU313
 986              		.loc 1 790 25 is_stmt 0 view .LVU314
 987 0022 4FF48072 		mov	r2, #256
 988 0026 0392     		str	r2, [sp, #12]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 989              		.loc 1 791 5 is_stmt 1 view .LVU315
 990              		.loc 1 791 26 is_stmt 0 view .LVU316
 991 0028 0222     		movs	r2, #2
 992 002a 0492     		str	r2, [sp, #16]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 993              		.loc 1 792 5 is_stmt 1 view .LVU317
 994              		.loc 1 792 27 is_stmt 0 view .LVU318
 995 002c 0322     		movs	r2, #3
 996 002e 0692     		str	r2, [sp, #24]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 997              		.loc 1 793 5 is_stmt 1 view .LVU319
 998              		.loc 1 793 26 is_stmt 0 view .LVU320
 999 0030 0593     		str	r3, [sp, #20]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1000              		.loc 1 794 5 is_stmt 1 view .LVU321
 1001              		.loc 1 794 31 is_stmt 0 view .LVU322
 1002 0032 0793     		str	r3, [sp, #28]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1003              		.loc 1 795 5 is_stmt 1 view .LVU323
 1004 0034 03A9     		add	r1, sp, #12
 1005              	.LVL66:
 1006              		.loc 1 795 5 is_stmt 0 view .LVU324
 1007 0036 1748     		ldr	r0, .L102+4
 1008              	.LVL67:
 1009              		.loc 1 795 5 view .LVU325
 1010 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 1011              	.LVL68:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1012              		.loc 1 798 5 is_stmt 1 view .LVU326
 1013 003c B368     		ldr	r3, [r6, #8]
 1014 003e 23F0EC63 		bic	r3, r3, #123731968
 1015 0042 2C43     		orrs	r4, r4, r5
 1016              	.LVL69:
 1017              		.loc 1 798 5 is_stmt 0 view .LVU327
 1018 0044 1C43     		orrs	r4, r4, r3
 1019 0046 B460     		str	r4, [r6, #8]
ARM GAS  /tmp/ccSRuA5Z.s 			page 35


 1020              	.L98:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1021              		.loc 1 830 1 view .LVU328
 1022 0048 08B0     		add	sp, sp, #32
 1023              	.LCFI8:
 1024              		.cfi_remember_state
 1025              		.cfi_def_cfa_offset 16
 1026              		@ sp needed
 1027 004a 70BD     		pop	{r4, r5, r6, pc}
 1028              	.LVL70:
 1029              	.L99:
 1030              	.LCFI9:
 1031              		.cfi_restore_state
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1032              		.loc 1 808 5 is_stmt 1 view .LVU329
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1033              		.loc 1 811 5 view .LVU330
 1034              	.LBB6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1035              		.loc 1 811 5 view .LVU331
 1036 004c 0023     		movs	r3, #0
 1037 004e 0293     		str	r3, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1038              		.loc 1 811 5 view .LVU332
 1039 0050 0F4E     		ldr	r6, .L102
 1040 0052 326B     		ldr	r2, [r6, #48]
ARM GAS  /tmp/ccSRuA5Z.s 			page 36


 1041              	.LVL71:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1042              		.loc 1 811 5 is_stmt 0 view .LVU333
 1043 0054 42F00402 		orr	r2, r2, #4
 1044 0058 3263     		str	r2, [r6, #48]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1045              		.loc 1 811 5 is_stmt 1 view .LVU334
 1046 005a 326B     		ldr	r2, [r6, #48]
 1047 005c 02F00402 		and	r2, r2, #4
 1048 0060 0292     		str	r2, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1049              		.loc 1 811 5 view .LVU335
 1050 0062 029A     		ldr	r2, [sp, #8]
 1051              	.LBE6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1052              		.loc 1 811 5 view .LVU336
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1053              		.loc 1 814 5 view .LVU337
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1054              		.loc 1 814 25 is_stmt 0 view .LVU338
 1055 0064 4FF40072 		mov	r2, #512
 1056 0068 0392     		str	r2, [sp, #12]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1057              		.loc 1 815 5 is_stmt 1 view .LVU339
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1058              		.loc 1 815 26 is_stmt 0 view .LVU340
 1059 006a 0222     		movs	r2, #2
 1060 006c 0492     		str	r2, [sp, #16]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1061              		.loc 1 816 5 is_stmt 1 view .LVU341
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1062              		.loc 1 816 27 is_stmt 0 view .LVU342
 1063 006e 0322     		movs	r2, #3
 1064 0070 0692     		str	r2, [sp, #24]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1065              		.loc 1 817 5 is_stmt 1 view .LVU343
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1066              		.loc 1 817 26 is_stmt 0 view .LVU344
 1067 0072 0593     		str	r3, [sp, #20]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1068              		.loc 1 818 5 is_stmt 1 view .LVU345
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1069              		.loc 1 818 31 is_stmt 0 view .LVU346
 1070 0074 0793     		str	r3, [sp, #28]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1071              		.loc 1 819 5 is_stmt 1 view .LVU347
 1072 0076 03A9     		add	r1, sp, #12
 1073              	.LVL72:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1074              		.loc 1 819 5 is_stmt 0 view .LVU348
 1075 0078 0748     		ldr	r0, .L102+8
 1076              	.LVL73:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1077              		.loc 1 819 5 view .LVU349
 1078 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1079              	.LVL74:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccSRuA5Z.s 			page 37


 1080              		.loc 1 822 5 is_stmt 1 view .LVU350
 1081 007e B368     		ldr	r3, [r6, #8]
 1082 0080 23F07843 		bic	r3, r3, #-134217728
 1083 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1084              	.LVL75:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1085              		.loc 1 822 5 is_stmt 0 view .LVU351
 1086 0088 1C43     		orrs	r4, r4, r3
 1087 008a B460     		str	r4, [r6, #8]
 1088              		.loc 1 830 1 view .LVU352
 1089 008c DCE7     		b	.L98
 1090              	.L103:
 1091 008e 00BF     		.align	2
 1092              	.L102:
 1093 0090 00380240 		.word	1073887232
 1094 0094 00000240 		.word	1073872896
 1095 0098 00080240 		.word	1073874944
 1096              		.cfi_endproc
 1097              	.LFE137:
 1099              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1100              		.align	1
 1101              		.global	HAL_RCC_EnableCSS
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1105              		.fpu fpv4-sp-d16
 1107              	HAL_RCC_EnableCSS:
 1108              	.LFB138:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1109              		.loc 1 842 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1114              		.loc 1 843 3 view .LVU354
 1115              		.loc 1 843 38 is_stmt 0 view .LVU355
 1116 0000 014B     		ldr	r3, .L105
 1117 0002 0122     		movs	r2, #1
 1118 0004 1A60     		str	r2, [r3]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1119              		.loc 1 844 1 view .LVU356
 1120 0006 7047     		bx	lr
 1121              	.L106:
 1122              		.align	2
 1123              	.L105:
ARM GAS  /tmp/ccSRuA5Z.s 			page 38


 1124 0008 4C004742 		.word	1111949388
 1125              		.cfi_endproc
 1126              	.LFE138:
 1128              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1129              		.align	1
 1130              		.global	HAL_RCC_DisableCSS
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1134              		.fpu fpv4-sp-d16
 1136              	HAL_RCC_DisableCSS:
 1137              	.LFB139:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1138              		.loc 1 851 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1143              		.loc 1 852 3 view .LVU358
 1144              		.loc 1 852 38 is_stmt 0 view .LVU359
 1145 0000 014B     		ldr	r3, .L108
 1146 0002 0022     		movs	r2, #0
 1147 0004 1A60     		str	r2, [r3]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1148              		.loc 1 853 1 view .LVU360
 1149 0006 7047     		bx	lr
 1150              	.L109:
 1151              		.align	2
 1152              	.L108:
 1153 0008 4C004742 		.word	1111949388
 1154              		.cfi_endproc
 1155              	.LFE139:
 1157              		.global	__aeabi_uldivmod
 1158              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1159              		.align	1
 1160              		.weak	HAL_RCC_GetSysClockFreq
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1164              		.fpu fpv4-sp-d16
 1166              	HAL_RCC_GetSysClockFreq:
 1167              	.LFB140:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
ARM GAS  /tmp/ccSRuA5Z.s 			page 39


 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1168              		.loc 1 886 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1173              	.LCFI10:
 1174              		.cfi_def_cfa_offset 24
 1175              		.cfi_offset 3, -24
 1176              		.cfi_offset 4, -20
 1177              		.cfi_offset 5, -16
 1178              		.cfi_offset 6, -12
 1179              		.cfi_offset 7, -8
 1180              		.cfi_offset 14, -4
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U;
 1181              		.loc 1 887 3 view .LVU362
 1182              	.LVL76:
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllvco = 0U;
 1183              		.loc 1 888 3 view .LVU363
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllp = 0U;
 1184              		.loc 1 889 3 view .LVU364
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1185              		.loc 1 890 3 view .LVU365
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1186              		.loc 1 893 3 view .LVU366
 1187              		.loc 1 893 14 is_stmt 0 view .LVU367
 1188 0002 2F4B     		ldr	r3, .L117
 1189 0004 9B68     		ldr	r3, [r3, #8]
 1190              		.loc 1 893 21 view .LVU368
 1191 0006 03F00C03 		and	r3, r3, #12
 1192              		.loc 1 893 3 view .LVU369
ARM GAS  /tmp/ccSRuA5Z.s 			page 40


 1193 000a 042B     		cmp	r3, #4
 1194 000c 53D0     		beq	.L114
 1195 000e 082B     		cmp	r3, #8
 1196 0010 53D1     		bne	.L115
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1197              		.loc 1 909 7 is_stmt 1 view .LVU370
 1198              		.loc 1 909 17 is_stmt 0 view .LVU371
 1199 0012 2B4B     		ldr	r3, .L117
 1200 0014 5A68     		ldr	r2, [r3, #4]
 1201              		.loc 1 909 12 view .LVU372
 1202 0016 02F03F02 		and	r2, r2, #63
 1203              	.LVL77:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1204              		.loc 1 910 7 is_stmt 1 view .LVU373
 1205              		.loc 1 910 11 is_stmt 0 view .LVU374
 1206 001a 5B68     		ldr	r3, [r3, #4]
 1207              		.loc 1 910 10 view .LVU375
 1208 001c 13F4800F 		tst	r3, #4194304
 1209 0020 28D0     		beq	.L112
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1210              		.loc 1 913 9 is_stmt 1 view .LVU376
 1211              		.loc 1 913 70 is_stmt 0 view .LVU377
 1212 0022 274B     		ldr	r3, .L117
 1213 0024 5B68     		ldr	r3, [r3, #4]
 1214              		.loc 1 913 55 view .LVU378
 1215 0026 C3F38813 		ubfx	r3, r3, #6, #9
 1216              		.loc 1 913 52 view .LVU379
 1217 002a 5801     		lsls	r0, r3, #5
 1218 002c 0021     		movs	r1, #0
 1219 002e C01A     		subs	r0, r0, r3
 1220 0030 61F10001 		sbc	r1, r1, #0
 1221 0034 8E01     		lsls	r6, r1, #6
 1222 0036 46EA9066 		orr	r6, r6, r0, lsr #26
 1223 003a 8701     		lsls	r7, r0, #6
 1224 003c 3C1A     		subs	r4, r7, r0
 1225 003e 66EB0105 		sbc	r5, r6, r1
 1226 0042 E900     		lsls	r1, r5, #3
 1227 0044 41EA5471 		orr	r1, r1, r4, lsr #29
 1228 0048 E000     		lsls	r0, r4, #3
 1229 004a C018     		adds	r0, r0, r3
ARM GAS  /tmp/ccSRuA5Z.s 			page 41


 1230 004c 41F10001 		adc	r1, r1, #0
 1231 0050 4B02     		lsls	r3, r1, #9
 1232 0052 43EAD053 		orr	r3, r3, r0, lsr #23
 1233 0056 4402     		lsls	r4, r0, #9
 1234 0058 2046     		mov	r0, r4
 1235 005a 1946     		mov	r1, r3
 1236              		.loc 1 913 128 view .LVU380
 1237 005c 0023     		movs	r3, #0
 1238 005e FFF7FEFF 		bl	__aeabi_uldivmod
 1239              	.LVL78:
 1240              	.L113:
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 1241              		.loc 1 920 7 is_stmt 1 view .LVU381
 1242              		.loc 1 920 21 is_stmt 0 view .LVU382
 1243 0062 174B     		ldr	r3, .L117
 1244 0064 5B68     		ldr	r3, [r3, #4]
 1245              		.loc 1 920 51 view .LVU383
 1246 0066 C3F30143 		ubfx	r3, r3, #16, #2
 1247              		.loc 1 920 76 view .LVU384
 1248 006a 0133     		adds	r3, r3, #1
 1249              		.loc 1 920 12 view .LVU385
 1250 006c 5B00     		lsls	r3, r3, #1
 1251              	.LVL79:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco / pllp;
 1252              		.loc 1 922 7 is_stmt 1 view .LVU386
 1253              		.loc 1 922 20 is_stmt 0 view .LVU387
 1254 006e B0FBF3F0 		udiv	r0, r0, r3
 1255              	.LVL80:
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1256              		.loc 1 923 7 is_stmt 1 view .LVU388
 1257 0072 23E0     		b	.L110
 1258              	.LVL81:
 1259              	.L112:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1260              		.loc 1 918 9 view .LVU389
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1261              		.loc 1 918 70 is_stmt 0 view .LVU390
 1262 0074 124B     		ldr	r3, .L117
 1263 0076 5B68     		ldr	r3, [r3, #4]
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1264              		.loc 1 918 55 view .LVU391
 1265 0078 C3F38813 		ubfx	r3, r3, #6, #9
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1266              		.loc 1 918 52 view .LVU392
 1267 007c 5C01     		lsls	r4, r3, #5
 1268 007e 0025     		movs	r5, #0
 1269 0080 E41A     		subs	r4, r4, r3
 1270 0082 65F10005 		sbc	r5, r5, #0
 1271 0086 AE01     		lsls	r6, r5, #6
 1272 0088 46EA9466 		orr	r6, r6, r4, lsr #26
ARM GAS  /tmp/ccSRuA5Z.s 			page 42


 1273 008c A701     		lsls	r7, r4, #6
 1274 008e 381B     		subs	r0, r7, r4
 1275 0090 66EB0501 		sbc	r1, r6, r5
 1276 0094 CC00     		lsls	r4, r1, #3
 1277 0096 44EA5074 		orr	r4, r4, r0, lsr #29
 1278 009a C500     		lsls	r5, r0, #3
 1279 009c E818     		adds	r0, r5, r3
 1280 009e 44F10001 		adc	r1, r4, #0
 1281 00a2 8B02     		lsls	r3, r1, #10
 1282 00a4 43EA9053 		orr	r3, r3, r0, lsr #22
 1283 00a8 8402     		lsls	r4, r0, #10
 1284 00aa 2046     		mov	r0, r4
 1285 00ac 1946     		mov	r1, r3
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1286              		.loc 1 918 128 view .LVU393
 1287 00ae 0023     		movs	r3, #0
 1288 00b0 FFF7FEFF 		bl	__aeabi_uldivmod
 1289              	.LVL82:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1290              		.loc 1 918 128 view .LVU394
 1291 00b4 D5E7     		b	.L113
 1292              	.LVL83:
 1293              	.L114:
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1294              		.loc 1 902 20 view .LVU395
 1295 00b6 0348     		ldr	r0, .L117+4
 1296 00b8 00E0     		b	.L110
 1297              	.L115:
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1298              		.loc 1 893 3 view .LVU396
 1299 00ba 0348     		ldr	r0, .L117+8
 1300              	.LVL84:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1301              		.loc 1 931 3 is_stmt 1 view .LVU397
 1302              	.L110:
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1303              		.loc 1 932 1 is_stmt 0 view .LVU398
 1304 00bc F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1305              	.L118:
 1306 00be 00BF     		.align	2
 1307              	.L117:
 1308 00c0 00380240 		.word	1073887232
 1309 00c4 00127A00 		.word	8000000
 1310 00c8 0024F400 		.word	16000000
 1311              		.cfi_endproc
 1312              	.LFE140:
 1314              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1315              		.align	1
 1316              		.global	HAL_RCC_ClockConfig
 1317              		.syntax unified
ARM GAS  /tmp/ccSRuA5Z.s 			page 43


 1318              		.thumb
 1319              		.thumb_func
 1320              		.fpu fpv4-sp-d16
 1322              	HAL_RCC_ClockConfig:
 1323              	.LVL85:
 1324              	.LFB136:
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1325              		.loc 1 592 1 is_stmt 1 view -0
 1326              		.cfi_startproc
 1327              		@ args = 0, pretend = 0, frame = 0
 1328              		@ frame_needed = 0, uses_anonymous_args = 0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1329              		.loc 1 593 3 view .LVU400
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1330              		.loc 1 596 3 view .LVU401
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1331              		.loc 1 596 6 is_stmt 0 view .LVU402
 1332 0000 0028     		cmp	r0, #0
 1333 0002 00F09B80 		beq	.L134
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1334              		.loc 1 592 1 view .LVU403
 1335 0006 70B5     		push	{r4, r5, r6, lr}
 1336              	.LCFI11:
 1337              		.cfi_def_cfa_offset 16
 1338              		.cfi_offset 4, -16
 1339              		.cfi_offset 5, -12
 1340              		.cfi_offset 6, -8
 1341              		.cfi_offset 14, -4
 1342 0008 0D46     		mov	r5, r1
 1343 000a 0446     		mov	r4, r0
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1344              		.loc 1 602 3 is_stmt 1 view .LVU404
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1345              		.loc 1 603 3 view .LVU405
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1346              		.loc 1 610 3 view .LVU406
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1347              		.loc 1 610 18 is_stmt 0 view .LVU407
 1348 000c 4F4B     		ldr	r3, .L147
 1349 000e 1B68     		ldr	r3, [r3]
 1350 0010 03F00F03 		and	r3, r3, #15
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1351              		.loc 1 610 6 view .LVU408
 1352 0014 8B42     		cmp	r3, r1
 1353 0016 08D2     		bcs	.L121
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1354              		.loc 1 613 5 is_stmt 1 view .LVU409
 1355 0018 CBB2     		uxtb	r3, r1
 1356 001a 4C4A     		ldr	r2, .L147
 1357 001c 1370     		strb	r3, [r2]
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1358              		.loc 1 617 5 view .LVU410
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1359              		.loc 1 617 9 is_stmt 0 view .LVU411
 1360 001e 1368     		ldr	r3, [r2]
 1361 0020 03F00F03 		and	r3, r3, #15
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccSRuA5Z.s 			page 44


 1362              		.loc 1 617 8 view .LVU412
 1363 0024 8B42     		cmp	r3, r1
 1364 0026 40F08B80 		bne	.L135
 1365              	.L121:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1366              		.loc 1 624 3 is_stmt 1 view .LVU413
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1367              		.loc 1 624 26 is_stmt 0 view .LVU414
 1368 002a 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1369              		.loc 1 624 6 view .LVU415
 1370 002c 13F0020F 		tst	r3, #2
 1371 0030 17D0     		beq	.L122
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1372              		.loc 1 628 5 is_stmt 1 view .LVU416
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1373              		.loc 1 628 8 is_stmt 0 view .LVU417
 1374 0032 13F0040F 		tst	r3, #4
 1375 0036 04D0     		beq	.L123
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1376              		.loc 1 630 7 is_stmt 1 view .LVU418
 1377 0038 454A     		ldr	r2, .L147+4
 1378 003a 9368     		ldr	r3, [r2, #8]
 1379 003c 43F4E053 		orr	r3, r3, #7168
 1380 0040 9360     		str	r3, [r2, #8]
 1381              	.L123:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1382              		.loc 1 633 5 view .LVU419
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1383              		.loc 1 633 28 is_stmt 0 view .LVU420
 1384 0042 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1385              		.loc 1 633 8 view .LVU421
 1386 0044 13F0080F 		tst	r3, #8
 1387 0048 04D0     		beq	.L124
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1388              		.loc 1 635 7 is_stmt 1 view .LVU422
 1389 004a 414A     		ldr	r2, .L147+4
 1390 004c 9368     		ldr	r3, [r2, #8]
 1391 004e 43F46043 		orr	r3, r3, #57344
 1392 0052 9360     		str	r3, [r2, #8]
 1393              	.L124:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1394              		.loc 1 638 5 view .LVU423
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1395              		.loc 1 639 5 view .LVU424
 1396 0054 3E4A     		ldr	r2, .L147+4
 1397 0056 9368     		ldr	r3, [r2, #8]
 1398 0058 23F0F003 		bic	r3, r3, #240
 1399 005c A168     		ldr	r1, [r4, #8]
 1400              	.LVL86:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1401              		.loc 1 639 5 is_stmt 0 view .LVU425
 1402 005e 0B43     		orrs	r3, r3, r1
 1403 0060 9360     		str	r3, [r2, #8]
 1404              	.L122:
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccSRuA5Z.s 			page 45


 1405              		.loc 1 643 3 is_stmt 1 view .LVU426
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1406              		.loc 1 643 26 is_stmt 0 view .LVU427
 1407 0062 2368     		ldr	r3, [r4]
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1408              		.loc 1 643 6 view .LVU428
 1409 0064 13F0010F 		tst	r3, #1
 1410 0068 32D0     		beq	.L125
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1411              		.loc 1 645 5 is_stmt 1 view .LVU429
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1412              		.loc 1 648 5 view .LVU430
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1413              		.loc 1 648 26 is_stmt 0 view .LVU431
 1414 006a 6368     		ldr	r3, [r4, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1415              		.loc 1 648 8 view .LVU432
 1416 006c 012B     		cmp	r3, #1
 1417 006e 21D0     		beq	.L145
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1418              		.loc 1 657 10 is_stmt 1 view .LVU433
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1419              		.loc 1 657 77 is_stmt 0 view .LVU434
 1420 0070 9A1E     		subs	r2, r3, #2
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1421              		.loc 1 657 13 view .LVU435
 1422 0072 012A     		cmp	r2, #1
 1423 0074 25D9     		bls	.L146
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1424              		.loc 1 670 7 is_stmt 1 view .LVU436
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1425              		.loc 1 670 11 is_stmt 0 view .LVU437
 1426 0076 364A     		ldr	r2, .L147+4
 1427 0078 1268     		ldr	r2, [r2]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1428              		.loc 1 670 10 view .LVU438
 1429 007a 12F0020F 		tst	r2, #2
 1430 007e 61D0     		beq	.L138
 1431              	.L127:
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1432              		.loc 1 676 5 is_stmt 1 view .LVU439
 1433 0080 3349     		ldr	r1, .L147+4
 1434 0082 8A68     		ldr	r2, [r1, #8]
 1435 0084 22F00302 		bic	r2, r2, #3
 1436 0088 1343     		orrs	r3, r3, r2
 1437 008a 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1438              		.loc 1 679 5 view .LVU440
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1439              		.loc 1 679 17 is_stmt 0 view .LVU441
 1440 008c FFF7FEFF 		bl	HAL_GetTick
 1441              	.LVL87:
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1442              		.loc 1 679 17 view .LVU442
 1443 0090 0646     		mov	r6, r0
 1444              	.LVL88:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccSRuA5Z.s 			page 46


 1445              		.loc 1 681 5 is_stmt 1 view .LVU443
 1446              	.L129:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1447              		.loc 1 681 11 view .LVU444
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1448              		.loc 1 681 12 is_stmt 0 view .LVU445
 1449 0092 2F4B     		ldr	r3, .L147+4
 1450 0094 9B68     		ldr	r3, [r3, #8]
 1451 0096 03F00C03 		and	r3, r3, #12
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1452              		.loc 1 681 63 view .LVU446
 1453 009a 6268     		ldr	r2, [r4, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1454              		.loc 1 681 11 view .LVU447
 1455 009c B3EB820F 		cmp	r3, r2, lsl #2
 1456 00a0 16D0     		beq	.L125
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1457              		.loc 1 683 7 is_stmt 1 view .LVU448
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1458              		.loc 1 683 12 is_stmt 0 view .LVU449
 1459 00a2 FFF7FEFF 		bl	HAL_GetTick
 1460              	.LVL89:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1461              		.loc 1 683 26 view .LVU450
 1462 00a6 801B     		subs	r0, r0, r6
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1463              		.loc 1 683 10 view .LVU451
 1464 00a8 41F28833 		movw	r3, #5000
 1465 00ac 9842     		cmp	r0, r3
 1466 00ae F0D9     		bls	.L129
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1467              		.loc 1 685 16 view .LVU452
 1468 00b0 0320     		movs	r0, #3
 1469 00b2 42E0     		b	.L120
 1470              	.LVL90:
 1471              	.L145:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1472              		.loc 1 651 7 is_stmt 1 view .LVU453
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1473              		.loc 1 651 11 is_stmt 0 view .LVU454
 1474 00b4 264A     		ldr	r2, .L147+4
 1475 00b6 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1476              		.loc 1 651 10 view .LVU455
 1477 00b8 12F4003F 		tst	r2, #131072
 1478 00bc E0D1     		bne	.L127
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1479              		.loc 1 653 16 view .LVU456
 1480 00be 0120     		movs	r0, #1
 1481              	.LVL91:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1482              		.loc 1 653 16 view .LVU457
 1483 00c0 3BE0     		b	.L120
 1484              	.LVL92:
 1485              	.L146:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1486              		.loc 1 661 7 is_stmt 1 view .LVU458
ARM GAS  /tmp/ccSRuA5Z.s 			page 47


 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1487              		.loc 1 661 11 is_stmt 0 view .LVU459
 1488 00c2 234A     		ldr	r2, .L147+4
 1489 00c4 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1490              		.loc 1 661 10 view .LVU460
 1491 00c6 12F0007F 		tst	r2, #33554432
 1492 00ca D9D1     		bne	.L127
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1493              		.loc 1 663 16 view .LVU461
 1494 00cc 0120     		movs	r0, #1
 1495              	.LVL93:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1496              		.loc 1 663 16 view .LVU462
 1497 00ce 34E0     		b	.L120
 1498              	.L125:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1499              		.loc 1 691 3 is_stmt 1 view .LVU463
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1500              		.loc 1 691 18 is_stmt 0 view .LVU464
 1501 00d0 1E4B     		ldr	r3, .L147
 1502 00d2 1B68     		ldr	r3, [r3]
 1503 00d4 03F00F03 		and	r3, r3, #15
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1504              		.loc 1 691 6 view .LVU465
 1505 00d8 AB42     		cmp	r3, r5
 1506 00da 07D9     		bls	.L131
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1507              		.loc 1 694 5 is_stmt 1 view .LVU466
 1508 00dc EAB2     		uxtb	r2, r5
 1509 00de 1B4B     		ldr	r3, .L147
 1510 00e0 1A70     		strb	r2, [r3]
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1511              		.loc 1 698 5 view .LVU467
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1512              		.loc 1 698 9 is_stmt 0 view .LVU468
 1513 00e2 1B68     		ldr	r3, [r3]
 1514 00e4 03F00F03 		and	r3, r3, #15
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1515              		.loc 1 698 8 view .LVU469
 1516 00e8 AB42     		cmp	r3, r5
 1517 00ea 2DD1     		bne	.L140
 1518              	.L131:
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1519              		.loc 1 705 3 is_stmt 1 view .LVU470
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1520              		.loc 1 705 26 is_stmt 0 view .LVU471
 1521 00ec 2368     		ldr	r3, [r4]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1522              		.loc 1 705 6 view .LVU472
 1523 00ee 13F0040F 		tst	r3, #4
 1524 00f2 06D0     		beq	.L132
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1525              		.loc 1 707 5 is_stmt 1 view .LVU473
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1526              		.loc 1 708 5 view .LVU474
 1527 00f4 164A     		ldr	r2, .L147+4
ARM GAS  /tmp/ccSRuA5Z.s 			page 48


 1528 00f6 9368     		ldr	r3, [r2, #8]
 1529 00f8 23F4E053 		bic	r3, r3, #7168
 1530 00fc E168     		ldr	r1, [r4, #12]
 1531 00fe 0B43     		orrs	r3, r3, r1
 1532 0100 9360     		str	r3, [r2, #8]
 1533              	.L132:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1534              		.loc 1 712 3 view .LVU475
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1535              		.loc 1 712 26 is_stmt 0 view .LVU476
 1536 0102 2368     		ldr	r3, [r4]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1537              		.loc 1 712 6 view .LVU477
 1538 0104 13F0080F 		tst	r3, #8
 1539 0108 07D0     		beq	.L133
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1540              		.loc 1 714 5 is_stmt 1 view .LVU478
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1541              		.loc 1 715 5 view .LVU479
 1542 010a 114A     		ldr	r2, .L147+4
 1543 010c 9368     		ldr	r3, [r2, #8]
 1544 010e 23F46043 		bic	r3, r3, #57344
 1545 0112 2169     		ldr	r1, [r4, #16]
 1546 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1547 0118 9360     		str	r3, [r2, #8]
 1548              	.L133:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1549              		.loc 1 719 3 view .LVU480
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1550              		.loc 1 719 21 is_stmt 0 view .LVU481
 1551 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1552              	.LVL94:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1553              		.loc 1 719 68 view .LVU482
 1554 011e 0C4B     		ldr	r3, .L147+4
 1555 0120 9B68     		ldr	r3, [r3, #8]
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1556              		.loc 1 719 92 view .LVU483
 1557 0122 C3F30313 		ubfx	r3, r3, #4, #4
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1558              		.loc 1 719 63 view .LVU484
 1559 0126 0B4A     		ldr	r2, .L147+8
 1560 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1561              		.loc 1 719 47 view .LVU485
 1562 012a D840     		lsrs	r0, r0, r3
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1563              		.loc 1 719 19 view .LVU486
 1564 012c 0A4B     		ldr	r3, .L147+12
 1565 012e 1860     		str	r0, [r3]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1566              		.loc 1 722 3 is_stmt 1 view .LVU487
 1567 0130 0A4B     		ldr	r3, .L147+16
 1568 0132 1868     		ldr	r0, [r3]
 1569 0134 FFF7FEFF 		bl	HAL_InitTick
 1570              	.LVL95:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
ARM GAS  /tmp/ccSRuA5Z.s 			page 49


 1571              		.loc 1 724 3 view .LVU488
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1572              		.loc 1 724 10 is_stmt 0 view .LVU489
 1573 0138 0020     		movs	r0, #0
 1574              	.L120:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1575              		.loc 1 725 1 view .LVU490
 1576 013a 70BD     		pop	{r4, r5, r6, pc}
 1577              	.LVL96:
 1578              	.L134:
 1579              	.LCFI12:
 1580              		.cfi_def_cfa_offset 0
 1581              		.cfi_restore 4
 1582              		.cfi_restore 5
 1583              		.cfi_restore 6
 1584              		.cfi_restore 14
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1585              		.loc 1 598 12 view .LVU491
 1586 013c 0120     		movs	r0, #1
 1587              	.LVL97:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1588              		.loc 1 725 1 view .LVU492
 1589 013e 7047     		bx	lr
 1590              	.LVL98:
 1591              	.L135:
 1592              	.LCFI13:
 1593              		.cfi_def_cfa_offset 16
 1594              		.cfi_offset 4, -16
 1595              		.cfi_offset 5, -12
 1596              		.cfi_offset 6, -8
 1597              		.cfi_offset 14, -4
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1598              		.loc 1 619 14 view .LVU493
 1599 0140 0120     		movs	r0, #1
 1600              	.LVL99:
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1601              		.loc 1 619 14 view .LVU494
 1602 0142 FAE7     		b	.L120
 1603              	.LVL100:
 1604              	.L138:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1605              		.loc 1 672 16 view .LVU495
 1606 0144 0120     		movs	r0, #1
 1607              	.LVL101:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1608              		.loc 1 672 16 view .LVU496
 1609 0146 F8E7     		b	.L120
 1610              	.L140:
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1611              		.loc 1 700 14 view .LVU497
 1612 0148 0120     		movs	r0, #1
 1613 014a F6E7     		b	.L120
 1614              	.L148:
 1615              		.align	2
 1616              	.L147:
 1617 014c 003C0240 		.word	1073888256
 1618 0150 00380240 		.word	1073887232
ARM GAS  /tmp/ccSRuA5Z.s 			page 50


 1619 0154 00000000 		.word	AHBPrescTable
 1620 0158 00000000 		.word	SystemCoreClock
 1621 015c 00000000 		.word	uwTickPrio
 1622              		.cfi_endproc
 1623              	.LFE136:
 1625              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1626              		.align	1
 1627              		.global	HAL_RCC_GetHCLKFreq
 1628              		.syntax unified
 1629              		.thumb
 1630              		.thumb_func
 1631              		.fpu fpv4-sp-d16
 1633              	HAL_RCC_GetHCLKFreq:
 1634              	.LFB141:
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1635              		.loc 1 944 1 is_stmt 1 view -0
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 0
 1638              		@ frame_needed = 0, uses_anonymous_args = 0
 1639              		@ link register save eliminated.
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1640              		.loc 1 945 3 view .LVU499
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1641              		.loc 1 946 1 is_stmt 0 view .LVU500
 1642 0000 014B     		ldr	r3, .L150
 1643 0002 1868     		ldr	r0, [r3]
 1644 0004 7047     		bx	lr
 1645              	.L151:
 1646 0006 00BF     		.align	2
 1647              	.L150:
 1648 0008 00000000 		.word	SystemCoreClock
 1649              		.cfi_endproc
 1650              	.LFE141:
 1652              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1653              		.align	1
 1654              		.global	HAL_RCC_GetPCLK1Freq
 1655              		.syntax unified
 1656              		.thumb
 1657              		.thumb_func
 1658              		.fpu fpv4-sp-d16
 1660              	HAL_RCC_GetPCLK1Freq:
 1661              	.LFB142:
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
ARM GAS  /tmp/ccSRuA5Z.s 			page 51


 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1662              		.loc 1 955 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 0
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 1666 0000 08B5     		push	{r3, lr}
 1667              	.LCFI14:
 1668              		.cfi_def_cfa_offset 8
 1669              		.cfi_offset 3, -8
 1670              		.cfi_offset 14, -4
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 1671              		.loc 1 957 3 view .LVU502
 1672              		.loc 1 957 11 is_stmt 0 view .LVU503
 1673 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1674              	.LVL102:
 1675              		.loc 1 957 54 view .LVU504
 1676 0006 044B     		ldr	r3, .L154
 1677 0008 9B68     		ldr	r3, [r3, #8]
 1678              		.loc 1 957 79 view .LVU505
 1679 000a C3F38223 		ubfx	r3, r3, #10, #3
 1680              		.loc 1 957 49 view .LVU506
 1681 000e 034A     		ldr	r2, .L154+4
 1682 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1683              		.loc 1 958 1 view .LVU507
 1684 0012 D840     		lsrs	r0, r0, r3
 1685 0014 08BD     		pop	{r3, pc}
 1686              	.L155:
 1687 0016 00BF     		.align	2
 1688              	.L154:
 1689 0018 00380240 		.word	1073887232
 1690 001c 00000000 		.word	APBPrescTable
 1691              		.cfi_endproc
 1692              	.LFE142:
 1694              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1695              		.align	1
 1696              		.global	HAL_RCC_GetPCLK2Freq
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1700              		.fpu fpv4-sp-d16
 1702              	HAL_RCC_GetPCLK2Freq:
 1703              	.LFB143:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccSRuA5Z.s 			page 52


 1704              		.loc 1 967 1 is_stmt 1 view -0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 0
 1707              		@ frame_needed = 0, uses_anonymous_args = 0
 1708 0000 08B5     		push	{r3, lr}
 1709              	.LCFI15:
 1710              		.cfi_def_cfa_offset 8
 1711              		.cfi_offset 3, -8
 1712              		.cfi_offset 14, -4
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
 1713              		.loc 1 969 3 view .LVU509
 1714              		.loc 1 969 11 is_stmt 0 view .LVU510
 1715 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1716              	.LVL103:
 1717              		.loc 1 969 54 view .LVU511
 1718 0006 044B     		ldr	r3, .L158
 1719 0008 9B68     		ldr	r3, [r3, #8]
 1720              		.loc 1 969 79 view .LVU512
 1721 000a C3F34233 		ubfx	r3, r3, #13, #3
 1722              		.loc 1 969 49 view .LVU513
 1723 000e 034A     		ldr	r2, .L158+4
 1724 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1725              		.loc 1 970 1 view .LVU514
 1726 0012 D840     		lsrs	r0, r0, r3
 1727 0014 08BD     		pop	{r3, pc}
 1728              	.L159:
 1729 0016 00BF     		.align	2
 1730              	.L158:
 1731 0018 00380240 		.word	1073887232
 1732 001c 00000000 		.word	APBPrescTable
 1733              		.cfi_endproc
 1734              	.LFE143:
 1736              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1737              		.align	1
 1738              		.weak	HAL_RCC_GetOscConfig
 1739              		.syntax unified
 1740              		.thumb
 1741              		.thumb_func
 1742              		.fpu fpv4-sp-d16
 1744              	HAL_RCC_GetOscConfig:
 1745              	.LVL104:
 1746              	.LFB144:
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1747              		.loc 1 980 1 is_stmt 1 view -0
 1748              		.cfi_startproc
 1749              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccSRuA5Z.s 			page 53


 1750              		@ frame_needed = 0, uses_anonymous_args = 0
 1751              		@ link register save eliminated.
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1752              		.loc 1 982 3 view .LVU516
 1753              		.loc 1 982 37 is_stmt 0 view .LVU517
 1754 0000 0F23     		movs	r3, #15
 1755 0002 0360     		str	r3, [r0]
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1756              		.loc 1 985 3 is_stmt 1 view .LVU518
 1757              		.loc 1 985 11 is_stmt 0 view .LVU519
 1758 0004 304B     		ldr	r3, .L173
 1759 0006 1B68     		ldr	r3, [r3]
 1760              		.loc 1 985 6 view .LVU520
 1761 0008 13F4802F 		tst	r3, #262144
 1762 000c 3BD0     		beq	.L161
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1763              		.loc 1 987 5 is_stmt 1 view .LVU521
 1764              		.loc 1 987 33 is_stmt 0 view .LVU522
 1765 000e 4FF4A023 		mov	r3, #327680
 1766 0012 4360     		str	r3, [r0, #4]
 1767              	.L162:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 1768              		.loc 1 999 3 is_stmt 1 view .LVU523
 1769              		.loc 1 999 11 is_stmt 0 view .LVU524
 1770 0014 2C4B     		ldr	r3, .L173
 1771 0016 1B68     		ldr	r3, [r3]
 1772              		.loc 1 999 6 view .LVU525
 1773 0018 13F0010F 		tst	r3, #1
 1774 001c 3FD0     		beq	.L164
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1775              		.loc 1 1001 5 is_stmt 1 view .LVU526
 1776              		.loc 1 1001 33 is_stmt 0 view .LVU527
 1777 001e 0123     		movs	r3, #1
 1778 0020 C360     		str	r3, [r0, #12]
 1779              	.L165:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccSRuA5Z.s 			page 54


1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 1780              		.loc 1 1008 3 is_stmt 1 view .LVU528
 1781              		.loc 1 1008 59 is_stmt 0 view .LVU529
 1782 0022 294A     		ldr	r2, .L173
 1783 0024 1368     		ldr	r3, [r2]
 1784              		.loc 1 1008 44 view .LVU530
 1785 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1786              		.loc 1 1008 42 view .LVU531
 1787 002a 0361     		str	r3, [r0, #16]
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1788              		.loc 1 1011 3 is_stmt 1 view .LVU532
 1789              		.loc 1 1011 11 is_stmt 0 view .LVU533
 1790 002c 136F     		ldr	r3, [r2, #112]
 1791              		.loc 1 1011 6 view .LVU534
 1792 002e 13F0040F 		tst	r3, #4
 1793 0032 37D0     		beq	.L166
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1794              		.loc 1 1013 5 is_stmt 1 view .LVU535
 1795              		.loc 1 1013 33 is_stmt 0 view .LVU536
 1796 0034 0523     		movs	r3, #5
 1797 0036 8360     		str	r3, [r0, #8]
 1798              	.L167:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 1799              		.loc 1 1025 3 is_stmt 1 view .LVU537
 1800              		.loc 1 1025 11 is_stmt 0 view .LVU538
 1801 0038 234B     		ldr	r3, .L173
 1802 003a 5B6F     		ldr	r3, [r3, #116]
 1803              		.loc 1 1025 6 view .LVU539
 1804 003c 13F0010F 		tst	r3, #1
 1805 0040 3BD0     		beq	.L169
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1806              		.loc 1 1027 5 is_stmt 1 view .LVU540
 1807              		.loc 1 1027 33 is_stmt 0 view .LVU541
 1808 0042 0123     		movs	r3, #1
 1809 0044 4361     		str	r3, [r0, #20]
 1810              	.L170:
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccSRuA5Z.s 			page 55


1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 1811              		.loc 1 1035 3 is_stmt 1 view .LVU542
 1812              		.loc 1 1035 11 is_stmt 0 view .LVU543
 1813 0046 204B     		ldr	r3, .L173
 1814 0048 1B68     		ldr	r3, [r3]
 1815              		.loc 1 1035 6 view .LVU544
 1816 004a 13F0807F 		tst	r3, #16777216
 1817 004e 37D0     		beq	.L171
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1818              		.loc 1 1037 5 is_stmt 1 view .LVU545
 1819              		.loc 1 1037 37 is_stmt 0 view .LVU546
 1820 0050 0223     		movs	r3, #2
 1821 0052 8361     		str	r3, [r0, #24]
 1822              	.L172:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1823              		.loc 1 1043 3 is_stmt 1 view .LVU547
 1824              		.loc 1 1043 52 is_stmt 0 view .LVU548
 1825 0054 1C4A     		ldr	r2, .L173
 1826 0056 5368     		ldr	r3, [r2, #4]
 1827              		.loc 1 1043 38 view .LVU549
 1828 0058 03F48003 		and	r3, r3, #4194304
 1829              		.loc 1 1043 36 view .LVU550
 1830 005c C361     		str	r3, [r0, #28]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1831              		.loc 1 1044 3 is_stmt 1 view .LVU551
 1832              		.loc 1 1044 47 is_stmt 0 view .LVU552
 1833 005e 5368     		ldr	r3, [r2, #4]
 1834              		.loc 1 1044 33 view .LVU553
 1835 0060 03F03F03 		and	r3, r3, #63
 1836              		.loc 1 1044 31 view .LVU554
 1837 0064 0362     		str	r3, [r0, #32]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1838              		.loc 1 1045 3 is_stmt 1 view .LVU555
 1839              		.loc 1 1045 48 is_stmt 0 view .LVU556
 1840 0066 5368     		ldr	r3, [r2, #4]
 1841              		.loc 1 1045 33 view .LVU557
 1842 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1843              		.loc 1 1045 31 view .LVU558
 1844 006c 4362     		str	r3, [r0, #36]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1845              		.loc 1 1046 3 is_stmt 1 view .LVU559
 1846              		.loc 1 1046 50 is_stmt 0 view .LVU560
 1847 006e 5368     		ldr	r3, [r2, #4]
 1848              		.loc 1 1046 60 view .LVU561
 1849 0070 03F44033 		and	r3, r3, #196608
 1850              		.loc 1 1046 80 view .LVU562
 1851 0074 03F58033 		add	r3, r3, #65536
 1852              		.loc 1 1046 33 view .LVU563
 1853 0078 DB0B     		lsrs	r3, r3, #15
 1854              		.loc 1 1046 31 view .LVU564
ARM GAS  /tmp/ccSRuA5Z.s 			page 56


 1855 007a 8362     		str	r3, [r0, #40]
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1856              		.loc 1 1047 3 is_stmt 1 view .LVU565
 1857              		.loc 1 1047 48 is_stmt 0 view .LVU566
 1858 007c 5368     		ldr	r3, [r2, #4]
 1859              		.loc 1 1047 33 view .LVU567
 1860 007e C3F30363 		ubfx	r3, r3, #24, #4
 1861              		.loc 1 1047 31 view .LVU568
 1862 0082 C362     		str	r3, [r0, #44]
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1863              		.loc 1 1048 1 view .LVU569
 1864 0084 7047     		bx	lr
 1865              	.L161:
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1866              		.loc 1 989 8 is_stmt 1 view .LVU570
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1867              		.loc 1 989 16 is_stmt 0 view .LVU571
 1868 0086 104B     		ldr	r3, .L173
 1869 0088 1B68     		ldr	r3, [r3]
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1870              		.loc 1 989 11 view .LVU572
 1871 008a 13F4803F 		tst	r3, #65536
 1872 008e 03D0     		beq	.L163
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1873              		.loc 1 991 5 is_stmt 1 view .LVU573
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1874              		.loc 1 991 33 is_stmt 0 view .LVU574
 1875 0090 4FF48033 		mov	r3, #65536
 1876 0094 4360     		str	r3, [r0, #4]
 1877 0096 BDE7     		b	.L162
 1878              	.L163:
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1879              		.loc 1 995 5 is_stmt 1 view .LVU575
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1880              		.loc 1 995 33 is_stmt 0 view .LVU576
 1881 0098 0023     		movs	r3, #0
 1882 009a 4360     		str	r3, [r0, #4]
 1883 009c BAE7     		b	.L162
 1884              	.L164:
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1885              		.loc 1 1005 5 is_stmt 1 view .LVU577
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1886              		.loc 1 1005 33 is_stmt 0 view .LVU578
 1887 009e 0023     		movs	r3, #0
 1888 00a0 C360     		str	r3, [r0, #12]
 1889 00a2 BEE7     		b	.L165
 1890              	.L166:
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1891              		.loc 1 1015 8 is_stmt 1 view .LVU579
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1892              		.loc 1 1015 16 is_stmt 0 view .LVU580
 1893 00a4 084B     		ldr	r3, .L173
 1894 00a6 1B6F     		ldr	r3, [r3, #112]
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1895              		.loc 1 1015 11 view .LVU581
 1896 00a8 13F0010F 		tst	r3, #1
 1897 00ac 02D0     		beq	.L168
ARM GAS  /tmp/ccSRuA5Z.s 			page 57


1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1898              		.loc 1 1017 5 is_stmt 1 view .LVU582
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1899              		.loc 1 1017 33 is_stmt 0 view .LVU583
 1900 00ae 0123     		movs	r3, #1
 1901 00b0 8360     		str	r3, [r0, #8]
 1902 00b2 C1E7     		b	.L167
 1903              	.L168:
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1904              		.loc 1 1021 5 is_stmt 1 view .LVU584
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1905              		.loc 1 1021 33 is_stmt 0 view .LVU585
 1906 00b4 0023     		movs	r3, #0
 1907 00b6 8360     		str	r3, [r0, #8]
 1908 00b8 BEE7     		b	.L167
 1909              	.L169:
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1910              		.loc 1 1031 5 is_stmt 1 view .LVU586
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1911              		.loc 1 1031 33 is_stmt 0 view .LVU587
 1912 00ba 0023     		movs	r3, #0
 1913 00bc 4361     		str	r3, [r0, #20]
 1914 00be C2E7     		b	.L170
 1915              	.L171:
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1916              		.loc 1 1041 5 is_stmt 1 view .LVU588
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1917              		.loc 1 1041 37 is_stmt 0 view .LVU589
 1918 00c0 0123     		movs	r3, #1
 1919 00c2 8361     		str	r3, [r0, #24]
 1920 00c4 C6E7     		b	.L172
 1921              	.L174:
 1922 00c6 00BF     		.align	2
 1923              	.L173:
 1924 00c8 00380240 		.word	1073887232
 1925              		.cfi_endproc
 1926              	.LFE144:
 1928              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1929              		.align	1
 1930              		.global	HAL_RCC_GetClockConfig
 1931              		.syntax unified
 1932              		.thumb
 1933              		.thumb_func
 1934              		.fpu fpv4-sp-d16
 1936              	HAL_RCC_GetClockConfig:
 1937              	.LVL105:
 1938              	.LFB145:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
ARM GAS  /tmp/ccSRuA5Z.s 			page 58


1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1939              		.loc 1 1059 1 is_stmt 1 view -0
 1940              		.cfi_startproc
 1941              		@ args = 0, pretend = 0, frame = 0
 1942              		@ frame_needed = 0, uses_anonymous_args = 0
 1943              		@ link register save eliminated.
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1944              		.loc 1 1061 3 view .LVU591
 1945              		.loc 1 1061 32 is_stmt 0 view .LVU592
 1946 0000 0F23     		movs	r3, #15
 1947 0002 0360     		str	r3, [r0]
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1948              		.loc 1 1064 3 is_stmt 1 view .LVU593
 1949              		.loc 1 1064 51 is_stmt 0 view .LVU594
 1950 0004 0B4B     		ldr	r3, .L176
 1951 0006 9A68     		ldr	r2, [r3, #8]
 1952              		.loc 1 1064 37 view .LVU595
 1953 0008 02F00302 		and	r2, r2, #3
 1954              		.loc 1 1064 35 view .LVU596
 1955 000c 4260     		str	r2, [r0, #4]
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1956              		.loc 1 1067 3 is_stmt 1 view .LVU597
 1957              		.loc 1 1067 52 is_stmt 0 view .LVU598
 1958 000e 9A68     		ldr	r2, [r3, #8]
 1959              		.loc 1 1067 38 view .LVU599
 1960 0010 02F0F002 		and	r2, r2, #240
 1961              		.loc 1 1067 36 view .LVU600
 1962 0014 8260     		str	r2, [r0, #8]
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1963              		.loc 1 1070 3 is_stmt 1 view .LVU601
 1964              		.loc 1 1070 53 is_stmt 0 view .LVU602
 1965 0016 9A68     		ldr	r2, [r3, #8]
 1966              		.loc 1 1070 39 view .LVU603
 1967 0018 02F4E052 		and	r2, r2, #7168
 1968              		.loc 1 1070 37 view .LVU604
 1969 001c C260     		str	r2, [r0, #12]
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1970              		.loc 1 1073 3 is_stmt 1 view .LVU605
 1971              		.loc 1 1073 54 is_stmt 0 view .LVU606
 1972 001e 9B68     		ldr	r3, [r3, #8]
 1973              		.loc 1 1073 39 view .LVU607
 1974 0020 DB08     		lsrs	r3, r3, #3
 1975 0022 03F4E053 		and	r3, r3, #7168
 1976              		.loc 1 1073 37 view .LVU608
 1977 0026 0361     		str	r3, [r0, #16]
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
ARM GAS  /tmp/ccSRuA5Z.s 			page 59


 1978              		.loc 1 1076 3 is_stmt 1 view .LVU609
 1979              		.loc 1 1076 32 is_stmt 0 view .LVU610
 1980 0028 034B     		ldr	r3, .L176+4
 1981 002a 1B68     		ldr	r3, [r3]
 1982              		.loc 1 1076 16 view .LVU611
 1983 002c 03F00F03 		and	r3, r3, #15
 1984              		.loc 1 1076 14 view .LVU612
 1985 0030 0B60     		str	r3, [r1]
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1986              		.loc 1 1077 1 view .LVU613
 1987 0032 7047     		bx	lr
 1988              	.L177:
 1989              		.align	2
 1990              	.L176:
 1991 0034 00380240 		.word	1073887232
 1992 0038 003C0240 		.word	1073888256
 1993              		.cfi_endproc
 1994              	.LFE145:
 1996              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1997              		.align	1
 1998              		.weak	HAL_RCC_CSSCallback
 1999              		.syntax unified
 2000              		.thumb
 2001              		.thumb_func
 2002              		.fpu fpv4-sp-d16
 2004              	HAL_RCC_CSSCallback:
 2005              	.LFB147:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2006              		.loc 1 1102 1 is_stmt 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		@ link register save eliminated.
ARM GAS  /tmp/ccSRuA5Z.s 			page 60


1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2011              		.loc 1 1106 1 view .LVU615
 2012 0000 7047     		bx	lr
 2013              		.cfi_endproc
 2014              	.LFE147:
 2016              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2017              		.align	1
 2018              		.global	HAL_RCC_NMI_IRQHandler
 2019              		.syntax unified
 2020              		.thumb
 2021              		.thumb_func
 2022              		.fpu fpv4-sp-d16
 2024              	HAL_RCC_NMI_IRQHandler:
 2025              	.LFB146:
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2026              		.loc 1 1085 1 view -0
 2027              		.cfi_startproc
 2028              		@ args = 0, pretend = 0, frame = 0
 2029              		@ frame_needed = 0, uses_anonymous_args = 0
 2030 0000 08B5     		push	{r3, lr}
 2031              	.LCFI16:
 2032              		.cfi_def_cfa_offset 8
 2033              		.cfi_offset 3, -8
 2034              		.cfi_offset 14, -4
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2035              		.loc 1 1087 3 view .LVU617
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2036              		.loc 1 1087 7 is_stmt 0 view .LVU618
 2037 0002 064B     		ldr	r3, .L183
 2038 0004 DB68     		ldr	r3, [r3, #12]
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2039              		.loc 1 1087 6 view .LVU619
 2040 0006 13F0800F 		tst	r3, #128
 2041 000a 00D1     		bne	.L182
 2042              	.L179:
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2043              		.loc 1 1095 1 view .LVU620
 2044 000c 08BD     		pop	{r3, pc}
 2045              	.L182:
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2046              		.loc 1 1090 5 is_stmt 1 view .LVU621
 2047 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2048              	.LVL106:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2049              		.loc 1 1093 5 view .LVU622
 2050 0012 034B     		ldr	r3, .L183+4
 2051 0014 8022     		movs	r2, #128
 2052 0016 1A70     		strb	r2, [r3]
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2053              		.loc 1 1095 1 is_stmt 0 view .LVU623
 2054 0018 F8E7     		b	.L179
 2055              	.L184:
 2056 001a 00BF     		.align	2
 2057              	.L183:
ARM GAS  /tmp/ccSRuA5Z.s 			page 61


 2058 001c 00380240 		.word	1073887232
 2059 0020 0E380240 		.word	1073887246
 2060              		.cfi_endproc
 2061              	.LFE146:
 2063              		.text
 2064              	.Letext0:
 2065              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2066              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2067              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2068              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2069              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2070              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2071              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2072              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2073              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2074              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccSRuA5Z.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccSRuA5Z.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccSRuA5Z.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccSRuA5Z.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccSRuA5Z.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccSRuA5Z.s:624    .text.HAL_RCC_OscConfig:00000000000002b0 $d
     /tmp/ccSRuA5Z.s:631    .text.HAL_RCC_OscConfig:00000000000002c0 $t
     /tmp/ccSRuA5Z.s:925    .text.HAL_RCC_OscConfig:0000000000000400 $d
     /tmp/ccSRuA5Z.s:931    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccSRuA5Z.s:938    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccSRuA5Z.s:1093   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/ccSRuA5Z.s:1100   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1107   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccSRuA5Z.s:1124   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccSRuA5Z.s:1129   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1136   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccSRuA5Z.s:1153   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccSRuA5Z.s:1159   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1166   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccSRuA5Z.s:1308   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/ccSRuA5Z.s:1315   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1322   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccSRuA5Z.s:1617   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/ccSRuA5Z.s:1626   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1633   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccSRuA5Z.s:1648   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccSRuA5Z.s:1653   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1660   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccSRuA5Z.s:1689   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccSRuA5Z.s:1695   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1702   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccSRuA5Z.s:1731   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccSRuA5Z.s:1737   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1744   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccSRuA5Z.s:1924   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccSRuA5Z.s:1929   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccSRuA5Z.s:1936   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccSRuA5Z.s:1991   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccSRuA5Z.s:1997   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccSRuA5Z.s:2004   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccSRuA5Z.s:2017   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccSRuA5Z.s:2024   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccSRuA5Z.s:2058   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
