#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9ec780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9ec910 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x9e4c80 .functor NOT 1, L_0xa1b240, C4<0>, C4<0>, C4<0>;
L_0xa1afa0 .functor XOR 2, L_0xa1ae60, L_0xa1af00, C4<00>, C4<00>;
L_0xa1b130 .functor XOR 2, L_0xa1afa0, L_0xa1b060, C4<00>, C4<00>;
v0xa18710_0 .net *"_ivl_10", 1 0, L_0xa1b060;  1 drivers
v0xa18810_0 .net *"_ivl_12", 1 0, L_0xa1b130;  1 drivers
v0xa188f0_0 .net *"_ivl_2", 1 0, L_0xa1adc0;  1 drivers
v0xa189b0_0 .net *"_ivl_4", 1 0, L_0xa1ae60;  1 drivers
v0xa18a90_0 .net *"_ivl_6", 1 0, L_0xa1af00;  1 drivers
v0xa18bc0_0 .net *"_ivl_8", 1 0, L_0xa1afa0;  1 drivers
v0xa18ca0_0 .var "clk", 0 0;
v0xa18d40_0 .net "in", 2 0, v0xa16f60_0;  1 drivers
v0xa18de0_0 .net "out_dut", 1 0, L_0xa1a250;  1 drivers
v0xa18ea0_0 .net "out_ref", 1 0, L_0xa19c40;  1 drivers
v0xa18f70_0 .var/2u "stats1", 159 0;
v0xa19030_0 .var/2u "strobe", 0 0;
v0xa190f0_0 .net "tb_match", 0 0, L_0xa1b240;  1 drivers
v0xa191b0_0 .net "tb_mismatch", 0 0, L_0x9e4c80;  1 drivers
v0xa19270_0 .net "wavedrom_enable", 0 0, v0xa17020_0;  1 drivers
v0xa19340_0 .net "wavedrom_title", 511 0, v0xa170c0_0;  1 drivers
L_0xa1adc0 .concat [ 2 0 0 0], L_0xa19c40;
L_0xa1ae60 .concat [ 2 0 0 0], L_0xa19c40;
L_0xa1af00 .concat [ 2 0 0 0], L_0xa1a250;
L_0xa1b060 .concat [ 2 0 0 0], L_0xa19c40;
L_0xa1b240 .cmp/eeq 2, L_0xa1adc0, L_0xa1b130;
S_0x9ecaa0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x9ec910;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x9e4ef0_0 .net *"_ivl_1", 0 0, L_0xa19470;  1 drivers
L_0x7f68b4f73060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9e4f90_0 .net *"_ivl_11", 0 0, L_0x7f68b4f73060;  1 drivers
v0x9d90b0_0 .net *"_ivl_12", 1 0, L_0xa198e0;  1 drivers
v0xa15e90_0 .net *"_ivl_15", 0 0, L_0xa19a20;  1 drivers
v0xa15f70_0 .net *"_ivl_16", 1 0, L_0xa19b00;  1 drivers
L_0x7f68b4f730a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa160a0_0 .net *"_ivl_19", 0 0, L_0x7f68b4f730a8;  1 drivers
v0xa16180_0 .net *"_ivl_2", 1 0, L_0xa195d0;  1 drivers
L_0x7f68b4f73018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa16260_0 .net *"_ivl_5", 0 0, L_0x7f68b4f73018;  1 drivers
v0xa16340_0 .net *"_ivl_7", 0 0, L_0xa196a0;  1 drivers
v0xa16420_0 .net *"_ivl_8", 1 0, L_0xa19740;  1 drivers
v0xa16500_0 .net "in", 2 0, v0xa16f60_0;  alias, 1 drivers
v0xa165e0_0 .net "out", 1 0, L_0xa19c40;  alias, 1 drivers
L_0xa19470 .part v0xa16f60_0, 0, 1;
L_0xa195d0 .concat [ 1 1 0 0], L_0xa19470, L_0x7f68b4f73018;
L_0xa196a0 .part v0xa16f60_0, 1, 1;
L_0xa19740 .concat [ 1 1 0 0], L_0xa196a0, L_0x7f68b4f73060;
L_0xa198e0 .arith/sum 2, L_0xa195d0, L_0xa19740;
L_0xa19a20 .part v0xa16f60_0, 2, 1;
L_0xa19b00 .concat [ 1 1 0 0], L_0xa19a20, L_0x7f68b4f730a8;
L_0xa19c40 .arith/sum 2, L_0xa198e0, L_0xa19b00;
S_0xa16720 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x9ec910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xa16ea0_0 .net "clk", 0 0, v0xa18ca0_0;  1 drivers
v0xa16f60_0 .var "in", 2 0;
v0xa17020_0 .var "wavedrom_enable", 0 0;
v0xa170c0_0 .var "wavedrom_title", 511 0;
E_0x9e8bc0/0 .event negedge, v0xa16ea0_0;
E_0x9e8bc0/1 .event posedge, v0xa16ea0_0;
E_0x9e8bc0 .event/or E_0x9e8bc0/0, E_0x9e8bc0/1;
E_0x9e8830 .event negedge, v0xa16ea0_0;
E_0x9e8c00 .event posedge, v0xa16ea0_0;
S_0xa169a0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0xa16720;
 .timescale -12 -12;
v0xa16ba0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa16ca0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0xa16720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa17200 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x9ec910;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x9d8fe0 .functor XOR 1, L_0xa19e20, L_0xa19ec0, C4<0>, C4<0>;
L_0x9ed240 .functor XOR 1, L_0x9d8fe0, L_0xa1a110, C4<0>, C4<0>;
L_0x9e5540 .functor AND 1, L_0xa1a3c0, L_0xa1a460, C4<1>, C4<1>;
L_0xa1a770 .functor AND 1, L_0xa1a5e0, L_0xa1a680, C4<1>, C4<1>;
L_0xa1a8b0 .functor OR 1, L_0x9e5540, L_0xa1a770, C4<0>, C4<0>;
L_0xa1ab60 .functor AND 1, L_0xa1a9c0, L_0xa1aa60, C4<1>, C4<1>;
L_0xa1ac60 .functor OR 1, L_0xa1a8b0, L_0xa1ab60, C4<0>, C4<0>;
v0xa17430_0 .net *"_ivl_10", 0 0, L_0x9ed240;  1 drivers
v0xa17530_0 .net *"_ivl_16", 0 0, L_0xa1a3c0;  1 drivers
v0xa17610_0 .net *"_ivl_18", 0 0, L_0xa1a460;  1 drivers
v0xa176d0_0 .net *"_ivl_19", 0 0, L_0x9e5540;  1 drivers
v0xa177b0_0 .net *"_ivl_22", 0 0, L_0xa1a5e0;  1 drivers
v0xa178e0_0 .net *"_ivl_24", 0 0, L_0xa1a680;  1 drivers
v0xa179c0_0 .net *"_ivl_25", 0 0, L_0xa1a770;  1 drivers
v0xa17aa0_0 .net *"_ivl_27", 0 0, L_0xa1a8b0;  1 drivers
v0xa17b80_0 .net *"_ivl_3", 0 0, L_0xa19e20;  1 drivers
v0xa17cf0_0 .net *"_ivl_30", 0 0, L_0xa1a9c0;  1 drivers
v0xa17dd0_0 .net *"_ivl_32", 0 0, L_0xa1aa60;  1 drivers
v0xa17eb0_0 .net *"_ivl_33", 0 0, L_0xa1ab60;  1 drivers
v0xa17f90_0 .net *"_ivl_35", 0 0, L_0xa1ac60;  1 drivers
v0xa18070_0 .net *"_ivl_5", 0 0, L_0xa19ec0;  1 drivers
v0xa18150_0 .net *"_ivl_6", 0 0, L_0x9d8fe0;  1 drivers
v0xa18230_0 .net *"_ivl_9", 0 0, L_0xa1a110;  1 drivers
v0xa18310_0 .net "in", 2 0, v0xa16f60_0;  alias, 1 drivers
v0xa183d0_0 .net "out", 1 0, L_0xa1a250;  alias, 1 drivers
L_0xa19e20 .part v0xa16f60_0, 0, 1;
L_0xa19ec0 .part v0xa16f60_0, 1, 1;
L_0xa1a110 .part v0xa16f60_0, 2, 1;
L_0xa1a250 .concat8 [ 1 1 0 0], L_0x9ed240, L_0xa1ac60;
L_0xa1a3c0 .part v0xa16f60_0, 0, 1;
L_0xa1a460 .part v0xa16f60_0, 1, 1;
L_0xa1a5e0 .part v0xa16f60_0, 0, 1;
L_0xa1a680 .part v0xa16f60_0, 2, 1;
L_0xa1a9c0 .part v0xa16f60_0, 1, 1;
L_0xa1aa60 .part v0xa16f60_0, 2, 1;
S_0xa18510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x9ec910;
 .timescale -12 -12;
E_0x9d39f0 .event anyedge, v0xa19030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa19030_0;
    %nor/r;
    %assign/vec4 v0xa19030_0, 0;
    %wait E_0x9d39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa16720;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xa16f60_0, 0;
    %wait E_0x9e8830;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9e8c00;
    %load/vec4 v0xa16f60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xa16f60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x9e8830;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa16ca0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9e8bc0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0xa16f60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x9ec910;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa18ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa19030_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9ec910;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa18ca0_0;
    %inv;
    %store/vec4 v0xa18ca0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9ec910;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa16ea0_0, v0xa191b0_0, v0xa18d40_0, v0xa18ea0_0, v0xa18de0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9ec910;
T_7 ;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9ec910;
T_8 ;
    %wait E_0x9e8bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa18f70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18f70_0, 4, 32;
    %load/vec4 v0xa190f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18f70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa18f70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18f70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa18ea0_0;
    %load/vec4 v0xa18ea0_0;
    %load/vec4 v0xa18de0_0;
    %xor;
    %load/vec4 v0xa18ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18f70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa18f70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18f70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/popcount3/iter0/response31/top_module.sv";
