<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v</a>
defines: 
time_elapsed: 2.977s
ram usage: 58736 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2ha3afqt/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:10</a>: No timescale set for &#34;bsg_mem_3r1w&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:10</a>: Compile module &#34;work@bsg_mem_3r1w&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:10</a>: Top level module &#34;work@bsg_mem_3r1w&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp2ha3afqt/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_mem_3r1w
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2ha3afqt/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2ha3afqt/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_mem_3r1w&#39;.
Warning: reg &#39;\r2_data_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>.0-39.0.
Warning: reg &#39;\r1_data_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>.0-40.0.
Warning: reg &#39;\r0_data_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>.0-41.0.
Warning: wire &#39;\mem&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>.0-62.0.
&#34;## bsg_mem_3r1w: instantiating width_p=-1, els_p=-1, read_write_same_addr_p=0 (work_bsg_mem_3r1w)&#34;

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_mem_3r1w

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_mem_3r1w
Removed 0 unused modules.
Module work_bsg_mem_3r1w directly or indirectly contains formal properties -&gt; setting &#34;keep&#34; attribute.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_bsg_mem_3r1w.$proc$slpp_all/surelog.uhdm:0$48&#39;.
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$41 in module work_bsg_mem_3r1w.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$38 in module work_bsg_mem_3r1w.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$35 in module work_bsg_mem_3r1w.
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9 in module work_bsg_mem_3r1w.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 10 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$53&#39;.
  Set init value: $formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN = 1&#39;0
Found init rule in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$51&#39;.
  Set init value: $formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN = 1&#39;0
Found init rule in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$49&#39;.
  Set init value: $formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN = 1&#39;0
Found init rule in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$55&#39;.
  Set init value: $formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN = 1&#39;0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$53&#39;.
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$51&#39;.
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$49&#39;.
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$55&#39;.
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$41&#39;.
     1/1: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_DATA[1:0]$43
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$38&#39;.
     1/1: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_DATA[1:0]$40
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$35&#39;.
     1/1: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_DATA[1:0]$37
Creating decoders for process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
     1/12: $2\mem[0][1:0]
     2/12: $1\mem[0][1:0]
     3/12: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_ADDR[0:0]$20
     4/12: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_DATA[1:0]$21
     5/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN[0:0]$13
     6/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_CHECK[0:0]$12
     7/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN[0:0]$15
     8/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_CHECK[0:0]$14
     9/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN[0:0]$17
    10/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_CHECK[0:0]$16
    11/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN[0:0]$19
    12/12: $0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_CHECK[0:0]$18

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_bsg_mem_3r1w.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_DATA&#39; from process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$41&#39;.
No latch inferred for signal `\work_bsg_mem_3r1w.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_DATA&#39; from process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$38&#39;.
No latch inferred for signal `\work_bsg_mem_3r1w.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_DATA&#39; from process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$35&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_mem_3r1w.\mem[0]&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$105&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_ADDR&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$106&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_DATA&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$107&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_CHECK&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$108&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$109&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_CHECK&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$110&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$111&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_CHECK&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$112&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$113&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_CHECK&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$114&#39; with negative edge clock.
Creating register for signal `\work_bsg_mem_3r1w.$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN&#39; using process `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
  created $dff cell `$procdff$115&#39; with negative edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$53&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$51&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$49&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$55&#39;.
Found and cleaned up 1 empty switch in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$41&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$41&#39;.
Found and cleaned up 1 empty switch in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$38&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$38&#39;.
Found and cleaned up 1 empty switch in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$35&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>$35&#39;.
Found and cleaned up 2 empty switches in `\work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
Removing empty process `work_bsg_mem_3r1w.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>$9&#39;.
Cleaned up 5 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_mem_3r1w..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_mem_3r1w ===

   Number of wires:                102
   Number of wire bits:            133
   Number of public wires:          16
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $assert                         4
     $dff                           11
     $eq                             7
     $logic_and                      6
     $logic_not                      3
     $lt                             1
     $mux                           16

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_mem_3r1w..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_mem_3r1w&#34;: {
      &#34;attributes&#34;: {
        &#34;keep&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:10</a>.0-10.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;addr_width_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;els_p&#34;: &#34;11111111111111111111111111111111&#34;,
        &#34;read_write_same_addr_p&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;width_p&#34;: &#34;11111111111111111111111111111111&#34;
      },
      &#34;ports&#34;: {
        &#34;w_clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;w_reset_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;w_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;w_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 5, 6 ]
        },
        &#34;w_data_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 7, 8 ]
        },
        &#34;r0_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;r0_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ]
        },
        &#34;r0_data_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ]
        },
        &#34;r1_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;r1_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 15, 16 ]
        },
        &#34;r1_data_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 17, 18 ]
        },
        &#34;r2_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 19 ]
        },
        &#34;r2_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 20, 21 ]
        },
        &#34;r2_data_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 22, 23 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$assert$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$44&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$assert&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;EN&#34;: [ 25 ]
          }
        },
        &#34;$assert$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$45&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$assert&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;EN&#34;: [ 27 ]
          }
        },
        &#34;$assert$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$46&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$assert&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;EN&#34;: [ 29 ]
          }
        },
        &#34;$assert$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$47&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$assert&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 30 ],
            &#34;EN&#34;: [ 31 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10, 11 ],
            &#34;B&#34;: [ 5, 6 ],
            &#34;Y&#34;: [ 32 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15, 16 ],
            &#34;B&#34;: [ 5, 6 ],
            &#34;Y&#34;: [ 33 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20, 21 ],
            &#34;B&#34;: [ 5, 6 ],
            &#34;Y&#34;: [ 34 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 32 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 35 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 35 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 36 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 33 ],
            &#34;B&#34;: [ 14 ],
            &#34;Y&#34;: [ 37 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 37 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 38 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 34 ],
            &#34;B&#34;: [ 19 ],
            &#34;Y&#34;: [ 39 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 39 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 40 ]
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 36 ],
            &#34;Y&#34;: [ 41 ]
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 38 ],
            &#34;Y&#34;: [ 42 ]
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 40 ],
            &#34;Y&#34;: [ 43 ]
          }
        },
        &#34;$lt$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$lt&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 44 ]
          }
        },
        &#34;$procdff$105&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 45, 46 ],
            &#34;Q&#34;: [ 47, 48 ]
          }
        },
        &#34;$procdff$106&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 49 ]
          }
        },
        &#34;$procdff$107&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;Q&#34;: [ 50, 51 ]
          }
        },
        &#34;$procdff$108&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 52 ],
            &#34;Q&#34;: [ 24 ]
          }
        },
        &#34;$procdff$109&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 53 ],
            &#34;Q&#34;: [ 25 ]
          }
        },
        &#34;$procdff$110&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 54 ],
            &#34;Q&#34;: [ 26 ]
          }
        },
        &#34;$procdff$111&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 55 ],
            &#34;Q&#34;: [ 27 ]
          }
        },
        &#34;$procdff$112&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 56 ],
            &#34;Q&#34;: [ 28 ]
          }
        },
        &#34;$procdff$113&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 57 ],
            &#34;Q&#34;: [ 29 ]
          }
        },
        &#34;$procdff$114&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 58 ],
            &#34;Q&#34;: [ 30 ]
          }
        },
        &#34;$procdff$115&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 59 ],
            &#34;Q&#34;: [ 31 ]
          }
        },
        &#34;$procmux$100&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 59 ]
          }
        },
        &#34;$procmux$103&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 43 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 58 ]
          }
        },
        &#34;$procmux$58&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 47, 48 ],
            &#34;S&#34;: [ 60 ],
            &#34;Y&#34;: [ 12, 13 ]
          }
        },
        &#34;$procmux$59_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 60 ]
          }
        },
        &#34;$procmux$61&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 47, 48 ],
            &#34;S&#34;: [ 61 ],
            &#34;Y&#34;: [ 17, 18 ]
          }
        },
        &#34;$procmux$62_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 61 ]
          }
        },
        &#34;$procmux$64&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 47, 48 ],
            &#34;S&#34;: [ 62 ],
            &#34;Y&#34;: [ 22, 23 ]
          }
        },
        &#34;$procmux$65_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 62 ]
          }
        },
        &#34;$procmux$68&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 47, 48 ],
            &#34;B&#34;: [ 7, 8 ],
            &#34;S&#34;: [ 63 ],
            &#34;Y&#34;: [ 64, 65 ]
          }
        },
        &#34;$procmux$69_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 63 ]
          }
        },
        &#34;$procmux$70&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 64, 65 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 66, 67 ]
          }
        },
        &#34;$procmux$73&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 47, 48 ],
            &#34;B&#34;: [ 66, 67 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 45, 46 ]
          }
        },
        &#34;$procmux$76&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 49 ],
            &#34;B&#34;: [ 5 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 68 ]
          }
        },
        &#34;$procmux$79&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 50, 51 ],
            &#34;B&#34;: [ 7, 8 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 69, 70 ]
          }
        },
        &#34;$procmux$82&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 53 ]
          }
        },
        &#34;$procmux$85&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 44 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 52 ]
          }
        },
        &#34;$procmux$88&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 55 ]
          }
        },
        &#34;$procmux$91&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 41 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 54 ]
          }
        },
        &#34;$procmux$94&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 57 ]
          }
        },
        &#34;$procmux$97&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 42 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 56 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_CHECK[0:0]$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 52 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN[0:0]$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN[0:0]$50&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_CHECK[0:0]$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN[0:0]$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 55 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN[0:0]$52&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_CHECK[0:0]$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 56 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN[0:0]$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 57 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN[0:0]$54&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_CHECK[0:0]$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 58 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN[0:0]$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 59 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN[0:0]$56&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_DATA[1:0]$36&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22, 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_DATA[1:0]$39&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_DATA[1:0]$42&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_ADDR[0:0]$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_DATA[1:0]$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$0\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 45, 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_DATA[1:0]$37&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22, 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_DATA[1:0]$40&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_DATA[1:0]$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_ADDR[0:0]$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_DATA[1:0]$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$1\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 45, 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$2\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 66, 67 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$23_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 32 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$27_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$31_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_CHECK&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$5_EN&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;init&#34;: &#34;0&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_CHECK&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$6_EN&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;init&#34;: &#34;0&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_CHECK&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$7_EN&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
            &#34;init&#34;: &#34;0&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_CHECK&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$formal$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$8_EN&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
            &#34;init&#34;: &#34;0&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$28_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$29_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$32_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 39 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$33_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 40 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>$26_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>$30_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>$34_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$lt$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:39</a>$1_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22, 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:40</a>$2_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:41</a>$3_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 49 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:62</a>$4_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50, 51 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$procmux$100_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 59 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$101_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$103_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 58 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$104_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$58_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$59_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 60 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$61_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17, 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$62_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 61 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$64_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22, 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$65_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 62 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$68_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 64, 65 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$69_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 63 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$70_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 66, 67 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$71_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$73_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 45, 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$74_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$76_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$77_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$79_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 69, 70 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$80_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$82_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 53 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$83_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$85_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 52 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$86_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$88_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 55 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$89_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$91_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$92_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$94_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 57 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$95_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$97_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 56 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$98_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;mem[0]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 47, 48 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:36</a>.0-36.0&#34;
          }
        },
        &#34;r0_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:24</a>.0-24.0&#34;
          }
        },
        &#34;r0_data_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:25</a>.0-25.0&#34;
          }
        },
        &#34;r0_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:23</a>.0-23.0&#34;
          }
        },
        &#34;r1_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15, 16 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:28</a>.0-28.0&#34;
          }
        },
        &#34;r1_data_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17, 18 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-29" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:29</a>.0-29.0&#34;
          }
        },
        &#34;r1_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:27</a>.0-27.0&#34;
          }
        },
        &#34;r2_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20, 21 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:32</a>.0-32.0&#34;
          }
        },
        &#34;r2_data_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 22, 23 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:33</a>.0-33.0&#34;
          }
        },
        &#34;r2_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:31</a>.0-31.0&#34;
          }
        },
        &#34;unused&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:43</a>.0-43.0&#34;
          }
        },
        &#34;w_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-20" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:20</a>.0-20.0&#34;
          }
        },
        &#34;w_clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-16" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:16</a>.0-16.0&#34;
          }
        },
        &#34;w_data_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:21</a>.0-21.0&#34;
          }
        },
        &#34;w_reset_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:17</a>.0-17.0&#34;
          }
        },
        &#34;w_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:19</a>.0-19.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_mem_3r1w&#39;.

(* keep =  1  *)
(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:10</a>.0-10.0&#34; *)
module work_bsg_mem_3r1w(w_clk_i, w_reset_i, w_v_i, w_addr_i, w_data_i, r0_v_i, r0_addr_i, r0_data_o, r1_v_i, r1_addr_i, r1_data_o, r2_v_i, r2_addr_i, r2_data_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _000_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _001_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _002_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _003_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _004_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _005_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _006_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _007_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _008_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _009_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _010_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _011_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _012_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _013_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _014_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _015_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire [1:0] _016_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire [1:0] _017_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _018_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _019_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _020_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire _021_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire [1:0] _022_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire [1:0] _023_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-45" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:45</a>.0-45.0&#34; *)
  wire [1:0] _024_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *)
  wire _025_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *)
  wire _026_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *)
  wire _027_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _028_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _029_ = 1&#39;h0;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _030_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _031_ = 1&#39;h0;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _032_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _033_ = 1&#39;h0;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _034_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _035_ = 1&#39;h0;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *)
  wire _036_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *)
  wire _037_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *)
  wire _038_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *)
  wire _039_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *)
  wire _040_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *)
  wire _041_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *)
  wire _042_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *)
  wire _043_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *)
  wire _044_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>.0-49.0&#34; *)
  wire _045_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _046_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _047_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _048_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _049_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire _050_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  wire [1:0] _051_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg _052_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *)
  reg [1:0] _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire [1:0] _058_;
  wire _059_;
  wire [1:0] _060_;
  wire _061_;
  wire [1:0] _062_;
  wire _063_;
  wire [1:0] _064_;
  wire _065_;
  wire [1:0] _066_;
  wire _067_;
  wire [1:0] _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire [1:0] _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:36</a>.0-36.0&#34; *)
  reg [-1:0] \mem[0] ;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:24</a>.0-24.0&#34; *)
  input [-1:0] r0_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:25</a>.0-25.0&#34; *)
  output [-1:0] r0_data_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:23</a>.0-23.0&#34; *)
  input r0_v_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:28</a>.0-28.0&#34; *)
  input [-1:0] r1_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-29" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:29</a>.0-29.0&#34; *)
  output [-1:0] r1_data_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:27</a>.0-27.0&#34; *)
  input r1_v_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:32</a>.0-32.0&#34; *)
  input [-1:0] r2_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:33</a>.0-33.0&#34; *)
  output [-1:0] r2_data_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:31</a>.0-31.0&#34; *)
  input r2_v_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:43</a>.0-43.0&#34; *)
  wire unused;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-20" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:20</a>.0-20.0&#34; *)
  input [-1:0] w_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-16" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:16</a>.0-16.0&#34; *)
  input w_clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:21</a>.0-21.0&#34; *)
  input [-1:0] w_data_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:17</a>.0-17.0&#34; *)
  input w_reset_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:19</a>.0-19.0&#34; *)
  input w_v_i;
  always @* if (_029_) assert(_028_);
  always @* if (_031_) assert(_030_);
  always @* if (_033_) assert(_032_);
  always @* if (_035_) assert(_034_);
  assign _025_ = r0_addr_i == (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *) w_addr_i;
  assign _026_ = r1_addr_i == (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *) w_addr_i;
  assign _027_ = r2_addr_i == (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *) w_addr_i;
  assign _036_ = _025_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *) r0_v_i;
  assign _037_ = 32&#39;(_036_) &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *) 32&#39;d1;
  assign _038_ = _026_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *) r1_v_i;
  assign _039_ = 32&#39;(_038_) &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *) 32&#39;d1;
  assign _040_ = _027_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *) r2_v_i;
  assign _041_ = 32&#39;(_040_) &amp;&amp; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *) 32&#39;d1;
  assign _042_ = ! (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:52</a>.0-52.0&#34; *) _037_;
  assign _043_ = ! (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-55" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:55</a>.0-55.0&#34; *) _039_;
  assign _044_ = ! (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:58</a>.0-58.0&#34; *) _041_;
  assign _045_ = 32&#39;(w_addr_i) &lt; (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:49</a>.0-49.0&#34; *) 32&#39;d4294967295;
  always @(negedge w_clk_i)
      \mem[0]  &lt;= _068_;
  always @(negedge w_clk_i)
      _052_ &lt;= 1&#39;hx;
  always @(negedge w_clk_i)
      _053_ &lt;= 2&#39;hx;
  always @(negedge w_clk_i)
      _028_ &lt;= _076_;
  always @(negedge w_clk_i)
      _029_ &lt;= _074_;
  always @(negedge w_clk_i)
      _030_ &lt;= _080_;
  always @(negedge w_clk_i)
      _031_ &lt;= _078_;
  always @(negedge w_clk_i)
      _032_ &lt;= _084_;
  always @(negedge w_clk_i)
      _033_ &lt;= _082_;
  always @(negedge w_clk_i)
      _034_ &lt;= _056_;
  always @(negedge w_clk_i)
      _035_ &lt;= _054_;
  assign _054_ = _055_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h0;
  assign _056_ = _057_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _044_ : 1&#39;hx;
  assign _058_ = _059_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) \mem[0]  : 2&#39;hx;
  assign _059_ = _050_ == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _060_ = _061_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) \mem[0]  : 2&#39;hx;
  assign _061_ = _048_ == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _062_ = _063_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) \mem[0]  : 2&#39;hx;
  assign _063_ = _046_ == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _064_ = _065_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) w_data_i : \mem[0] ;
  assign _065_ = w_addr_i[0] == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _066_ = _067_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _064_ : 2&#39;hx;
  assign _068_ = _069_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _024_ : \mem[0] ;
  assign _070_ = _071_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) w_addr_i[0] : _052_;
  assign _072_ = _073_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) w_data_i : _053_;
  assign _074_ = _075_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h0;
  assign _076_ = _077_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _045_ : 1&#39;hx;
  assign _078_ = _079_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h0;
  assign _080_ = _081_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _042_ : 1&#39;hx;
  assign _082_ = _083_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h0;
  assign _084_ = _085_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _043_ : 1&#39;hx;
  assign unused = w_reset_i;
  assign r2_data_o = _047_;
  assign r1_data_o = _049_;
  assign r0_data_o = _051_;
  assign _046_ = r2_addr_i[0];
  assign _048_ = r1_addr_i[0];
  assign _050_ = r0_addr_i[0];
  assign _008_ = 1&#39;h0;
  assign _005_ = 1&#39;h0;
  assign _002_ = 1&#39;h0;
  assign _011_ = 1&#39;h0;
  assign _014_ = _020_;
  assign _013_ = _019_;
  assign _012_ = _018_;
  assign _016_ = _022_;
  assign _015_ = _021_;
  assign _017_ = _023_;
  assign _020_ = _058_;
  assign _019_ = _060_;
  assign _018_ = _062_;
  assign _067_ = w_v_i;
  assign _024_ = _066_;
  assign _069_ = w_v_i;
  assign _023_ = _068_;
  assign _071_ = w_v_i;
  assign _021_ = _070_;
  assign _073_ = w_v_i;
  assign _022_ = _072_;
  assign _075_ = w_v_i;
  assign _001_ = _074_;
  assign _077_ = w_v_i;
  assign _000_ = _076_;
  assign _079_ = w_v_i;
  assign _004_ = _078_;
  assign _081_ = w_v_i;
  assign _003_ = _080_;
  assign _083_ = w_v_i;
  assign _007_ = _082_;
  assign _085_ = w_v_i;
  assign _006_ = _084_;
  assign _055_ = w_v_i;
  assign _010_ = _054_;
  assign _057_ = w_v_i;
  assign _009_ = _056_;
  assign _051_ = _058_;
  assign _049_ = _060_;
  assign _047_ = _062_;
endmodule

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 296bd66430, CPU: user 0.04s system 0.01s, MEM: 15.97 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 56% 2x read_uhdm (0 sec), 22% 2x write_verilog (0 sec), ...

</pre>
</body>