import scapy.all as scapy

print 'Adding sink'
sink = Sink()

print 'Adding ports and inc/out modules'
# runtime 1:
# iport_mac: 52:54:03:00:00:01
# oport_mac: 52:54:03:00:00:02
# cport_mac: 52:54:03:00:00:03
rt3_iport = ZeroCopyVPort(name='rt3_iport')
rt3_oport = ZeroCopyVPort(name='rt3_oport')
rt3_cport = ZeroCopyVPort(name='rt3_cport')

rt3_iport_portout::PortOut(port=rt3_iport)
rt3_iport_portinc::PortInc(port=rt3_iport)
rt3_oport_portout::PortOut(port=rt3_oport)
rt3_oport_portinc::PortInc(port=rt3_oport)
rt3_cport_portinc::PortInc(port=rt3_cport)
rt3_cport_portout::PortOut(port=rt3_cport)

print 'Adding Physical Port'
rt3_pdport = PMDPort(name='rt3_pdport', port_id=0)
rt3_pcport = PMDPort(name='rt3_pcport', port_id=1)

rt3_pdport_portout::PortOut(port=rt3_pdport)
rt3_pdport_portinc::PortInc(port=rt3_pdport)

rt3_pcport_portout::PortOut(port=rt3_pcport)
rt3_pcport_portinc::PortInc(port=rt3_pcport)


dp_l2forward = L2Forward()

rt3_oport_portinc -> sink

rt3_pdport_portinc -> dp_l2forward
dp_l2forward:0 -> rt3_pdport_portout

rt3_iport_portinc -> dp_l2forward
dp_l2forward:1 -> rt3_iport_portout


cp_l2forward = L2Forward()

rt3_pcport_portinc -> cp_l2forward
cp_l2forward:0 -> rt3_pcport_portout

rt3_cport_portinc -> cp_l2forward
cp_l2forward:1 -> rt3_cport_portout


ret = dp_l2forward.add([{'addr':'52:54:03:00:00:01', 'gate':1},
                        {'addr':'52:54:01:00:00:02', 'gate':0}
                        ])
assert ret is None, 'Incorrect response'
print 'adding dp_l2forward rule ok'

ret = cp_l2forward.add([{'addr':'52:54:03:00:00:03', 'gate':1},
						            {'addr':'52:54:02:00:00:03', 'gate':0},
						            ])
assert ret is None, 'Incorrect response'
print 'adding cp_l2forward rule ok'
