--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml nvsram.twx nvsram.ncd -o nvsram.twr nvsram.pcf -ucf FSMD.ucf

Design file:              nvsram.ncd
Physical constraint file: nvsram.pcf
Device,package,speed:     xa3s50,vqg100,-4 (PRODUCTION 1.39 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 0.001 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.779ns.
--------------------------------------------------------------------------------

Paths for end point idata_1 (SLICE_X0Y14.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     999995.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          idata_1 (FF)
  Requirement:          1000000.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to idata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.720   current_state_FSM_FFd1
                                                       current_state_FSM_FFd1
    SLICE_X2Y3.F1        net (fanout=4)        0.623   current_state_FSM_FFd1
    SLICE_X2Y3.X         Tilo                  0.608   idata_not0001
                                                       idata_not00011
    SLICE_X0Y14.CE       net (fanout=4)        2.226   idata_not0001
    SLICE_X0Y14.CLK      Tceck                 0.602   idata_1
                                                       idata_1
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.930ns logic, 2.849ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point idata_0 (SLICE_X0Y14.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     999995.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          idata_0 (FF)
  Requirement:          1000000.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to idata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.720   current_state_FSM_FFd1
                                                       current_state_FSM_FFd1
    SLICE_X2Y3.F1        net (fanout=4)        0.623   current_state_FSM_FFd1
    SLICE_X2Y3.X         Tilo                  0.608   idata_not0001
                                                       idata_not00011
    SLICE_X0Y14.CE       net (fanout=4)        2.226   idata_not0001
    SLICE_X0Y14.CLK      Tceck                 0.602   idata_1
                                                       idata_0
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.930ns logic, 2.849ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point idata_7 (SLICE_X0Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     999995.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          idata_7 (FF)
  Requirement:          1000000.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: current_state_FSM_FFd1 to idata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.720   current_state_FSM_FFd1
                                                       current_state_FSM_FFd1
    SLICE_X2Y3.F1        net (fanout=4)        0.623   current_state_FSM_FFd1
    SLICE_X2Y3.X         Tilo                  0.608   idata_not0001
                                                       idata_not00011
    SLICE_X0Y2.CE        net (fanout=4)        2.040   idata_not0001
    SLICE_X0Y2.CLK       Tceck                 0.602   idata_7
                                                       idata_7
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (1.930ns logic, 2.663ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 0.001 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DQ_7 (SLICE_X0Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               idata_7 (FF)
  Destination:          DQ_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000000.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: idata_7 to DQ_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.XQ        Tcko                  0.576   idata_7
                                                       idata_7
    SLICE_X0Y3.BX        net (fanout=2)        0.531   idata_7
    SLICE_X0Y3.CLK       Tckdi       (-Th)     0.283   DQ_7
                                                       DQ_7
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.293ns logic, 0.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point idata_5 (SLICE_X0Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DQ_5 (FF)
  Destination:          idata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000000.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DQ_5 to idata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.XQ        Tcko                  0.576   DQ_5
                                                       DQ_5
    SLICE_X0Y8.BX        net (fanout=2)        0.531   DQ_5
    SLICE_X0Y8.CLK       Tckdi       (-Th)     0.283   idata_5
                                                       idata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.293ns logic, 0.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point DQ_1 (SLICE_X1Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               idata_1 (FF)
  Destination:          DQ_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000000.000ns
  Destination Clock:    clk_BUFGP rising at 1000000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: idata_1 to DQ_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.XQ       Tcko                  0.576   idata_1
                                                       idata_1
    SLICE_X1Y14.BX       net (fanout=2)        0.531   idata_1
    SLICE_X1Y14.CLK      Tckdi       (-Th)     0.283   DQ_1
                                                       DQ_1
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.293ns logic, 0.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 0.001 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 999998.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000000.000ns
  Low pulse: 500000.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: idata_3/CLK
  Logical resource: idata_3/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 999998.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1000000.000ns
  High pulse: 500000.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: idata_3/CLK
  Logical resource: idata_3/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 999998.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000000.000ns
  Low pulse: 500000.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: idata_3/CLK
  Logical resource: idata_2/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.779|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37 paths, 0 nets, and 44 connections

Design statistics:
   Minimum period:   4.779ns{1}   (Maximum frequency: 209.249MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 28 21:21:17 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 77 MB



