{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13020, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 199, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.013522570952773094, "power__switching__total": 0.0057173375971615314, "power__leakage__total": 1.0020661989074142e-07, "power__total": 0.019240008667111397, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.144133, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.144133, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.307965, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.537308, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 510, "design__max_fanout_violation__count": 1791, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.153325, "clock__skew__worst_setup": 0.153325, "timing__hold__ws": 0.013354, "timing__setup__ws": -2.48386, "timing__hold__tns": 0.0, "timing__setup__tns": -148.319015, "timing__hold__wns": 0.0, "timing__setup__wns": -2.48386, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 431.065 441.785", "design__core__bbox": "5.52 10.88 425.5 429.76", "design__io": 78, "design__die__area": 190438, "design__core__area": 175921, "design__instance__area": 124821, "design__instance__count__stdcell": 13020, "design__instance__area__stdcell": 124821, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.709528, "design__instance__utilization__stdcell": 0.709528, "floorplan__design__io": 76, "design__io__hpwl": 10386848, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 270216, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 250, "antenna__violating__nets": 37, "antenna__violating__pins": 52, "route__antenna_violations__count": 37, "route__net": 10564, "route__net__special": 2, "route__drc_errors__iter:1": 8344, "route__wirelength__iter:1": 349284, "route__drc_errors__iter:2": 2915, "route__wirelength__iter:2": 345880, "route__drc_errors__iter:3": 2900, "route__wirelength__iter:3": 344808, "route__drc_errors__iter:4": 282, "route__wirelength__iter:4": 343889, "route__drc_errors__iter:5": 21, "route__wirelength__iter:5": 343830, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 343815, "route__drc_errors": 0, "route__wirelength": 343815, "route__vias": 75179, "route__vias__singlecut": 75179, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 1530.34, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 171, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 199, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.23055, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.23055, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.122802, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.120638, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -49.46624, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.120638, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 199, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.112221, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.112221, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.105482, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.294797, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 199, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.137153, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.137153, "timing__hold__ws__corner:min_tt_025C_1v80": 0.305601, "timing__setup__ws__corner:min_tt_025C_1v80": 2.745561, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 156, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 199, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.215666, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.215666, "timing__hold__ws__corner:min_ss_100C_1v60": 0.231557, "timing__setup__ws__corner:min_ss_100C_1v60": -1.739399, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -38.057884, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.739399, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 199, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.106706, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.106706, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.104085, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.461107, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 2, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 199, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.153325, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.153325, "timing__hold__ws__corner:max_tt_025C_1v80": 0.310648, "timing__setup__ws__corner:max_tt_025C_1v80": 2.292587, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 181, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 199, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.247569, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.247569, "timing__hold__ws__corner:max_ss_100C_1v60": 0.013354, "timing__setup__ws__corner:max_ss_100C_1v60": -2.48386, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -60.794891, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.48386, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 199, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.11971, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11971, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.107195, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.122837, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 12, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79818, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000354622, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00181899, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000355, "ir__drop__worst": 0.00182, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}