<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1014" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1014{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1014{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1014{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1014{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1014{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_1014{left:168px;bottom:1038px;letter-spacing:0.16px;}
#t7_1014{left:96px;bottom:1003px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1014{left:96px;bottom:982px;letter-spacing:0.11px;word-spacing:-0.99px;}
#t9_1014{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_1014{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tb_1014{left:96px;bottom:904px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tc_1014{left:96px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1014{left:96px;bottom:843px;letter-spacing:0.14px;}
#te_1014{left:168px;bottom:843px;letter-spacing:0.17px;word-spacing:0.04px;}
#tf_1014{left:96px;bottom:808px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tg_1014{left:96px;bottom:786px;letter-spacing:0.12px;}
#th_1014{left:96px;bottom:751px;letter-spacing:0.12px;word-spacing:-0.91px;}
#ti_1014{left:96px;bottom:730px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_1014{left:96px;bottom:699px;letter-spacing:0.13px;}
#tk_1014{left:124px;bottom:699px;letter-spacing:0.13px;word-spacing:3.27px;}
#tl_1014{left:124px;bottom:678px;letter-spacing:0.11px;word-spacing:0.21px;}
#tm_1014{left:124px;bottom:656px;letter-spacing:0.13px;word-spacing:0.15px;}
#tn_1014{left:124px;bottom:635px;letter-spacing:0.13px;word-spacing:1.11px;}
#to_1014{left:124px;bottom:613px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tp_1014{left:124px;bottom:592px;letter-spacing:0.13px;word-spacing:-0.2px;}
#tq_1014{left:124px;bottom:571px;letter-spacing:0.13px;word-spacing:2.9px;}
#tr_1014{left:124px;bottom:549px;letter-spacing:0.1px;word-spacing:1.53px;}
#ts_1014{left:124px;bottom:528px;letter-spacing:0.12px;word-spacing:-0.12px;}
#tt_1014{left:124px;bottom:507px;letter-spacing:0.14px;word-spacing:3.11px;}
#tu_1014{left:124px;bottom:485px;letter-spacing:0.13px;word-spacing:0.06px;}
#tv_1014{left:124px;bottom:464px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tw_1014{left:96px;bottom:433px;letter-spacing:0.13px;}
#tx_1014{left:124px;bottom:433px;letter-spacing:0.14px;word-spacing:2.99px;}
#ty_1014{left:124px;bottom:412px;letter-spacing:0.13px;word-spacing:0.75px;}
#tz_1014{left:124px;bottom:390px;letter-spacing:0.13px;word-spacing:0.01px;}
#t10_1014{left:96px;bottom:360px;letter-spacing:0.13px;}
#t11_1014{left:124px;bottom:360px;letter-spacing:0.04px;}
#t12_1014{left:157px;bottom:360px;letter-spacing:0.13px;}
#t13_1014{left:283px;bottom:360px;letter-spacing:0.12px;}
#t14_1014{left:375px;bottom:360px;letter-spacing:0.12px;}
#t15_1014{left:452px;bottom:360px;letter-spacing:0.12px;}
#t16_1014{left:487px;bottom:360px;letter-spacing:0.12px;}
#t17_1014{left:608px;bottom:360px;letter-spacing:0.14px;}
#t18_1014{left:704px;bottom:360px;letter-spacing:0.02px;}
#t19_1014{left:736px;bottom:360px;letter-spacing:0.12px;}
#t1a_1014{left:824px;bottom:360px;letter-spacing:0.07px;}
#t1b_1014{left:124px;bottom:338px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1c_1014{left:96px;bottom:308px;letter-spacing:0.13px;}
#t1d_1014{left:124px;bottom:308px;letter-spacing:0.13px;word-spacing:0.07px;}
#t1e_1014{left:124px;bottom:286px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1f_1014{left:96px;bottom:256px;letter-spacing:0.13px;}
#t1g_1014{left:124px;bottom:256px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1h_1014{left:124px;bottom:234px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1i_1014{left:96px;bottom:204px;letter-spacing:0.13px;}
#t1j_1014{left:124px;bottom:204px;letter-spacing:0.13px;word-spacing:1.54px;}
#t1k_1014{left:124px;bottom:183px;letter-spacing:0.12px;word-spacing:2.35px;}
#t1l_1014{left:124px;bottom:161px;letter-spacing:0.12px;word-spacing:0.79px;}
#t1m_1014{left:124px;bottom:140px;letter-spacing:-0.1px;}
#t1n_1014{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1014{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1014{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1014{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1014{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1014{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1014" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1014Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1014" style="-webkit-user-select: none;"><object width="935" height="1210" data="1014/1014.svg" type="image/svg+xml" id="pdf1014" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1014" class="t s1_1014">559 </span><span id="t2_1014" class="t s2_1014">Secure Virtual Machine </span>
<span id="t3_1014" class="t s1_1014">AMD64 Technology </span><span id="t4_1014" class="t s1_1014">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1014" class="t s3_1014">15.27.5 </span><span id="t6_1014" class="t s3_1014">System Interface, Memory Controller and I/O Hub Logic </span>
<span id="t7_1014" class="t s4_1014">SKINIT uses special support logic in the processor’s system interface unit, the internal controller and </span>
<span id="t8_1014" class="t s4_1014">the I/O hub to which the TPM is attached. SKINIT uses special transactions that are unique to SKINIT, </span>
<span id="t9_1014" class="t s4_1014">along with this support logic, designed to securely transmit the SL Image to the TPM for validation. </span>
<span id="ta_1014" class="t s4_1014">The use of this special protocol is intended to allow the TPM to detect true execution, as opposed to </span>
<span id="tb_1014" class="t s4_1014">emulation, of a trusted Secure Loader, which in turn provides a means for verifying the subsequent </span>
<span id="tc_1014" class="t s4_1014">loading and startup of a trusted Security Kernel. </span>
<span id="td_1014" class="t s3_1014">15.27.6 </span><span id="te_1014" class="t s3_1014">SKINIT Operation </span>
<span id="tf_1014" class="t s4_1014">The SKINIT instruction is intended to be used primarily in normal mode prior to the VMM taking </span>
<span id="tg_1014" class="t s4_1014">control. </span>
<span id="th_1014" class="t s4_1014">SKINIT takes the physical base address of the SLB as its only input operand in EAX, and performs the </span>
<span id="ti_1014" class="t s4_1014">following steps: </span>
<span id="tj_1014" class="t s4_1014">1. </span><span id="tk_1014" class="t s4_1014">Reinitialize processor state in the same manner as for the INIT signal, then enter flat 32-bit </span>
<span id="tl_1014" class="t s4_1014">protected mode with paging off. The CS selector is set to 8h and CS is read only. The SS selector </span>
<span id="tm_1014" class="t s4_1014">is set to 10h and SS is read/write and expand-up. The CS and SS bases are cleared to 0 and limits </span>
<span id="tn_1014" class="t s4_1014">are set to 4G. DS, ES, FS and GS are left as 16-bit real mode segments and the SL must reload </span>
<span id="to_1014" class="t s4_1014">these with protected mode selectors having appropriate GDT entries before using them. Initialized </span>
<span id="tp_1014" class="t s4_1014">data in the SLB may be referenced using the SS segment override prefix until DS is reloaded. The </span>
<span id="tq_1014" class="t s4_1014">general purpose registers are cleared except for EAX, which points to the start of the secure </span>
<span id="tr_1014" class="t s4_1014">loader, EDX, which contains model, family and stepping information, and ESP, which contains </span>
<span id="ts_1014" class="t s4_1014">the initial stack pointer for the secure loader. Cache contents remain intact, as do the x87 and SSE </span>
<span id="tt_1014" class="t s4_1014">control registers. Most MSRs also retain their values, except those which might compromise </span>
<span id="tu_1014" class="t s4_1014">SVM protections. The EFER MSR, however, is cleared. The DPD, R_INIT and DIS_A20M flags </span>
<span id="tv_1014" class="t s4_1014">in the VM_CR register are unconditionally set to 1. </span>
<span id="tw_1014" class="t s4_1014">2. </span><span id="tx_1014" class="t s4_1014">Form the SLB base address by clearing bits 15:0 of EAX (EAX is updated), and enable the </span>
<span id="ty_1014" class="t s4_1014">SL_DEV protection mechanism (see Section 15.24.8) to protect the 64-Kbyte region of physical </span>
<span id="tz_1014" class="t s4_1014">memory starting at the SLB base address from any device access. </span>
<span id="t10_1014" class="t s4_1014">3. </span><span id="t11_1014" class="t s4_1014">In </span><span id="t12_1014" class="t s4_1014">multiprocessor </span><span id="t13_1014" class="t s4_1014">operation, </span><span id="t14_1014" class="t s4_1014">perform </span><span id="t15_1014" class="t s4_1014">an </span><span id="t16_1014" class="t s4_1014">interprocessor </span><span id="t17_1014" class="t s4_1014">handshake </span><span id="t18_1014" class="t s4_1014">as </span><span id="t19_1014" class="t s4_1014">described </span><span id="t1a_1014" class="t s4_1014">in </span>
<span id="t1b_1014" class="t s4_1014">Section 15.27.8. </span>
<span id="t1c_1014" class="t s4_1014">4. </span><span id="t1d_1014" class="t s4_1014">Read the SL image from memory and transmit it to the TPM in a manner that cannot be emulated </span>
<span id="t1e_1014" class="t s4_1014">by software. </span>
<span id="t1f_1014" class="t s4_1014">5. </span><span id="t1g_1014" class="t s4_1014">Signal the TPM to complete the hash and verify the signature. If any failures have occurred along </span>
<span id="t1h_1014" class="t s4_1014">the way, the TPM will conclude that no valid SL was started. </span>
<span id="t1i_1014" class="t s4_1014">6. </span><span id="t1j_1014" class="t s4_1014">Clear the Global Interrupt Flag. This disables all interrupts, including NMI, SMI and INIT and </span>
<span id="t1k_1014" class="t s4_1014">ensures that the subsequent code can execute atomically. If the processor enters the shutdown </span>
<span id="t1l_1014" class="t s4_1014">state (due to a triple fault for instance) while GIF is clear, it can only be restarted by means of a </span>
<span id="t1m_1014" class="t s4_1014">RESET. </span>
<span id="t1n_1014" class="t s5_1014">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
