# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Exercise6.srcs/sim_1/new/Memory_StageTB.vhd"

# Do not sort compile order
nosort
