
*** Running vivado
    with args -log zybo_dvi_output_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_output_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_output_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.008 ; gain = 448.508 ; free physical = 2837 ; free virtual = 5243
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.008 ; gain = 679.418 ; free physical = 2837 ; free virtual = 5242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1632.027 ; gain = 32.016 ; free physical = 2837 ; free virtual = 5242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d1536a89

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d1536a89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 363 cells.
Phase 2 Constant Propagation | Checksum: 16e323525

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 372 unconnected nets.
INFO: [Opt 31-11] Eliminated 76 unconnected cells.
Phase 3 Sweep | Checksum: 14e5778ad

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242
Ending Logic Optimization Task | Checksum: 14e5778ad

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14e5778ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2837 ; free virtual = 5242
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.027 ; gain = 0.000 ; free physical = 2834 ; free virtual = 5242
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9b913d81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9b913d81

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9b913d81

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 2155dcac

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 74c2a3e7

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 112cdcf17

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2832 ; free virtual = 5237
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.2.1 Place Init Design | Checksum: af015995

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5231
Phase 1.2 Build Placer Netlist Model | Checksum: af015995

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5231

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: af015995

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5231
Phase 1.3 Constrain Clocks/Macros | Checksum: af015995

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5231
Phase 1 Placer Initialization | Checksum: af015995

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1636.043 ; gain = 0.000 ; free physical = 2825 ; free virtual = 5231

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1445d6c86

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1445d6c86

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1681bb960

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 984a9039

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 984a9039

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 984a9039

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 984a9039

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2823 ; free virtual = 5228

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 3.7 Small Shape Detail Placement | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 3 Detail Placement | Checksum: c499477b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: d3d20889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: d3d20889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: d3d20889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: d3d20889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 4.1.3.1 PCOPT Shape updates | Checksum: d3d20889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=22.710. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 4.1.3 Post Placement Optimization | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 4.1 Post Commit Optimization | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 4.4 Placer Reporting | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cf09f2e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
Ending Placer Task | Checksum: 627568ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1676.047 ; gain = 40.004 ; free physical = 2822 ; free virtual = 5228
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2821 ; free virtual = 5229
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2819 ; free virtual = 5225
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2818 ; free virtual = 5224
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2818 ; free virtual = 5224
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f08a172 ConstDB: 0 ShapeSum: 536cc73b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1289e57bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2740 ; free virtual = 5167

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1289e57bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2740 ; free virtual = 5167

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1289e57bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.047 ; gain = 0.000 ; free physical = 2725 ; free virtual = 5152
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17da5c14d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.230 | TNS=0.000  | WHS=-0.514 | THS=-3.777 |

Phase 2 Router Initialization | Checksum: 12bc19c48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: d54b5b0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1844219e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f69a2a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12f69a2a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f1a67ae3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: f1a67ae3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 90c01703

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 90c01703

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: c0532513

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: c0532513

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.727 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: c0532513

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
Phase 4 Rip-up And Reroute | Checksum: c0532513

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 149f00727

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.842 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 149f00727

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149f00727

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
Phase 5 Delay and Skew Optimization | Checksum: 149f00727

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 918e3109

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.842 | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 18503205d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00633446 %
  Global Horizontal Routing Utilization  = 0.000919118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17af4b7a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2718 ; free virtual = 5144

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17af4b7a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2717 ; free virtual = 5144

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17af4b7a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2717 ; free virtual = 5144

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.842 | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17af4b7a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2717 ; free virtual = 5144
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.031 ; gain = 4.984 ; free physical = 2717 ; free virtual = 5144

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.016 ; gain = 14.969 ; free physical = 2717 ; free virtual = 5144
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1706.898 ; gain = 0.000 ; free physical = 2714 ; free virtual = 5144
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_output_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 14 12:22:13 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2020.660 ; gain = 311.754 ; free physical = 2370 ; free virtual = 4828
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 12:22:13 2016...
