

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Mon Oct 28 11:34:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |   max  |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|       ?|          ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    2|   65537|          1|          -|          -| 2 ~ 65537 |    no    |
        | + Loop 1.2      |    ?|       ?|          ?|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.1  |    0|  131070|          2|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.2  |    ?|       ?|          1|          -|          -|          ?|    no    |
        | + Loop 1.3      |    ?|       ?| 4 ~ 65537 |          -|          -|          ?|    no    |
        |  ++ Loop 1.3.1  |    2|   65535|          1|          -|          -| 2 ~ 65535 |    no    |
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	3  / (tmp_31)
	4  / (!tmp_31)
4 --> 
	5  / (tmp_29)
	10  / (!tmp_29)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_44)
	9  / (!tmp_44)
8 --> 
	7  / true
9 --> 
	9  / (tmp_57)
	4  / (!tmp_57)
10 --> 
	11  / (tmp_38)
	2  / (!tmp_38)
11 --> 
	11  / (tmp_46)
	10  / (!tmp_46)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:5]   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/padding2d.cpp:5]   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:5]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:5]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:5]   --->   Operation 16 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_width_read to i32" [layers_c/padding2d.cpp:42]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:42]   --->   Operation 18 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%tmp_15 = add i17 %tmp_cast, 2" [layers_c/padding2d.cpp:42]   --->   Operation 19 'add' 'tmp_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16 = zext i16 %output_height_read to i32" [layers_c/padding2d.cpp:45]   --->   Operation 20 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_17 = zext i16 %output_width_read to i32" [layers_c/padding2d.cpp:45]   --->   Operation 21 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_18 = zext i16 %input_height_read to i32" [layers_c/padding2d.cpp:50]   --->   Operation 22 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i16 %input_height_read to i17" [layers_c/padding2d.cpp:50]   --->   Operation 23 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%tmp_19 = add i17 %tmp_18_cast, 1" [layers_c/padding2d.cpp:50]   --->   Operation 24 'add' 'tmp_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%tmp_20 = add i17 %tmp_cast, 1" [layers_c/padding2d.cpp:57]   --->   Operation 25 'add' 'tmp_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%tmp_21 = add i17 %tmp_18_cast, 2" [layers_c/padding2d.cpp:73]   --->   Operation 26 'add' 'tmp_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit9" [layers_c/padding2d.cpp:40]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%depth = phi i16 [ 0, %0 ], [ %depth_1, %.loopexit9.loopexit ]"   --->   Operation 28 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit9.loopexit ]" [layers_c/padding2d.cpp:50]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit9.loopexit ]" [layers_c/padding2d.cpp:45]   --->   Operation 30 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_16" [layers_c/padding2d.cpp:45]   --->   Operation 31 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_18" [layers_c/padding2d.cpp:50]   --->   Operation 32 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:40]   --->   Operation 33 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:40]   --->   Operation 34 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %6, label %.preheader7.preheader" [layers_c/padding2d.cpp:40]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (8.51ns)   --->   "%tmp_24 = mul i32 %phi_mul2, %tmp_17" [layers_c/padding2d.cpp:45]   --->   Operation 36 'mul' 'tmp_24' <Predicate = (!exitcond2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader6.0" [layers_c/padding2d.cpp:42]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%width = phi i16 [ %width_1, %1 ], [ 0, %.preheader7.preheader ]" [layers_c/padding2d.cpp:43]   --->   Operation 39 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_30 = zext i16 %width to i32" [layers_c/padding2d.cpp:42]   --->   Operation 40 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i16 %width to i17" [layers_c/padding2d.cpp:42]   --->   Operation 41 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.43ns)   --->   "%tmp_31 = icmp ult i17 %tmp_30_cast, %tmp_15" [layers_c/padding2d.cpp:42]   --->   Operation 42 'icmp' 'tmp_31' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.07ns)   --->   "%width_1 = add i16 %width, 1" [layers_c/padding2d.cpp:43]   --->   Operation 44 'add' 'width_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %1, label %.preheader5.preheader" [layers_c/padding2d.cpp:42]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_35 = add i32 %tmp_24, %tmp_30" [layers_c/padding2d.cpp:45]   --->   Operation 46 'add' 'tmp_35' <Predicate = (tmp_31)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_36 = sext i32 %tmp_35 to i64" [layers_c/padding2d.cpp:45]   --->   Operation 47 'sext' 'tmp_36' <Predicate = (tmp_31)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_36" [layers_c/padding2d.cpp:45]   --->   Operation 48 'getelementptr' 'output_addr' <Predicate = (tmp_31)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:45]   --->   Operation 49 'store' <Predicate = (tmp_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [layers_c/padding2d.cpp:43]   --->   Operation 50 'br' <Predicate = (tmp_31)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/padding2d.cpp:50]   --->   Operation 51 'br' <Predicate = (!tmp_31)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.62>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%height1 = phi i16 [ %height, %4 ], [ 1, %.preheader5.preheader ]"   --->   Operation 52 'phi' 'height1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_28 = zext i16 %height1 to i32" [layers_c/padding2d.cpp:50]   --->   Operation 53 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %height1 to i17" [layers_c/padding2d.cpp:50]   --->   Operation 54 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.43ns)   --->   "%tmp_29 = icmp ult i17 %tmp_28_cast, %tmp_19" [layers_c/padding2d.cpp:50]   --->   Operation 55 'icmp' 'tmp_29' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %.preheader4.preheader, label %.loopexit.preheader" [layers_c/padding2d.cpp:50]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%tmp_61 = add i32 %tmp_28, %phi_mul2" [layers_c/padding2d.cpp:54]   --->   Operation 58 'add' 'tmp_61' <Predicate = (tmp_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.07ns)   --->   "%tmp2 = add i17 %tmp_28_cast, -1" [layers_c/padding2d.cpp:50]   --->   Operation 59 'add' 'tmp2' <Predicate = (tmp_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2 to i32" [layers_c/padding2d.cpp:50]   --->   Operation 60 'sext' 'tmp2_cast' <Predicate = (tmp_29)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp2_cast, %phi_mul" [layers_c/padding2d.cpp:50]   --->   Operation 61 'add' 'tmp' <Predicate = (tmp_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/padding2d.cpp:73]   --->   Operation 62 'br' <Predicate = (!tmp_29)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_33 = mul i32 %tmp_17, %tmp_61" [layers_c/padding2d.cpp:54]   --->   Operation 63 'mul' 'tmp_33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp, %tmp_s" [layers_c/padding2d.cpp:50]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_41 = sext i32 %tmp_33 to i64" [layers_c/padding2d.cpp:54]   --->   Operation 65 'sext' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_41" [layers_c/padding2d.cpp:54]   --->   Operation 66 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_17, align 2" [layers_c/padding2d.cpp:54]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader3" [layers_c/padding2d.cpp:57]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%width3 = phi i16 [ %width_3, %2 ], [ 1, %.preheader4.preheader ]"   --->   Operation 69 'phi' 'width3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_43 = zext i16 %width3 to i32" [layers_c/padding2d.cpp:57]   --->   Operation 70 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i16 %width3 to i17" [layers_c/padding2d.cpp:57]   --->   Operation 71 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.43ns)   --->   "%tmp_44 = icmp ult i17 %tmp_43_cast, %tmp_20" [layers_c/padding2d.cpp:57]   --->   Operation 72 'icmp' 'tmp_44' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 73 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %2, label %.preheader2.preheader" [layers_c/padding2d.cpp:57]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_43_cast, -1" [layers_c/padding2d.cpp:60]   --->   Operation 75 'add' 'tmp4' <Predicate = (tmp_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 76 'sext' 'tmp4_cast' <Predicate = (tmp_44)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.55ns)   --->   "%tmp_49 = add i32 %tmp4_cast, %tmp3" [layers_c/padding2d.cpp:60]   --->   Operation 77 'add' 'tmp_49' <Predicate = (tmp_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50 = sext i32 %tmp_49 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 78 'sext' 'tmp_50' <Predicate = (tmp_44)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [12544 x i16]* %input_r, i64 0, i64 %tmp_50" [layers_c/padding2d.cpp:60]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (tmp_44)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 80 'load' 'input_load' <Predicate = (tmp_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%width_3 = add i16 %width3, 1" [layers_c/padding2d.cpp:58]   --->   Operation 81 'add' 'width_3' <Predicate = (tmp_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:66]   --->   Operation 82 'br' <Predicate = (!tmp_44)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 83 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_51 = add i32 %tmp_33, %tmp_43" [layers_c/padding2d.cpp:60]   --->   Operation 84 'add' 'tmp_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_52 = sext i32 %tmp_51 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 85 'sext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%output_addr_18 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_52" [layers_c/padding2d.cpp:60]   --->   Operation 86 'getelementptr' 'output_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_18, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader3" [layers_c/padding2d.cpp:58]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.88>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%width4_0_in = phi i16 [ %width_5, %3 ], [ %input_width_read, %.preheader2.preheader ]"   --->   Operation 89 'phi' 'width4_0_in' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.07ns)   --->   "%width_5 = add i16 %width4_0_in, 1" [layers_c/padding2d.cpp:66]   --->   Operation 90 'add' 'width_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_56 = zext i16 %width_5 to i32" [layers_c/padding2d.cpp:66]   --->   Operation 91 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i16 %width_5 to i17" [layers_c/padding2d.cpp:66]   --->   Operation 92 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.43ns)   --->   "%tmp_57 = icmp ult i17 %tmp_56_cast, %tmp_15" [layers_c/padding2d.cpp:66]   --->   Operation 93 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %3, label %4" [layers_c/padding2d.cpp:66]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (2.55ns)   --->   "%tmp_58 = add i32 %tmp_33, %tmp_56" [layers_c/padding2d.cpp:68]   --->   Operation 95 'add' 'tmp_58' <Predicate = (tmp_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_59 = sext i32 %tmp_58 to i64" [layers_c/padding2d.cpp:68]   --->   Operation 96 'sext' 'tmp_59' <Predicate = (tmp_57)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%output_addr_19 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_59" [layers_c/padding2d.cpp:68]   --->   Operation 97 'getelementptr' 'output_addr_19' <Predicate = (tmp_57)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_19, align 2" [layers_c/padding2d.cpp:68]   --->   Operation 98 'store' <Predicate = (tmp_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:67]   --->   Operation 99 'br' <Predicate = (tmp_57)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.07ns)   --->   "%height = add i16 %height1, 1" [layers_c/padding2d.cpp:51]   --->   Operation 100 'add' 'height' <Predicate = (!tmp_57)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/padding2d.cpp:51]   --->   Operation 101 'br' <Predicate = (!tmp_57)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 8.45>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%height5_0_in = phi i16 [ %height_2, %.loopexit.loopexit ], [ %input_height_read, %.loopexit.preheader ]"   --->   Operation 102 'phi' 'height5_0_in' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.07ns)   --->   "%height_2 = add i16 %height5_0_in, 1" [layers_c/padding2d.cpp:73]   --->   Operation 103 'add' 'height_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_37 = zext i16 %height_2 to i32" [layers_c/padding2d.cpp:73]   --->   Operation 104 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i16 %height_2 to i17" [layers_c/padding2d.cpp:73]   --->   Operation 105 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (2.43ns)   --->   "%tmp_38 = icmp ult i17 %tmp_37_cast, %tmp_21" [layers_c/padding2d.cpp:73]   --->   Operation 106 'icmp' 'tmp_38' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %.preheader.preheader, label %.loopexit9.loopexit" [layers_c/padding2d.cpp:73]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_42 = mul nsw i32 %tmp_37, %tmp_17" [layers_c/padding2d.cpp:78]   --->   Operation 108 'mul' 'tmp_42' <Predicate = (tmp_38)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:75]   --->   Operation 109 'br' <Predicate = (tmp_38)> <Delay = 1.76>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 110 'br' <Predicate = (!tmp_38)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 7.62>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%width6 = phi i16 [ %width_4, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'width6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_45 = zext i16 %width6 to i32" [layers_c/padding2d.cpp:75]   --->   Operation 112 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i16 %width6 to i17" [layers_c/padding2d.cpp:75]   --->   Operation 113 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (2.43ns)   --->   "%tmp_46 = icmp ult i17 %tmp_45_cast, %tmp_15" [layers_c/padding2d.cpp:75]   --->   Operation 114 'icmp' 'tmp_46' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65535, i64 0)"   --->   Operation 115 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.07ns)   --->   "%width_4 = add i16 %width6, 1" [layers_c/padding2d.cpp:76]   --->   Operation 116 'add' 'width_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %5, label %.loopexit.loopexit" [layers_c/padding2d.cpp:75]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_24, %tmp_45" [layers_c/padding2d.cpp:78]   --->   Operation 118 'add' 'tmp5' <Predicate = (tmp_46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_54 = add i32 %tmp5, %tmp_42" [layers_c/padding2d.cpp:78]   --->   Operation 119 'add' 'tmp_54' <Predicate = (tmp_46)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_55 = sext i32 %tmp_54 to i64" [layers_c/padding2d.cpp:78]   --->   Operation 120 'sext' 'tmp_55' <Predicate = (tmp_46)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr_20 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_55" [layers_c/padding2d.cpp:78]   --->   Operation 121 'getelementptr' 'output_addr_20' <Predicate = (tmp_46)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_20, align 2" [layers_c/padding2d.cpp:78]   --->   Operation 122 'store' <Predicate = (tmp_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:76]   --->   Operation 123 'br' <Predicate = (tmp_46)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 124 'br' <Predicate = (!tmp_46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 000000000000]
output_height_read (read             ) [ 000000000000]
input_width_read   (read             ) [ 001111111111]
input_height_read  (read             ) [ 001111111111]
input_depth_read   (read             ) [ 001111111111]
tmp_s              (zext             ) [ 001111111111]
tmp_cast           (zext             ) [ 000000000000]
tmp_15             (add              ) [ 001111111111]
tmp_16             (zext             ) [ 001111111111]
tmp_17             (zext             ) [ 001111111111]
tmp_18             (zext             ) [ 001111111111]
tmp_18_cast        (zext             ) [ 000000000000]
tmp_19             (add              ) [ 001111111111]
tmp_20             (add              ) [ 001111111111]
tmp_21             (add              ) [ 001111111111]
StgValue_27        (br               ) [ 011111111111]
depth              (phi              ) [ 001000000000]
phi_mul            (phi              ) [ 001111111100]
phi_mul2           (phi              ) [ 001111111100]
next_mul3          (add              ) [ 011111111111]
next_mul           (add              ) [ 011111111111]
exitcond2          (icmp             ) [ 001111111111]
depth_1            (add              ) [ 011111111111]
StgValue_35        (br               ) [ 000000000000]
tmp_24             (mul              ) [ 000111111111]
StgValue_37        (br               ) [ 001111111111]
StgValue_38        (ret              ) [ 000000000000]
width              (phi              ) [ 000100000000]
tmp_30             (zext             ) [ 000000000000]
tmp_30_cast        (zext             ) [ 000000000000]
tmp_31             (icmp             ) [ 001111111111]
empty              (speclooptripcount) [ 000000000000]
width_1            (add              ) [ 001111111111]
StgValue_45        (br               ) [ 000000000000]
tmp_35             (add              ) [ 000000000000]
tmp_36             (sext             ) [ 000000000000]
output_addr        (getelementptr    ) [ 000000000000]
StgValue_49        (store            ) [ 000000000000]
StgValue_50        (br               ) [ 001111111111]
StgValue_51        (br               ) [ 001111111111]
height1            (phi              ) [ 000011111100]
tmp_28             (zext             ) [ 000000000000]
tmp_28_cast        (zext             ) [ 000000000000]
tmp_29             (icmp             ) [ 001111111111]
empty_25           (speclooptripcount) [ 000000000000]
StgValue_57        (br               ) [ 000000000000]
tmp_61             (add              ) [ 000001000000]
tmp2               (add              ) [ 000000000000]
tmp2_cast          (sext             ) [ 000000000000]
tmp                (add              ) [ 000001000000]
StgValue_62        (br               ) [ 001111111111]
tmp_33             (mul              ) [ 000000111100]
tmp3               (mul              ) [ 000000111000]
tmp_41             (sext             ) [ 000000000000]
output_addr_17     (getelementptr    ) [ 000000000000]
StgValue_67        (store            ) [ 000000000000]
StgValue_68        (br               ) [ 001111111111]
width3             (phi              ) [ 000000010000]
tmp_43             (zext             ) [ 000000001000]
tmp_43_cast        (zext             ) [ 000000000000]
tmp_44             (icmp             ) [ 001111111111]
empty_26           (speclooptripcount) [ 000000000000]
StgValue_74        (br               ) [ 000000000000]
tmp4               (add              ) [ 000000000000]
tmp4_cast          (sext             ) [ 000000000000]
tmp_49             (add              ) [ 000000000000]
tmp_50             (sext             ) [ 000000000000]
input_addr         (getelementptr    ) [ 000000001000]
width_3            (add              ) [ 001111111111]
StgValue_82        (br               ) [ 001111111111]
input_load         (load             ) [ 000000000000]
tmp_51             (add              ) [ 000000000000]
tmp_52             (sext             ) [ 000000000000]
output_addr_18     (getelementptr    ) [ 000000000000]
StgValue_87        (store            ) [ 000000000000]
StgValue_88        (br               ) [ 001111111111]
width4_0_in        (phi              ) [ 000000000100]
width_5            (add              ) [ 001111111111]
tmp_56             (zext             ) [ 000000000000]
tmp_56_cast        (zext             ) [ 000000000000]
tmp_57             (icmp             ) [ 001111111111]
StgValue_94        (br               ) [ 000000000000]
tmp_58             (add              ) [ 000000000000]
tmp_59             (sext             ) [ 000000000000]
output_addr_19     (getelementptr    ) [ 000000000000]
StgValue_98        (store            ) [ 000000000000]
StgValue_99        (br               ) [ 001111111111]
height             (add              ) [ 001111111111]
StgValue_101       (br               ) [ 001111111111]
height5_0_in       (phi              ) [ 000000000010]
height_2           (add              ) [ 001111111111]
tmp_37             (zext             ) [ 000000000000]
tmp_37_cast        (zext             ) [ 000000000000]
tmp_38             (icmp             ) [ 001111111111]
StgValue_107       (br               ) [ 000000000000]
tmp_42             (mul              ) [ 000000000001]
StgValue_109       (br               ) [ 001111111111]
StgValue_110       (br               ) [ 011111111111]
width6             (phi              ) [ 000000000001]
tmp_45             (zext             ) [ 000000000000]
tmp_45_cast        (zext             ) [ 000000000000]
tmp_46             (icmp             ) [ 001111111111]
empty_27           (speclooptripcount) [ 000000000000]
width_4            (add              ) [ 001111111111]
StgValue_117       (br               ) [ 000000000000]
tmp5               (add              ) [ 000000000000]
tmp_54             (add              ) [ 000000000000]
tmp_55             (sext             ) [ 000000000000]
output_addr_20     (getelementptr    ) [ 000000000000]
StgValue_122       (store            ) [ 000000000000]
StgValue_123       (br               ) [ 001111111111]
StgValue_124       (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="output_width_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="output_height_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="input_width_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_height_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_depth_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/3 StgValue_67/6 StgValue_87/8 StgValue_98/9 StgValue_122/11 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_addr_17_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_17/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_18_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_18/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_addr_19_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_19/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_addr_20_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_20/11 "/>
</bind>
</comp>

<comp id="128" class="1005" name="depth_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="depth_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_mul_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_mul_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="phi_mul2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="phi_mul2_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="width_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="width_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="height1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="1"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="height1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height1/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="width3_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width3 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="width3_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width3/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="width4_0_in_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="width4_0_in (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="width4_0_in_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="16" slack="7"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width4_0_in/9 "/>
</bind>
</comp>

<comp id="206" class="1005" name="height5_0_in_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="208" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="height5_0_in (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="height5_0_in_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="16" slack="4"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height5_0_in/10 "/>
</bind>
</comp>

<comp id="215" class="1005" name="width6_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width6 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="width6_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width6/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_15_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_16_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_17_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_18_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_18_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_19_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_20_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_21_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="next_mul3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="next_mul_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="depth_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_24_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_30_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_30_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_31_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="2"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="width_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_35_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_36_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_28_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_28_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_29_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="17" slack="3"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_61_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp2_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="17" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="2"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_33_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="4"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="16" slack="4"/>
<pin id="371" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_41_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_43_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_43_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_44_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="17" slack="6"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp4_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_49_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="17" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="2"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_50_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="width_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_3/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_51_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="3"/>
<pin id="417" dir="0" index="1" bw="16" slack="1"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_52_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="width_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_5/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_56_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_56_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_57_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="17" slack="7"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_58_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="3"/>
<pin id="445" dir="0" index="1" bw="16" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_59_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="height_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="4"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="height_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_2/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_37_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_37_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_38_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="17" slack="4"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_45_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_45_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_46_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="17" slack="5"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="width_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_4/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="4"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_54_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_55_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55/11 "/>
</bind>
</comp>

<comp id="512" class="1007" name="tmp_42_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="4"/>
<pin id="515" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_42/10 "/>
</bind>
</comp>

<comp id="517" class="1005" name="input_width_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="7"/>
<pin id="519" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="input_height_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="4"/>
<pin id="524" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="input_depth_read_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_s_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="4"/>
<pin id="534" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_15_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="17" slack="2"/>
<pin id="539" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_16_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_17_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_18_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_19_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="17" slack="3"/>
<pin id="563" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_20_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="17" slack="6"/>
<pin id="568" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_21_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="17" slack="4"/>
<pin id="573" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="576" class="1005" name="next_mul3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="next_mul_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="589" class="1005" name="depth_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_24_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="603" class="1005" name="width_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="width_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_61_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_33_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2"/>
<pin id="630" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_43_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="641" class="1005" name="input_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="1"/>
<pin id="643" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="width_3_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="width_3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="width_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="width_5 "/>
</bind>
</comp>

<comp id="659" class="1005" name="height_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="664" class="1005" name="height_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="height_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_42_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="680" class="1005" name="width_4_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="width_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="50" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="50" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="44" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="38" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="56" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="56" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="230" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="155" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="143" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="132" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="132" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="155" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="167" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="167" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="167" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="300" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="332"><net_src comp="178" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="178" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="329" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="151" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="333" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="139" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="379"><net_src comp="190" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="190" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="413"><net_src comp="190" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="422"><net_src comp="415" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="428"><net_src comp="200" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="424" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="430" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="457"><net_src comp="174" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="209" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="24" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="219" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="219" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="219" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="478" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="516"><net_src comp="465" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="50" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="525"><net_src comp="56" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="530"><net_src comp="62" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="535"><net_src comp="226" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="540"><net_src comp="234" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="547"><net_src comp="240" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="552"><net_src comp="244" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="559"><net_src comp="248" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="564"><net_src comp="256" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="569"><net_src comp="262" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="574"><net_src comp="268" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="579"><net_src comp="274" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="584"><net_src comp="279" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="592"><net_src comp="289" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="597"><net_src comp="295" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="606"><net_src comp="313" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="614"><net_src comp="342" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="619"><net_src comp="358" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="624"><net_src comp="364" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="631"><net_src comp="368" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="636"><net_src comp="376" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="644"><net_src comp="90" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="649"><net_src comp="409" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="654"><net_src comp="424" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="662"><net_src comp="453" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="667"><net_src comp="459" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="675"><net_src comp="512" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="683"><net_src comp="491" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 6 8 9 11 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {1 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {7 8 }
	Port: padding2d_fix16 : output_height | {1 }
	Port: padding2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		tmp_15 : 1
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond2 : 1
		depth_1 : 1
		StgValue_35 : 2
		tmp_24 : 1
	State 3
		tmp_30 : 1
		tmp_30_cast : 1
		tmp_31 : 2
		width_1 : 1
		StgValue_45 : 3
		tmp_35 : 2
		tmp_36 : 3
		output_addr : 4
		StgValue_49 : 5
	State 4
		tmp_28 : 1
		tmp_28_cast : 1
		tmp_29 : 2
		StgValue_57 : 3
		tmp_61 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp : 4
	State 5
	State 6
		output_addr_17 : 1
		StgValue_67 : 2
	State 7
		tmp_43 : 1
		tmp_43_cast : 1
		tmp_44 : 2
		StgValue_74 : 3
		tmp4 : 2
		tmp4_cast : 3
		tmp_49 : 4
		tmp_50 : 5
		input_addr : 6
		input_load : 7
		width_3 : 1
	State 8
		tmp_52 : 1
		output_addr_18 : 2
		StgValue_87 : 3
	State 9
		width_5 : 1
		tmp_56 : 2
		tmp_56_cast : 2
		tmp_57 : 3
		StgValue_94 : 4
		tmp_58 : 3
		tmp_59 : 4
		output_addr_19 : 5
		StgValue_98 : 6
	State 10
		height_2 : 1
		tmp_37 : 2
		tmp_37_cast : 2
		tmp_38 : 3
		StgValue_107 : 4
		tmp_42 : 3
	State 11
		tmp_45 : 1
		tmp_45_cast : 1
		tmp_46 : 2
		width_4 : 1
		StgValue_117 : 3
		tmp5 : 2
		tmp_54 : 3
		tmp_55 : 4
		output_addr_20 : 5
		StgValue_122 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_15_fu_234         |    0    |    0    |    23   |
|          |         tmp_19_fu_256         |    0    |    0    |    23   |
|          |         tmp_20_fu_262         |    0    |    0    |    23   |
|          |         tmp_21_fu_268         |    0    |    0    |    23   |
|          |        next_mul3_fu_274       |    0    |    0    |    39   |
|          |        next_mul_fu_279        |    0    |    0    |    39   |
|          |         depth_1_fu_289        |    0    |    0    |    23   |
|          |         width_1_fu_313        |    0    |    0    |    23   |
|          |         tmp_35_fu_319         |    0    |    0    |    39   |
|          |         tmp_61_fu_342         |    0    |    0    |    39   |
|          |          tmp2_fu_348          |    0    |    0    |    23   |
|    add   |           tmp_fu_358          |    0    |    0    |    39   |
|          |          tmp4_fu_389          |    0    |    0    |    23   |
|          |         tmp_49_fu_399         |    0    |    0    |    39   |
|          |         width_3_fu_409        |    0    |    0    |    23   |
|          |         tmp_51_fu_415         |    0    |    0    |    39   |
|          |         width_5_fu_424        |    0    |    0    |    23   |
|          |         tmp_58_fu_443         |    0    |    0    |    39   |
|          |         height_fu_453         |    0    |    0    |    23   |
|          |        height_2_fu_459        |    0    |    0    |    23   |
|          |         width_4_fu_491        |    0    |    0    |    23   |
|          |          tmp5_fu_497          |    0    |    0    |    32   |
|          |         tmp_54_fu_502         |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond2_fu_284       |    0    |    0    |    13   |
|          |         tmp_31_fu_308         |    0    |    0    |    18   |
|          |         tmp_29_fu_337         |    0    |    0    |    18   |
|   icmp   |         tmp_44_fu_384         |    0    |    0    |    18   |
|          |         tmp_57_fu_438         |    0    |    0    |    18   |
|          |         tmp_38_fu_473         |    0    |    0    |    18   |
|          |         tmp_46_fu_486         |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_24_fu_295         |    2    |    0    |    20   |
|    mul   |         tmp_33_fu_364         |    2    |    0    |    20   |
|          |          tmp3_fu_368          |    2    |    0    |    20   |
|          |         tmp_42_fu_512         |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_38 |    0    |    0    |    0    |
|          | output_height_read_read_fu_44 |    0    |    0    |    0    |
|   read   |  input_width_read_read_fu_50  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_56 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_62  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_226         |    0    |    0    |    0    |
|          |        tmp_cast_fu_230        |    0    |    0    |    0    |
|          |         tmp_16_fu_240         |    0    |    0    |    0    |
|          |         tmp_17_fu_244         |    0    |    0    |    0    |
|          |         tmp_18_fu_248         |    0    |    0    |    0    |
|          |       tmp_18_cast_fu_252      |    0    |    0    |    0    |
|          |         tmp_30_fu_300         |    0    |    0    |    0    |
|          |       tmp_30_cast_fu_304      |    0    |    0    |    0    |
|   zext   |         tmp_28_fu_329         |    0    |    0    |    0    |
|          |       tmp_28_cast_fu_333      |    0    |    0    |    0    |
|          |         tmp_43_fu_376         |    0    |    0    |    0    |
|          |       tmp_43_cast_fu_380      |    0    |    0    |    0    |
|          |         tmp_56_fu_430         |    0    |    0    |    0    |
|          |       tmp_56_cast_fu_434      |    0    |    0    |    0    |
|          |         tmp_37_fu_465         |    0    |    0    |    0    |
|          |       tmp_37_cast_fu_469      |    0    |    0    |    0    |
|          |         tmp_45_fu_478         |    0    |    0    |    0    |
|          |       tmp_45_cast_fu_482      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_36_fu_324         |    0    |    0    |    0    |
|          |        tmp2_cast_fu_354       |    0    |    0    |    0    |
|          |         tmp_41_fu_372         |    0    |    0    |    0    |
|   sext   |        tmp4_cast_fu_395       |    0    |    0    |    0    |
|          |         tmp_50_fu_404         |    0    |    0    |    0    |
|          |         tmp_52_fu_419         |    0    |    0    |    0    |
|          |         tmp_59_fu_448         |    0    |    0    |    0    |
|          |         tmp_55_fu_507         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    7    |    0    |   856   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     depth_1_reg_589     |   16   |
|      depth_reg_128      |   16   |
|     height1_reg_174     |   16   |
|   height5_0_in_reg_206  |   16   |
|     height_2_reg_664    |   16   |
|      height_reg_659     |   16   |
|    input_addr_reg_641   |   14   |
| input_depth_read_reg_527|   16   |
|input_height_read_reg_522|   16   |
| input_width_read_reg_517|   16   |
|    next_mul3_reg_576    |   32   |
|     next_mul_reg_581    |   32   |
|     phi_mul2_reg_151    |   32   |
|     phi_mul_reg_139     |   32   |
|       tmp3_reg_628      |   32   |
|      tmp_15_reg_537     |   17   |
|      tmp_16_reg_544     |   32   |
|      tmp_17_reg_549     |   32   |
|      tmp_18_reg_556     |   32   |
|      tmp_19_reg_561     |   17   |
|      tmp_20_reg_566     |   17   |
|      tmp_21_reg_571     |   17   |
|      tmp_24_reg_594     |   32   |
|      tmp_33_reg_621     |   32   |
|      tmp_42_reg_672     |   32   |
|      tmp_43_reg_633     |   32   |
|      tmp_61_reg_611     |   32   |
|       tmp_reg_616       |   32   |
|      tmp_s_reg_532      |   32   |
|      width3_reg_186     |   16   |
|   width4_0_in_reg_197   |   16   |
|      width6_reg_215     |   16   |
|     width_1_reg_603     |   16   |
|     width_3_reg_646     |   16   |
|     width_4_reg_680     |   16   |
|     width_5_reg_651     |   16   |
|      width_reg_163      |   16   |
+-------------------------+--------+
|          Total          |   834  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   5  |  14  |   70   ||    27   |
| grp_access_fu_75 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_139 |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul2_reg_151 |  p0  |   2  |  32  |   64   ||    9    |
|  height1_reg_174 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   290  || 10.7513 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   856  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |   834  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   10   |   834  |   928  |
+-----------+--------+--------+--------+--------+
