<?xml version="1.0" encoding="utf-8"?>
<!-- 保留关键字__OUTPORT__不能做LogicUnit的名字 -->
<Config>
    <DataTypeDefinition>
        <DataType name="32d" spec="[32]"/>
        <DataType name="32d1v1b" spec="[32][1][1]" />
    </DataTypeDefinition>

    <Module name="PE">

        <InPort specName="32d"/>
        <InPort specName="32d"/>
        <OutPort specName="32d"/>

        <Component name="mem1" type="MEM">
            <Parameter specName="32d" size="128"/>
        </Component>

        <Component name="reg1" type="REG">
            <Parameter specName="32d"/>
        </Component>

        <Logic name="inBuffer1">
            <InputSpec specName="32d"/>
            <InputSpec specName="32d"/>
            <OutputSpec specName="32d"/>
            <Parameter funName="TestFun2" cycleCounter="1"/>
        </Logic>

        <Connection>
            <BuildConnection sourceName="__INPORT__" sourceOutPortIndex="0" targetName="inBuffer1" targetInPortIndex="0"/>
            <BuildConnection sourceName="__INPORT__" sourceOutPortIndex="1" targetName="inBuffer1" targetInPortIndex="1"/>
            <BuildConnection sourceName="inBuffer1" sourceOutPortIndex="0" targetName="__OUTPORT__" targetInPortIndex="0"/>
        </Connection>

    </Module>
</Config>