<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn314/dcn314_dio_stream_encoder.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn314</a> - dcn314_dio_stream_encoder.c<span style="font-size: 80%;"> (source / <a href="dcn314_dio_stream_encoder.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">130</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: MIT</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2022 Advanced Micro Devices, Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="7"><span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="8"><span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="9"><span class="lineNum">       9 </span>            :  *  and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="13"><span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="14"><span class="lineNum">      14 </span>            :  *</a>
<a name="15"><span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="16"><span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="18"><span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="19"><span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="20"><span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Authors: AMD</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dc_bios_types.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dcn30/dcn30_dio_stream_encoder.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dcn314_dio_stream_encoder.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;hw_shared.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;inc/link_dpcd.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;dpcd_defs.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #define DC_LOGGER \</a>
<a name="37"><span class="lineNum">      37 </span>            :                 enc1-&gt;base.ctx-&gt;logger</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : #define REG(reg)\</a>
<a name="40"><span class="lineNum">      40 </span>            :         (enc1-&gt;regs-&gt;reg)</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #undef FN</a>
<a name="43"><span class="lineNum">      43 </span>            : #define FN(reg_name, field_name) \</a>
<a name="44"><span class="lineNum">      44 </span>            :         enc1-&gt;se_shift-&gt;field_name, enc1-&gt;se_mask-&gt;field_name</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : #define VBI_LINE_0 0</a>
<a name="47"><span class="lineNum">      47 </span>            : #define HDMI_CLOCK_CHANNEL_RATE_MORE_340M 340000</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : #define CTX \</a>
<a name="50"><span class="lineNum">      50 </span>            :         enc1-&gt;base.ctx</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 : static void enc314_enable_fifo(struct stream_encoder *enc)</span></a>
<a name="54"><span class="lineNum">      54 </span>            : {</a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :         /* TODO: Confirm if we need to wait for DIG_SYMCLK_FE_ON */</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :         REG_WAIT(DIG_FE_CNTL, DIG_SYMCLK_FE_ON, 1, 10, 5000);</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DIG_FIFO_CTRL0, DIG_FIFO_RESET, 1, DIG_FIFO_READ_START_LEVEL, 0x7);</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :         REG_WAIT(DIG_FIFO_CTRL0, DIG_FIFO_RESET_DONE, 1, 10, 5000);</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         REG_UPDATE(DIG_FIFO_CTRL0, DIG_FIFO_RESET, 0);</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         REG_WAIT(DIG_FIFO_CTRL0, DIG_FIFO_RESET_DONE, 0, 10, 5000);</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :         REG_UPDATE(DIG_FIFO_CTRL0, DIG_FIFO_ENABLE, 1);</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : }</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 : static void enc314_disable_fifo(struct stream_encoder *enc)</span></a>
<a name="67"><span class="lineNum">      67 </span>            : {</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DIG_FIFO_CTRL0, DIG_FIFO_ENABLE, 0,</span></a>
<a name="71"><span class="lineNum">      71 </span>            :                      DIG_FIFO_READ_START_LEVEL, 0);</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 : }</span></a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 : static void enc314_dp_set_odm_combine(</span></a>
<a name="75"><span class="lineNum">      75 </span>            :         struct stream_encoder *enc,</a>
<a name="76"><span class="lineNum">      76 </span>            :         bool odm_combine)</a>
<a name="77"><span class="lineNum">      77 </span>            : {</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_PIXEL_FORMAT, DP_PIXEL_PER_CYCLE_PROCESSING_MODE, odm_combine);</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 : }</span></a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : /* setup stream encoder in dvi mode */</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 : void enc314_stream_encoder_dvi_set_stream_attribute(</span></a>
<a name="85"><span class="lineNum">      85 </span>            :         struct stream_encoder *enc,</a>
<a name="86"><span class="lineNum">      86 </span>            :         struct dc_crtc_timing *crtc_timing,</a>
<a name="87"><span class="lineNum">      87 </span>            :         bool is_dual_link)</a>
<a name="88"><span class="lineNum">      88 </span>            : {</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :         if (!enc-&gt;ctx-&gt;dc-&gt;debug.avoid_vbios_exec_table) {</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 struct bp_encoder_control cntl = {0};</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 cntl.action = ENCODER_CONTROL_SETUP;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 cntl.engine_id = enc1-&gt;base.id;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 cntl.signal = is_dual_link ?</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                         SIGNAL_TYPE_DVI_DUAL_LINK : SIGNAL_TYPE_DVI_SINGLE_LINK;</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                 cntl.enable_dp_audio = false;</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 cntl.pixel_clock = crtc_timing-&gt;pix_clk_100hz / 10;</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 cntl.lanes_number = (is_dual_link) ? LANE_COUNT_EIGHT : LANE_COUNT_FOUR;</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 if (enc1-&gt;base.bp-&gt;funcs-&gt;encoder_control(</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                                 enc1-&gt;base.bp, &amp;cntl) != BP_RESULT_OK)</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :         } else {</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            :                 //Set pattern for clock channel, default vlue 0x63 does not work</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, 0x1F);</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            :                 //DIG_BE_TMDS_DVI_MODE : TMDS-DVI mode is already set in link_encoder_setup</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :                 //DIG_SOURCE_SELECT is already set in dig_connect_to_otg</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 enc314_enable_fifo(enc);</span></a>
<a name="116"><span class="lineNum">     116 </span>            :         }</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         ASSERT(crtc_timing-&gt;pixel_encoding == PIXEL_ENCODING_RGB);</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         ASSERT(crtc_timing-&gt;display_color_depth == COLOR_DEPTH_888);</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing);</span></a>
<a name="121"><span class="lineNum">     121 </span>            : }</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : /* setup stream encoder in hdmi mode */</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 : static void enc314_stream_encoder_hdmi_set_stream_attribute(</span></a>
<a name="125"><span class="lineNum">     125 </span>            :         struct stream_encoder *enc,</a>
<a name="126"><span class="lineNum">     126 </span>            :         struct dc_crtc_timing *crtc_timing,</a>
<a name="127"><span class="lineNum">     127 </span>            :         int actual_pix_clk_khz,</a>
<a name="128"><span class="lineNum">     128 </span>            :         bool enable_audio)</a>
<a name="129"><span class="lineNum">     129 </span>            : {</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         if (!enc-&gt;ctx-&gt;dc-&gt;debug.avoid_vbios_exec_table) {</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 struct bp_encoder_control cntl = {0};</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 cntl.action = ENCODER_CONTROL_SETUP;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 cntl.engine_id = enc1-&gt;base.id;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 cntl.signal = SIGNAL_TYPE_HDMI_TYPE_A;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 cntl.enable_dp_audio = enable_audio;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 cntl.pixel_clock = actual_pix_clk_khz;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 cntl.lanes_number = LANE_COUNT_FOUR;</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 if (enc1-&gt;base.bp-&gt;funcs-&gt;encoder_control(</span></a>
<a name="143"><span class="lineNum">     143 </span>            :                                 enc1-&gt;base.bp, &amp;cntl) != BP_RESULT_OK)</a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :         } else {</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :                 //Set pattern for clock channel, default vlue 0x63 does not work</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, 0x1F);</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            :                 //DIG_BE_TMDS_HDMI_MODE : TMDS-HDMI mode is already set in link_encoder_setup</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            :                 //DIG_SOURCE_SELECT is already set in dig_connect_to_otg</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 enc314_enable_fifo(enc);</span></a>
<a name="156"><span class="lineNum">     156 </span>            :         }</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :         /* Configure pixel encoding */</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing);</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            :         /* setup HDMI engine */</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         REG_UPDATE_6(HDMI_CONTROL,</span></a>
<a name="163"><span class="lineNum">     163 </span>            :                 HDMI_PACKET_GEN_VERSION, 1,</a>
<a name="164"><span class="lineNum">     164 </span>            :                 HDMI_KEEPOUT_MODE, 1,</a>
<a name="165"><span class="lineNum">     165 </span>            :                 HDMI_DEEP_COLOR_ENABLE, 0,</a>
<a name="166"><span class="lineNum">     166 </span>            :                 HDMI_DATA_SCRAMBLE_EN, 0,</a>
<a name="167"><span class="lineNum">     167 </span>            :                 HDMI_NO_EXTRA_NULL_PACKET_FILLED, 1,</a>
<a name="168"><span class="lineNum">     168 </span>            :                 HDMI_CLOCK_CHANNEL_RATE, 0);</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            :         /* Configure color depth */</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         switch (crtc_timing-&gt;display_color_depth) {</span></a>
<a name="172"><span class="lineNum">     172 </span>            :         case COLOR_DEPTH_888:</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="175"><span class="lineNum">     175 </span>            :         case COLOR_DEPTH_101010:</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 if (crtc_timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR422) {</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                                         HDMI_DEEP_COLOR_DEPTH, 1,</a>
<a name="179"><span class="lineNum">     179 </span>            :                                         HDMI_DEEP_COLOR_ENABLE, 0);</a>
<a name="180"><span class="lineNum">     180 </span>            :                 } else {</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                                         HDMI_DEEP_COLOR_DEPTH, 1,</a>
<a name="183"><span class="lineNum">     183 </span>            :                                         HDMI_DEEP_COLOR_ENABLE, 1);</a>
<a name="184"><span class="lineNum">     184 </span>            :                         }</a>
<a name="185"><span class="lineNum">     185 </span>            :                 break;</a>
<a name="186"><span class="lineNum">     186 </span>            :         case COLOR_DEPTH_121212:</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                 if (crtc_timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR422) {</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="189"><span class="lineNum">     189 </span>            :                                         HDMI_DEEP_COLOR_DEPTH, 2,</a>
<a name="190"><span class="lineNum">     190 </span>            :                                         HDMI_DEEP_COLOR_ENABLE, 0);</a>
<a name="191"><span class="lineNum">     191 </span>            :                 } else {</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                         REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                                         HDMI_DEEP_COLOR_DEPTH, 2,</a>
<a name="194"><span class="lineNum">     194 </span>            :                                         HDMI_DEEP_COLOR_ENABLE, 1);</a>
<a name="195"><span class="lineNum">     195 </span>            :                         }</a>
<a name="196"><span class="lineNum">     196 </span>            :                 break;</a>
<a name="197"><span class="lineNum">     197 </span>            :         case COLOR_DEPTH_161616:</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="199"><span class="lineNum">     199 </span>            :                                 HDMI_DEEP_COLOR_DEPTH, 3,</a>
<a name="200"><span class="lineNum">     200 </span>            :                                 HDMI_DEEP_COLOR_ENABLE, 1);</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="202"><span class="lineNum">     202 </span>            :         default:</a>
<a name="203"><span class="lineNum">     203 </span>            :                 break;</a>
<a name="204"><span class="lineNum">     204 </span>            :         }</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (actual_pix_clk_khz &gt;= HDMI_CLOCK_CHANNEL_RATE_MORE_340M) {</span></a>
<a name="207"><span class="lineNum">     207 </span>            :                 /* enable HDMI data scrambler</a>
<a name="208"><span class="lineNum">     208 </span>            :                  * HDMI_CLOCK_CHANNEL_RATE_MORE_340M</a>
<a name="209"><span class="lineNum">     209 </span>            :                  * Clock channel frequency is 1/4 of character rate.</a>
<a name="210"><span class="lineNum">     210 </span>            :                  */</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                         HDMI_DATA_SCRAMBLE_EN, 1,</a>
<a name="213"><span class="lineNum">     213 </span>            :                         HDMI_CLOCK_CHANNEL_RATE, 1);</a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         } else if (crtc_timing-&gt;flags.LTE_340MCSC_SCRAMBLE) {</span></a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            :                 /* TODO: New feature for DCE11, still need to implement */</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :                 /* enable HDMI data scrambler</a>
<a name="219"><span class="lineNum">     219 </span>            :                  * HDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE</a>
<a name="220"><span class="lineNum">     220 </span>            :                  * Clock channel frequency is the same</a>
<a name="221"><span class="lineNum">     221 </span>            :                  * as character rate</a>
<a name="222"><span class="lineNum">     222 </span>            :                  */</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(HDMI_CONTROL,</span></a>
<a name="224"><span class="lineNum">     224 </span>            :                         HDMI_DATA_SCRAMBLE_EN, 1,</a>
<a name="225"><span class="lineNum">     225 </span>            :                         HDMI_CLOCK_CHANNEL_RATE, 0);</a>
<a name="226"><span class="lineNum">     226 </span>            :         }</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /* Enable transmission of General Control packet on every frame */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         REG_UPDATE_3(HDMI_VBI_PACKET_CONTROL,</span></a>
<a name="231"><span class="lineNum">     231 </span>            :                 HDMI_GC_CONT, 1,</a>
<a name="232"><span class="lineNum">     232 </span>            :                 HDMI_GC_SEND, 1,</a>
<a name="233"><span class="lineNum">     233 </span>            :                 HDMI_NULL_SEND, 1);</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            :         /* Disable Audio Content Protection packet transmission */</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         REG_UPDATE(HDMI_VBI_PACKET_CONTROL, HDMI_ACP_SEND, 0);</span></a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            :         /* following belongs to audio */</a>
<a name="239"><span class="lineNum">     239 </span>            :         /* Enable Audio InfoFrame packet transmission. */</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         REG_UPDATE(HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);</span></a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            :         /* update double-buffered AUDIO_INFO registers immediately */</a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         ASSERT(enc-&gt;afmt);</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         enc-&gt;afmt-&gt;funcs-&gt;audio_info_immediate_update(enc-&gt;afmt);</span></a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            :         /* Select line number on which to send Audio InfoFrame packets */</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE,</span></a>
<a name="248"><span class="lineNum">     248 </span>            :                                 VBI_LINE_0 + 2);</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :         /* set HDMI GC AVMUTE */</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0);</span></a>
<a name="252"><span class="lineNum">     252 </span>            : }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : static bool is_two_pixels_per_containter(const struct dc_crtc_timing *timing)</a>
<a name="257"><span class="lineNum">     257 </span>            : {</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         bool two_pix = timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR420;</span></a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         two_pix = two_pix || (timing-&gt;flags.DSC &amp;&amp; timing-&gt;pixel_encoding == PIXEL_ENCODING_YCBCR422</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                         &amp;&amp; !timing-&gt;dsc_cfg.ycbcr422_simple);</span></a>
<a name="262"><span class="lineNum">     262 </span>            :         return two_pix;</a>
<a name="263"><span class="lineNum">     263 </span>            : }</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 : static void enc314_stream_encoder_dp_unblank(</span></a>
<a name="266"><span class="lineNum">     266 </span>            :                 struct dc_link *link,</a>
<a name="267"><span class="lineNum">     267 </span>            :                 struct stream_encoder *enc,</a>
<a name="268"><span class="lineNum">     268 </span>            :                 const struct encoder_unblank_param *param)</a>
<a name="269"><span class="lineNum">     269 </span>            : {</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         if (param-&gt;link_settings.link_rate != LINK_RATE_UNKNOWN) {</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 uint32_t n_vid = 0x8000;</span></a>
<a name="274"><span class="lineNum">     274 </span>            :                 uint32_t m_vid;</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 uint32_t n_multiply = 0;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 uint64_t m_vid_l = n_vid;</span></a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            :                 /* YCbCr 4:2:0 : Computed VID_M will be 2X the input rate */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 if (is_two_pixels_per_containter(&amp;param-&gt;timing) || param-&gt;opp_cnt &gt; 1) {</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                         /*this logic should be the same in get_pixel_clock_parameters() */</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                         n_multiply = 1;</span></a>
<a name="282"><span class="lineNum">     282 </span>            :                 }</a>
<a name="283"><span class="lineNum">     283 </span>            :                 /* M / N = Fstream / Flink</a>
<a name="284"><span class="lineNum">     284 </span>            :                  * m_vid / n_vid = pixel rate / link rate</a>
<a name="285"><span class="lineNum">     285 </span>            :                  */</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 m_vid_l *= param-&gt;timing.pix_clk_100hz / 10;</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 m_vid_l = div_u64(m_vid_l,</span></a>
<a name="289"><span class="lineNum">     289 </span>            :                         param-&gt;link_settings.link_rate</a>
<a name="290"><span class="lineNum">     290 </span>            :                                 * LINK_RATE_REF_FREQ_IN_KHZ);</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 m_vid = (uint32_t) m_vid_l;</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :                 /* enable auto measurement */</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0);</span></a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :                 /* auto measurement need 1 full 0x8000 symbol cycle to kick in,</a>
<a name="299"><span class="lineNum">     299 </span>            :                  * therefore program initial value for Mvid and Nvid</a>
<a name="300"><span class="lineNum">     300 </span>            :                  */</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_VID_N, DP_VID_N, n_vid);</span></a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_VID_M, DP_VID_M, m_vid);</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 REG_UPDATE_2(DP_VID_TIMING,</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                                 DP_VID_M_N_GEN_EN, 1,</a>
<a name="308"><span class="lineNum">     308 </span>            :                                 DP_VID_N_MUL, n_multiply);</a>
<a name="309"><span class="lineNum">     309 </span>            :         }</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :         /* make sure stream is disabled before resetting steer fifo */</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, false);</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, 0, 10, 5000);</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :         /* DIG_START is removed from the register spec */</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :         /* switch DP encoder to CRTC data, but reset it the fifo first. It may happen</a>
<a name="318"><span class="lineNum">     318 </span>            :          * that it overflows during mode transition, and sometimes doesn't recover.</a>
<a name="319"><span class="lineNum">     319 </span>            :          */</a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1);</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         udelay(10);</span></a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0);</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :         /* DIG Resync FIFO now needs to be explicitly enabled. */</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         enc314_enable_fifo(enc);</span></a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            :         /* wait 100us for DIG/DP logic to prime</a>
<a name="329"><span class="lineNum">     329 </span>            :          * (i.e. a few video lines)</a>
<a name="330"><span class="lineNum">     330 </span>            :          */</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         udelay(100);</span></a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span>            :         /* the hardware would start sending video at the start of the next DP</a>
<a name="334"><span class="lineNum">     334 </span>            :          * frame (i.e. rising edge of the vblank).</a>
<a name="335"><span class="lineNum">     335 </span>            :          * NOTE: We used to program DP_VID_STREAM_DIS_DEFER = 2 here, but this</a>
<a name="336"><span class="lineNum">     336 </span>            :          * register has no effect on enable transition! HW always guarantees</a>
<a name="337"><span class="lineNum">     337 </span>            :          * VID_STREAM enable at start of next frame, and this is not</a>
<a name="338"><span class="lineNum">     338 </span>            :          * programmable</a>
<a name="339"><span class="lineNum">     339 </span>            :          */</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true);</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         dp_source_sequence_trace(link, DPCD_SOURCE_SEQ_AFTER_ENABLE_DP_VID_STREAM);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 : }</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            : /* Set DSC-related configuration.</a>
<a name="347"><span class="lineNum">     347 </span>            :  *   dsc_mode: 0 disables DSC, other values enable DSC in specified format</a>
<a name="348"><span class="lineNum">     348 </span>            :  *   sc_bytes_per_pixel: DP_DSC_BYTES_PER_PIXEL removed in DCN32</a>
<a name="349"><span class="lineNum">     349 </span>            :  *   dsc_slice_width: DP_DSC_SLICE_WIDTH removed in DCN32</a>
<a name="350"><span class="lineNum">     350 </span>            :  */</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 : static void enc314_dp_set_dsc_config(struct stream_encoder *enc,</span></a>
<a name="352"><span class="lineNum">     352 </span>            :                                         enum optc_dsc_mode dsc_mode,</a>
<a name="353"><span class="lineNum">     353 </span>            :                                         uint32_t dsc_bytes_per_pixel,</a>
<a name="354"><span class="lineNum">     354 </span>            :                                         uint32_t dsc_slice_width)</a>
<a name="355"><span class="lineNum">     355 </span>            : {</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_DSC_CNTL, DP_DSC_MODE, dsc_mode == OPTC_DSC_DISABLED ? 0 : 1);</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 : }</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            : /* this function read dsc related register fields to be logged later in dcn10_log_hw_state</a>
<a name="362"><span class="lineNum">     362 </span>            :  * into a dcn_dsc_state struct.</a>
<a name="363"><span class="lineNum">     363 </span>            :  */</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 : static void enc314_read_state(struct stream_encoder *enc, struct enc_state *s)</span></a>
<a name="365"><span class="lineNum">     365 </span>            : {</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :         //if dsc is enabled, continue to read</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         REG_GET(DP_DSC_CNTL, DP_DSC_MODE, &amp;s-&gt;dsc_mode);</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         if (s-&gt;dsc_mode) {</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 REG_GET(DP_GSP11_CNTL, DP_SEC_GSP11_LINE_NUM, &amp;s-&gt;sec_gsp_pps_line_num);</span></a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 REG_GET(DP_MSA_VBID_MISC, DP_VBID6_LINE_REFERENCE, &amp;s-&gt;vbid6_line_reference);</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 REG_GET(DP_MSA_VBID_MISC, DP_VBID6_LINE_NUM, &amp;s-&gt;vbid6_line_num);</span></a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 REG_GET(DP_GSP11_CNTL, DP_SEC_GSP11_ENABLE, &amp;s-&gt;sec_gsp_pps_enable);</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 REG_GET(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, &amp;s-&gt;sec_stream_enable);</span></a>
<a name="378"><span class="lineNum">     378 </span>            :         }</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : }</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 : static void enc314_set_dig_input_mode(struct stream_encoder *enc, unsigned int pix_per_container)</span></a>
<a name="382"><span class="lineNum">     382 </span>            : {</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         struct dcn10_stream_encoder *enc1 = DCN10STRENC_FROM_STRENC(enc);</span></a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span>            :         // The naming of this field is confusing, what it means is the output mode of otg, which</a>
<a name="386"><span class="lineNum">     386 </span>            :         // is the input mode of the dig</a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         REG_UPDATE(DIG_FIFO_CTRL0, DIG_FIFO_OUTPUT_PIXEL_MODE, pix_per_container == 2 ? 0x1 : 0x0);</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            : static const struct stream_encoder_funcs dcn314_str_enc_funcs = {</a>
<a name="392"><span class="lineNum">     392 </span>            :         .dp_set_odm_combine =</a>
<a name="393"><span class="lineNum">     393 </span>            :                 enc314_dp_set_odm_combine,</a>
<a name="394"><span class="lineNum">     394 </span>            :         .dp_set_stream_attribute =</a>
<a name="395"><span class="lineNum">     395 </span>            :                 enc2_stream_encoder_dp_set_stream_attribute,</a>
<a name="396"><span class="lineNum">     396 </span>            :         .hdmi_set_stream_attribute =</a>
<a name="397"><span class="lineNum">     397 </span>            :                 enc314_stream_encoder_hdmi_set_stream_attribute,</a>
<a name="398"><span class="lineNum">     398 </span>            :         .dvi_set_stream_attribute =</a>
<a name="399"><span class="lineNum">     399 </span>            :                 enc314_stream_encoder_dvi_set_stream_attribute,</a>
<a name="400"><span class="lineNum">     400 </span>            :         .set_throttled_vcp_size =</a>
<a name="401"><span class="lineNum">     401 </span>            :                 enc1_stream_encoder_set_throttled_vcp_size,</a>
<a name="402"><span class="lineNum">     402 </span>            :         .update_hdmi_info_packets =</a>
<a name="403"><span class="lineNum">     403 </span>            :                 enc3_stream_encoder_update_hdmi_info_packets,</a>
<a name="404"><span class="lineNum">     404 </span>            :         .stop_hdmi_info_packets =</a>
<a name="405"><span class="lineNum">     405 </span>            :                 enc3_stream_encoder_stop_hdmi_info_packets,</a>
<a name="406"><span class="lineNum">     406 </span>            :         .update_dp_info_packets =</a>
<a name="407"><span class="lineNum">     407 </span>            :                 enc3_stream_encoder_update_dp_info_packets,</a>
<a name="408"><span class="lineNum">     408 </span>            :         .stop_dp_info_packets =</a>
<a name="409"><span class="lineNum">     409 </span>            :                 enc1_stream_encoder_stop_dp_info_packets,</a>
<a name="410"><span class="lineNum">     410 </span>            :         .dp_blank =</a>
<a name="411"><span class="lineNum">     411 </span>            :                 enc1_stream_encoder_dp_blank,</a>
<a name="412"><span class="lineNum">     412 </span>            :         .dp_unblank =</a>
<a name="413"><span class="lineNum">     413 </span>            :                 enc314_stream_encoder_dp_unblank,</a>
<a name="414"><span class="lineNum">     414 </span>            :         .audio_mute_control = enc3_audio_mute_control,</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :         .dp_audio_setup = enc3_se_dp_audio_setup,</a>
<a name="417"><span class="lineNum">     417 </span>            :         .dp_audio_enable = enc3_se_dp_audio_enable,</a>
<a name="418"><span class="lineNum">     418 </span>            :         .dp_audio_disable = enc1_se_dp_audio_disable,</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :         .hdmi_audio_setup = enc3_se_hdmi_audio_setup,</a>
<a name="421"><span class="lineNum">     421 </span>            :         .hdmi_audio_disable = enc1_se_hdmi_audio_disable,</a>
<a name="422"><span class="lineNum">     422 </span>            :         .setup_stereo_sync  = enc1_setup_stereo_sync,</a>
<a name="423"><span class="lineNum">     423 </span>            :         .set_avmute = enc1_stream_encoder_set_avmute,</a>
<a name="424"><span class="lineNum">     424 </span>            :         .dig_connect_to_otg = enc1_dig_connect_to_otg,</a>
<a name="425"><span class="lineNum">     425 </span>            :         .dig_source_otg = enc1_dig_source_otg,</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :         .dp_get_pixel_format  = enc1_stream_encoder_dp_get_pixel_format,</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            :         .enc_read_state = enc314_read_state,</a>
<a name="430"><span class="lineNum">     430 </span>            :         .dp_set_dsc_config = enc314_dp_set_dsc_config,</a>
<a name="431"><span class="lineNum">     431 </span>            :         .dp_set_dsc_pps_info_packet = enc3_dp_set_dsc_pps_info_packet,</a>
<a name="432"><span class="lineNum">     432 </span>            :         .set_dynamic_metadata = enc2_set_dynamic_metadata,</a>
<a name="433"><span class="lineNum">     433 </span>            :         .hdmi_reset_stream_attribute = enc1_reset_hdmi_stream_attribute,</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            :         .enable_fifo = enc314_enable_fifo,</a>
<a name="436"><span class="lineNum">     436 </span>            :         .disable_fifo = enc314_disable_fifo,</a>
<a name="437"><span class="lineNum">     437 </span>            :         .set_input_mode = enc314_set_dig_input_mode,</a>
<a name="438"><span class="lineNum">     438 </span>            : };</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 : void dcn314_dio_stream_encoder_construct(</span></a>
<a name="441"><span class="lineNum">     441 </span>            :         struct dcn10_stream_encoder *enc1,</a>
<a name="442"><span class="lineNum">     442 </span>            :         struct dc_context *ctx,</a>
<a name="443"><span class="lineNum">     443 </span>            :         struct dc_bios *bp,</a>
<a name="444"><span class="lineNum">     444 </span>            :         enum engine_id eng_id,</a>
<a name="445"><span class="lineNum">     445 </span>            :         struct vpg *vpg,</a>
<a name="446"><span class="lineNum">     446 </span>            :         struct afmt *afmt,</a>
<a name="447"><span class="lineNum">     447 </span>            :         const struct dcn10_stream_enc_registers *regs,</a>
<a name="448"><span class="lineNum">     448 </span>            :         const struct dcn10_stream_encoder_shift *se_shift,</a>
<a name="449"><span class="lineNum">     449 </span>            :         const struct dcn10_stream_encoder_mask *se_mask)</a>
<a name="450"><span class="lineNum">     450 </span>            : {</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         enc1-&gt;base.funcs = &amp;dcn314_str_enc_funcs;</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         enc1-&gt;base.ctx = ctx;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         enc1-&gt;base.id = eng_id;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         enc1-&gt;base.bp = bp;</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         enc1-&gt;base.vpg = vpg;</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :         enc1-&gt;base.afmt = afmt;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         enc1-&gt;regs = regs;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         enc1-&gt;se_shift = se_shift;</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         enc1-&gt;se_mask = se_mask;</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :         enc1-&gt;base.stream_enc_inst = vpg-&gt;inst;</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 : }</span></a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
