// Seed: 428000455
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd97
) (
    output supply0 id_0,
    input supply1 _id_1,
    input supply0 id_2,
    input wor id_3
);
  wire [1 : id_1] id_5, id_6, id_7, id_8;
  logic id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  wire id_1;
  ;
  wire id_2 = ~1;
  wire id_3, id_4;
  specify
    (id_5 => id_6) = (1'b0);
  endspecify
  assign id_5 = -1;
endmodule
