0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v,1699302624,verilog,,C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v,,FourDigitLEDdriver;LEDdecoder;clean_button_module;glbl,,,,,,,,
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v,1699301013,verilog,,,,FourDigitLEDdriver_tb,,,,,,,,
