module and_tb();
  wire c;
  reg a,b;
  
  and1 a1(a,b,c);
  
  initial 
  begin
    a=0;  b=0;
 #5 a=0;  b=1;
 #5 a=1;  b=0;
 #5  a=1;  b=1;
 end
 endmodule
 