// Seed: 3975228005
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire  module_0;
  uwire id_3 = 1 ~^ id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  always @(id_1++
  )
  begin : LABEL_0
    id_1 <= 1;
  end
  initial begin : LABEL_0
    if (1 !=? 1) id_1 <= #1 1;
  end
  final $display(id_1);
  wire  id_2;
  wire  id_3;
  uwire id_4 = 1;
  final $display(1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
  always @(posedge 1 - 1) begin : LABEL_0
    begin : LABEL_0
      id_3 = id_2;
    end
  end
endmodule
