m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aadhithan/Documents/Verilog_labs/lab3/sim
vdecoder
Z0 !s110 1616659797
!i10b 1
!s100 zJ7nJXXIzoAcEf2kMIK1c3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:YQEZL7jZ?oO5?cU8coP40
Z2 dC:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder
Z3 w1616659789
Z4 8C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder.v
Z5 FC:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder.v
!i122 6
L0 1 17
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OV;L;2020.3;71
r1
!s85 0
31
Z8 !s108 1616659797.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vdecoder_tb
!s110 1616659535
!i10b 1
!s100 ]79Wk6Y<]J0i5=eB]Oc5T1
R1
IZoMEJZi;WV=WG^K8?VecN3
R2
w1616659524
8C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder_tb.v
!i122 4
L0 1 14
R6
R7
r1
!s85 0
31
!s108 1616659535.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder_tb.v|
!i113 1
R10
R11
Xdecoder_v_unit
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R0
VI]aPMlO`884`7C;UAUPDn0
r1
!s85 0
!i10b 1
!s100 DLBbVHgf@Y<h`2SIFlm6?1
II]aPMlO`884`7C;UAUPDn0
!i103 1
S1
R2
R3
R4
R5
!i122 6
L0 17 0
R7
31
R8
Z12 !s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab3/decoder/decoder.v|
R9
!i113 1
R10
R11
