

================================================================
== Synthesis Summary Report of 'mult_mxint_mant'
================================================================
+ General Information: 
    * Date:           Wed Oct 15 16:23:27 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        solution_multiplication_mant_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+----------+-----+
    |      Modules      | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |          |          |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ mult_mxint_mant  |     -|  0.03|        2|  8.000|         -|        3|     -|        no|     -|   -|  33 (~0%)|  72 (~0%)|    -|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 4        |
| m1        | ap_none | in        | 4        |
| m2        | ap_none | in        | 4        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| m1       | in        | ap_uint<4> |
| m2       | in        | ap_uint<4> |
| return   | out       | ap_uint<4> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| m1       | m1           | port    |
| m2       | m2           | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+--------------+--------+----------+---------+
| Name                   | DSP | Pragma | Variable     | Op     | Impl     | Latency |
+------------------------+-----+--------+--------------+--------+----------+---------+
| + mult_mxint_mant      | 0   |        |              |        |          |         |
|   mul_4s_4s_8_1_1_U1   |     |        | mul_ln5      | mul    | auto     | 0       |
|   sub_ln5_fu_92_p2     |     |        | sub_ln5      | sub    | fabric   | 0       |
|   select_ln5_fu_104_p3 |     |        | select_ln5   | select | auto_sel | 0       |
|   icmp_ln5_fu_110_p2   |     |        | icmp_ln5     | setlt  | auto     | 0       |
|   ap_return            |     |        | select_ln5_1 | select | auto_sel | 0       |
+------------------------+-----+--------+--------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

