<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1865" height="1055" x="55" y="25" />
 <generation
   synthesis="VHDL"
   simulation="NONE"
   block_symbol_file="1"
   path="_PROJECT_NAME_/" />
 <hdlexample language="VHDL" />
</preferences>
