<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.116</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>26691</Best-caseLatency>
            <Average-caseLatency>26691</Average-caseLatency>
            <Worst-caseLatency>26691</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.267 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.267 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.267 ms</Worst-caseRealTimeLatency>
            <Interval-min>26692</Interval-min>
            <Interval-max>26692</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:16</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>49</BRAM_18K>
            <DSP>44</DSP>
            <FF>32395</FF>
            <LUT>29058</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>586</ID>
                    <BindInstances>icmp_ln43_fu_290_p2 add_ln43_1_fu_296_p2 add_ln43_fu_308_p2 icmp_ln45_fu_314_p2 select_ln43_fu_320_p3 select_ln43_1_fu_430_p3 select_ln43_2_fu_328_p3 add_ln47_fu_357_p2 add_ln49_fu_463_p2 add_ln49_1_fu_469_p2 xor_ln49_fu_491_p2 and_ln49_fu_497_p2 xor_ln49_1_fu_503_p2 select_ln49_fu_509_p3 select_ln49_1_fu_517_p3 add_ln45_fu_400_p2 icmp_ln45_1_fu_406_p2 add_ln51_fu_529_p2 xor_ln51_fu_555_p2 and_ln51_fu_561_p2 xor_ln51_1_fu_567_p2 select_ln51_fu_573_p3 select_ln51_1_fu_581_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_59_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>610</ID>
                    <BindInstances>icmp_ln59_fu_1660_p2 idx_4_fu_1666_p2 icmp_ln65_fu_1715_p2 denom_reg_fu_1720_p3 sdiv_40ns_24s_40_44_1_U11 icmp_ln71_fu_1879_p2 icmp_ln71_1_fu_1885_p2 or_ln71_fu_1891_p2 xor_ln71_fu_1897_p2 and_ln71_fu_1903_p2 xor_ln71_1_fu_1909_p2 or_ln71_1_fu_1915_p2 and_ln71_1_fu_1921_p2 select_ln71_fu_1927_p3 or_ln71_2_fu_1935_p2 t_1_fu_1941_p3 sparsemux_17_3_24_1_1_U19 col_sum_64_fu_2021_p2 add_ln73_1_fu_2027_p2 icmp_ln73_fu_2033_p2 xor_ln73_fu_2152_p2 and_ln73_fu_2158_p2 xor_ln73_1_fu_2164_p2 and_ln73_1_fu_2170_p2 xor_ln73_2_fu_2176_p2 sdiv_40ns_24s_40_44_1_U12 icmp_ln71_2_fu_2309_p2 icmp_ln71_3_fu_2315_p2 or_ln71_3_fu_2321_p2 xor_ln71_2_fu_2327_p2 and_ln71_2_fu_2333_p2 xor_ln71_3_fu_2339_p2 or_ln71_4_fu_2345_p2 and_ln71_3_fu_2351_p2 select_ln71_2_fu_2357_p3 or_ln71_5_fu_2365_p2 t_3_fu_2371_p3 sparsemux_17_3_24_1_1_U20 col_sum_65_fu_2451_p2 add_ln73_2_fu_2457_p2 icmp_ln73_1_fu_2463_p2 xor_ln73_3_fu_2582_p2 and_ln73_2_fu_2588_p2 xor_ln73_4_fu_2594_p2 and_ln73_3_fu_2600_p2 xor_ln73_5_fu_2606_p2 sdiv_40ns_24s_40_44_1_U13 icmp_ln71_4_fu_2739_p2 icmp_ln71_5_fu_2745_p2 or_ln71_6_fu_2751_p2 xor_ln71_4_fu_2757_p2 and_ln71_4_fu_2763_p2 xor_ln71_5_fu_2769_p2 or_ln71_7_fu_2775_p2 and_ln71_5_fu_2781_p2 select_ln71_4_fu_2787_p3 or_ln71_8_fu_2795_p2 t_5_fu_2801_p3 sparsemux_17_3_24_1_1_U21 col_sum_66_fu_2881_p2 add_ln73_3_fu_2887_p2 icmp_ln73_2_fu_2893_p2 xor_ln73_6_fu_3012_p2 and_ln73_4_fu_3018_p2 xor_ln73_7_fu_3024_p2 and_ln73_5_fu_3030_p2 xor_ln73_8_fu_3036_p2 sdiv_40ns_24s_40_44_1_U14 icmp_ln71_6_fu_3169_p2 icmp_ln71_7_fu_3175_p2 or_ln71_9_fu_3181_p2 xor_ln71_6_fu_3187_p2 and_ln71_6_fu_3193_p2 xor_ln71_7_fu_3199_p2 or_ln71_10_fu_3205_p2 and_ln71_7_fu_3211_p2 select_ln71_6_fu_3217_p3 or_ln71_11_fu_3225_p2 t_7_fu_3231_p3 sparsemux_17_3_24_1_1_U22 col_sum_67_fu_3311_p2 add_ln73_4_fu_3317_p2 icmp_ln73_3_fu_3323_p2 xor_ln73_9_fu_3442_p2 and_ln73_6_fu_3448_p2 xor_ln73_10_fu_3454_p2 and_ln73_7_fu_3460_p2 xor_ln73_11_fu_3466_p2 sdiv_40ns_24s_40_44_1_U15 icmp_ln71_8_fu_3599_p2 icmp_ln71_9_fu_3605_p2 or_ln71_12_fu_3611_p2 xor_ln71_8_fu_3617_p2 and_ln71_8_fu_3623_p2 xor_ln71_9_fu_3629_p2 or_ln71_13_fu_3635_p2 and_ln71_9_fu_3641_p2 select_ln71_8_fu_3647_p3 or_ln71_14_fu_3655_p2 t_9_fu_3661_p3 sparsemux_17_3_24_1_1_U23 col_sum_68_fu_3741_p2 add_ln73_5_fu_3747_p2 icmp_ln73_4_fu_3753_p2 xor_ln73_12_fu_3872_p2 and_ln73_8_fu_3878_p2 xor_ln73_13_fu_3884_p2 and_ln73_9_fu_3890_p2 xor_ln73_14_fu_3896_p2 sdiv_40ns_24s_40_44_1_U16 icmp_ln71_10_fu_4029_p2 icmp_ln71_11_fu_4035_p2 or_ln71_15_fu_4041_p2 xor_ln71_10_fu_4047_p2 and_ln71_10_fu_4053_p2 xor_ln71_11_fu_4059_p2 or_ln71_16_fu_4065_p2 and_ln71_11_fu_4071_p2 select_ln71_10_fu_4077_p3 or_ln71_17_fu_4085_p2 t_11_fu_4091_p3 sparsemux_17_3_24_1_1_U24 col_sum_69_fu_4171_p2 add_ln73_6_fu_4177_p2 icmp_ln73_5_fu_4183_p2 xor_ln73_15_fu_4302_p2 and_ln73_10_fu_4308_p2 xor_ln73_16_fu_4314_p2 and_ln73_11_fu_4320_p2 xor_ln73_17_fu_4326_p2 sdiv_40ns_24s_40_44_1_U17 icmp_ln71_12_fu_4459_p2 icmp_ln71_13_fu_4465_p2 or_ln71_18_fu_4471_p2 xor_ln71_12_fu_4477_p2 and_ln71_12_fu_4483_p2 xor_ln71_13_fu_4489_p2 or_ln71_19_fu_4495_p2 and_ln71_13_fu_4501_p2 select_ln71_12_fu_4507_p3 or_ln71_20_fu_4515_p2 t_13_fu_4521_p3 sparsemux_17_3_24_1_1_U25 col_sum_70_fu_4601_p2 add_ln73_7_fu_4607_p2 icmp_ln73_6_fu_4613_p2 xor_ln73_18_fu_4732_p2 and_ln73_12_fu_4738_p2 xor_ln73_19_fu_4744_p2 and_ln73_13_fu_4750_p2 xor_ln73_20_fu_4756_p2 sdiv_40ns_24s_40_44_1_U18 icmp_ln71_14_fu_4889_p2 icmp_ln71_15_fu_4895_p2 or_ln71_21_fu_4901_p2 xor_ln71_14_fu_4907_p2 and_ln71_14_fu_4913_p2 xor_ln71_15_fu_4919_p2 or_ln71_22_fu_4925_p2 and_ln71_15_fu_4931_p2 select_ln71_14_fu_4937_p3 or_ln71_23_fu_4945_p2 t_15_fu_4951_p3 sparsemux_17_3_24_1_1_U26 col_sum_71_fu_5031_p2 add_ln73_8_fu_5037_p2 icmp_ln73_7_fu_5043_p2 xor_ln73_21_fu_5162_p2 and_ln73_14_fu_5168_p2 xor_ln73_22_fu_5174_p2 and_ln73_15_fu_5180_p2 xor_ln73_23_fu_5186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_78_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>712</ID>
                    <BindInstances>sparsemux_17_6_24_1_1_U118 mul_40s_42ns_81_1_1_U110 sub_ln82_fu_2091_p2 select_ln82_1_fu_2115_p3 sub_ln82_1_fu_2126_p2 select_ln82_3_fu_2132_p3 or_ln82_fu_2170_p2 xor_ln82_fu_2176_p2 and_ln82_fu_2182_p2 and_ln82_16_fu_2188_p2 xor_ln82_1_fu_2194_p2 and_ln82_1_fu_2200_p2 select_ln82_fu_2206_p3 or_ln82_1_fu_2214_p2 scale_64_fu_2220_p3 sparsemux_17_6_24_1_1_U119 mul_40s_42ns_81_1_1_U111 sub_ln82_2_fu_2228_p2 select_ln82_7_fu_2252_p3 sub_ln82_3_fu_2263_p2 select_ln82_9_fu_2269_p3 or_ln82_2_fu_2307_p2 xor_ln82_2_fu_2313_p2 and_ln82_2_fu_2319_p2 and_ln82_17_fu_2325_p2 xor_ln82_3_fu_2331_p2 and_ln82_3_fu_2337_p2 select_ln82_2_fu_2343_p3 or_ln82_3_fu_2351_p2 scale_65_fu_2357_p3 sparsemux_17_6_24_1_1_U120 mul_40s_42ns_81_1_1_U112 sub_ln82_4_fu_2365_p2 select_ln82_13_fu_2389_p3 sub_ln82_5_fu_2400_p2 select_ln82_15_fu_2406_p3 or_ln82_4_fu_2444_p2 xor_ln82_4_fu_2450_p2 and_ln82_4_fu_2456_p2 and_ln82_18_fu_2462_p2 xor_ln82_5_fu_2468_p2 and_ln82_5_fu_2474_p2 select_ln82_4_fu_2480_p3 or_ln82_5_fu_2488_p2 scale_66_fu_2494_p3 sparsemux_17_6_24_1_1_U121 mul_40s_42ns_81_1_1_U113 sub_ln82_6_fu_2502_p2 select_ln82_17_fu_2526_p3 sub_ln82_7_fu_2537_p2 select_ln82_18_fu_2543_p3 or_ln82_6_fu_2581_p2 xor_ln82_6_fu_2587_p2 and_ln82_6_fu_2593_p2 and_ln82_19_fu_2599_p2 xor_ln82_7_fu_2605_p2 and_ln82_7_fu_2611_p2 select_ln82_6_fu_2617_p3 or_ln82_7_fu_2625_p2 scale_67_fu_2631_p3 sparsemux_17_6_24_1_1_U122 mul_40s_42ns_81_1_1_U114 sub_ln82_8_fu_2639_p2 select_ln82_20_fu_2663_p3 sub_ln82_9_fu_2674_p2 select_ln82_21_fu_2680_p3 or_ln82_8_fu_2718_p2 xor_ln82_8_fu_2724_p2 and_ln82_8_fu_2730_p2 and_ln82_20_fu_2736_p2 xor_ln82_9_fu_2742_p2 and_ln82_9_fu_2748_p2 select_ln82_8_fu_2754_p3 or_ln82_9_fu_2762_p2 scale_68_fu_2768_p3 sparsemux_17_6_24_1_1_U123 mul_40s_42ns_81_1_1_U115 sub_ln82_10_fu_2776_p2 select_ln82_23_fu_2800_p3 sub_ln82_11_fu_2811_p2 select_ln82_24_fu_2817_p3 or_ln82_10_fu_2855_p2 xor_ln82_10_fu_2861_p2 and_ln82_10_fu_2867_p2 and_ln82_21_fu_2873_p2 xor_ln82_11_fu_2879_p2 and_ln82_11_fu_2885_p2 select_ln82_10_fu_2891_p3 or_ln82_11_fu_2899_p2 scale_69_fu_2905_p3 sparsemux_17_6_24_1_1_U124 mul_40s_42ns_81_1_1_U116 sub_ln82_12_fu_2913_p2 select_ln82_26_fu_2937_p3 sub_ln82_13_fu_2948_p2 select_ln82_27_fu_2954_p3 or_ln82_12_fu_2992_p2 xor_ln82_12_fu_2998_p2 and_ln82_12_fu_3004_p2 and_ln82_22_fu_3010_p2 xor_ln82_13_fu_3016_p2 and_ln82_13_fu_3022_p2 select_ln82_12_fu_3028_p3 or_ln82_13_fu_3036_p2 scale_70_fu_3042_p3 sparsemux_17_6_24_1_1_U125 mul_40s_42ns_81_1_1_U117 sub_ln82_14_fu_3050_p2 select_ln82_29_fu_3074_p3 sub_ln82_15_fu_3085_p2 select_ln82_30_fu_3091_p3 or_ln82_14_fu_3129_p2 xor_ln82_14_fu_3135_p2 and_ln82_14_fu_3141_p2 and_ln82_23_fu_3147_p2 xor_ln82_15_fu_3153_p2 and_ln82_15_fu_3159_p2 select_ln82_14_fu_3165_p3 or_ln82_15_fu_3173_p2 scale_71_fu_3179_p3 add_ln78_fu_2080_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>844</ID>
                    <BindInstances>icmp_ln90_fu_841_p2 idx_2_fu_847_p2 sparsemux_9_2_24_1_1_U260 sparsemux_65_5_24_1_1_U258 mul_24s_24s_48_1_1_U256 add_ln99_fu_1230_p2 xor_ln99_fu_1244_p2 and_ln99_fu_1250_p2 icmp_ln99_fu_1272_p2 icmp_ln99_1_fu_1286_p2 icmp_ln99_2_fu_1292_p2 select_ln99_fu_1298_p3 xor_ln99_1_fu_1306_p2 and_ln99_1_fu_1312_p2 select_ln99_1_fu_1318_p3 and_ln99_2_fu_1566_p2 xor_ln99_2_fu_1326_p2 or_ln99_fu_1332_p2 xor_ln99_3_fu_1338_p2 and_ln99_3_fu_1344_p2 and_ln99_4_fu_1350_p2 or_ln99_4_fu_1570_p2 xor_ln99_4_fu_1575_p2 and_ln99_5_fu_1581_p2 select_ln99_2_fu_1586_p3 or_ln99_1_fu_1593_p2 select_ln99_3_fu_1598_p3 sparsemux_9_2_24_1_1_U261 sparsemux_65_5_24_1_1_U259 mul_24s_24s_48_1_1_U257 add_ln99_1_fu_1427_p2 xor_ln99_5_fu_1441_p2 and_ln99_6_fu_1447_p2 icmp_ln99_3_fu_1469_p2 icmp_ln99_4_fu_1483_p2 icmp_ln99_5_fu_1489_p2 select_ln99_4_fu_1495_p3 xor_ln99_6_fu_1503_p2 and_ln99_7_fu_1509_p2 select_ln99_5_fu_1515_p3 and_ln99_8_fu_1619_p2 xor_ln99_7_fu_1523_p2 or_ln99_2_fu_1529_p2 xor_ln99_8_fu_1535_p2 and_ln99_9_fu_1541_p2 and_ln99_10_fu_1547_p2 or_ln99_5_fu_1623_p2 xor_ln99_9_fu_1628_p2 and_ln99_11_fu_1634_p2 select_ln99_6_fu_1639_p3 or_ln99_3_fu_1646_p2 select_ln99_7_fu_1651_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3</Name>
            <Loops>
                <VITIS_LOOP_43_2_VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.793</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_2_VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_43_2_VITIS_LOOP_45_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_2_VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_2_VITIS_LOOP_45_3>
                            <Name>VITIS_LOOP_43_2_VITIS_LOOP_45_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_2_VITIS_LOOP_45_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>451</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_290_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_296_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_308_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_314_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_320_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_1_fu_430_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_2_fu_328_p3" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_357_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_463_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_469_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_491_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_497_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_1_fu_503_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_509_p3" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_517_p3" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_400_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_1_fu_406_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_529_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_555_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_561_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_1_fu_567_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_573_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_2_VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_581_p3" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_59_4</Name>
            <Loops>
                <VITIS_LOOP_59_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_4>
                        <Name>VITIS_LOOP_59_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_59_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_4>
                            <Name>VITIS_LOOP_59_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29796</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>24872</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>35</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_1660_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="idx_4_fu_1666_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_1715_p2" SOURCE="top.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="denom_reg_fu_1720_p3" SOURCE="top.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_reg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U11" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_fu_1879_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_1_fu_1885_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_fu_1891_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_1897_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_1903_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_1_fu_1909_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_1_fu_1915_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_1921_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1927_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_2_fu_1935_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1941_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U19" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_2021_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_2027_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_2033_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_2152_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_2158_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_2164_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_2170_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_2176_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U12" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_2_fu_2309_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_3_fu_2315_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_3_fu_2321_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_2_fu_2327_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_2333_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_3_fu_2339_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_4_fu_2345_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_3_fu_2351_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_2_fu_2357_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_5_fu_2365_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2371_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U20" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_2451_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_2457_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_1_fu_2463_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_2582_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_2588_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_2594_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_2600_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_2606_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U13" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_4_fu_2739_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_5_fu_2745_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_6_fu_2751_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_4_fu_2757_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_4_fu_2763_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_5_fu_2769_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_7_fu_2775_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_5_fu_2781_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_4_fu_2787_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_8_fu_2795_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2801_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U21" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_2881_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_2887_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_2_fu_2893_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_6_fu_3012_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_3018_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_7_fu_3024_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_3030_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_8_fu_3036_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U14" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_6_fu_3169_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_7_fu_3175_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_9_fu_3181_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_6_fu_3187_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_6_fu_3193_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_7_fu_3199_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_10_fu_3205_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_7_fu_3211_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_6_fu_3217_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_11_fu_3225_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_3231_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U22" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_3311_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_3317_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_3_fu_3323_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_9_fu_3442_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_6_fu_3448_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_10_fu_3454_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_7_fu_3460_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_11_fu_3466_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U15" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_8_fu_3599_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_9_fu_3605_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_12_fu_3611_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_8_fu_3617_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_8_fu_3623_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_9_fu_3629_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_13_fu_3635_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_9_fu_3641_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_8_fu_3647_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_14_fu_3655_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_3661_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U23" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_68_fu_3741_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_3747_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_4_fu_3753_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_12_fu_3872_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_8_fu_3878_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_13_fu_3884_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_9_fu_3890_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_14_fu_3896_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U16" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_10_fu_4029_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_11_fu_4035_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_15_fu_4041_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_10_fu_4047_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_10_fu_4053_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_11_fu_4059_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_16_fu_4065_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_11_fu_4071_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_10_fu_4077_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_17_fu_4085_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_4091_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U24" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_69_fu_4171_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_4177_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_5_fu_4183_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_15_fu_4302_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_10_fu_4308_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_16_fu_4314_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_11_fu_4320_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_17_fu_4326_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U17" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_12_fu_4459_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_13_fu_4465_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_18_fu_4471_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_12_fu_4477_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_12_fu_4483_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_13_fu_4489_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_19_fu_4495_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_13_fu_4501_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_12_fu_4507_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_20_fu_4515_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_4521_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U25" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_70_fu_4601_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_4607_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_6_fu_4613_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_18_fu_4732_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_12_fu_4738_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_19_fu_4744_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_13_fu_4750_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_20_fu_4756_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_59_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U18" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_14_fu_4889_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln71_15_fu_4895_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_21_fu_4901_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_14_fu_4907_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_14_fu_4913_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_15_fu_4919_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_22_fu_4925_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_15_fu_4931_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_14_fu_4937_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_23_fu_4945_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_4951_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U26" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_71_fu_5031_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_5037_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_7_fu_5043_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_21_fu_5162_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_14_fu_5168_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_22_fu_5174_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_15_fu_5180_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_23_fu_5186_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_78_6</Name>
            <Loops>
                <VITIS_LOOP_78_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.590</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_6>
                        <Name>VITIS_LOOP_78_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_78_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_6>
                            <Name>VITIS_LOOP_78_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:78</SourceLocation>
                        </VITIS_LOOP_78_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>2352</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2252</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U118" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U110" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_fu_2091_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_1_fu_2115_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_1_fu_2126_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_3_fu_2132_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_fu_2170_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_2176_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_fu_2182_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_16_fu_2188_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_1_fu_2194_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_1_fu_2200_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_2206_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_1_fu_2214_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2220_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U119" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U111" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_2_fu_2228_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_7_fu_2252_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_3_fu_2263_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_9_fu_2269_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_2_fu_2307_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_2_fu_2313_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_2_fu_2319_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_17_fu_2325_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_3_fu_2331_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_3_fu_2337_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_2_fu_2343_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_3_fu_2351_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_65_fu_2357_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U120" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U112" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_4_fu_2365_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_13_fu_2389_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_5_fu_2400_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_15_fu_2406_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_4_fu_2444_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_4_fu_2450_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_4_fu_2456_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_18_fu_2462_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_5_fu_2468_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_5_fu_2474_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_4_fu_2480_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_5_fu_2488_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_66_fu_2494_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U121" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U113" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_6_fu_2502_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_17_fu_2526_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_7_fu_2537_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_18_fu_2543_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_6_fu_2581_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_6_fu_2587_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_6_fu_2593_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_19_fu_2599_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_7_fu_2605_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_7_fu_2611_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_6_fu_2617_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_7_fu_2625_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_67_fu_2631_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U122" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U114" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_8_fu_2639_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_20_fu_2663_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_9_fu_2674_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_21_fu_2680_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_8_fu_2718_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_8_fu_2724_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_8_fu_2730_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_20_fu_2736_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_9_fu_2742_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_9_fu_2748_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_8_fu_2754_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_9_fu_2762_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_68_fu_2768_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U123" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U115" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_10_fu_2776_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_23_fu_2800_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_11_fu_2811_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_24_fu_2817_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_10_fu_2855_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_10_fu_2861_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_10_fu_2867_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_21_fu_2873_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_11_fu_2879_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_11_fu_2885_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_10_fu_2891_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_11_fu_2899_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_69_fu_2905_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U124" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U116" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_12_fu_2913_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_26_fu_2937_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_13_fu_2948_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_27_fu_2954_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_12_fu_2992_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_12_fu_2998_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_12_fu_3004_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_22_fu_3010_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_13_fu_3016_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_13_fu_3022_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_12_fu_3028_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_13_fu_3036_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_70_fu_3042_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U125" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U117" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_14_fu_3050_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_29_fu_3074_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_15_fu_3085_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln82_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_30_fu_3091_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_14_fu_3129_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_14_fu_3135_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_14_fu_3141_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_23_fu_3147_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_15_fu_3153_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_15_fu_3159_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_14_fu_3165_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_15_fu_3173_p2" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_71_fu_3179_p3" SOURCE="top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_2080_p2" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8</Name>
            <Loops>
                <VITIS_LOOP_90_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.116</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8>
                        <Name>VITIS_LOOP_90_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8>
                            <Name>VITIS_LOOP_90_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>153</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>805</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_841_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="idx_2_fu_847_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_24_1_1_U260" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_24_1_1_U258" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U256" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1230_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_fu_1244_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_1250_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1272_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_1_fu_1286_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_2_fu_1292_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_1298_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_1_fu_1306_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_1_fu_1312_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_1_fu_1318_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_2_fu_1566_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_2_fu_1326_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_1332_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_3_fu_1338_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_3_fu_1344_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_4_fu_1350_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_4_fu_1570_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_4_fu_1575_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_5_fu_1581_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_2_fu_1586_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_1_fu_1593_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_3_fu_1598_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_24_1_1_U261" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_24_1_1_U259" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U257" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_1427_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_5_fu_1441_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_6_fu_1447_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_3_fu_1469_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_4_fu_1483_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_5_fu_1489_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_4_fu_1495_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_6_fu_1503_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_7_fu_1509_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_5_fu_1515_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_8_fu_1619_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_7_fu_1523_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_2_fu_1529_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_8_fu_1535_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_9_fu_1541_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_10_fu_1547_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_5_fu_1623_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_9_fu_1628_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_11_fu_1634_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_6_fu_1639_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_3_fu_1646_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_7_fu_1651_p3" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.116</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26691</Best-caseLatency>
                    <Average-caseLatency>26691</Average-caseLatency>
                    <Worst-caseLatency>26691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.267 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.267 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.267 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26692</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:16</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>49</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>44</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>32395</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>29058</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_address1">out, 14</column>
                    <column name="C_d0">out, 24</column>
                    <column name="C_d1">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_we1, port, </column>
                    <column name="C">C_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:18" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="top.cpp:24" status="valid" parentFunction="top_kernel" variable="A_loc" isDirective="0" options="variable=A_loc type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="denom_row" isDirective="0" options="variable=denom_row type=ram_1p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:28" status="valid" parentFunction="top_kernel" variable="A_loc" isDirective="0" options="variable=A_loc cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:29" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:33" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:34" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:38" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:46" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:60" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:67" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum inter false"/>
        <Pragma type="unroll" location="top.cpp:69" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:79" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:81" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:91" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:97" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

