# compile verilog/system verilog design source files
sv xil_defaultlib  \
"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_3  \
"../../../../lab2_top_level_module_v2.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../lab2_top_level_module_v2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../lab2_top_level_module_v2.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
