# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ST_MACH_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte D/four_state_mealy_state_machine.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_state_mealy_state_machine
# -- Compiling architecture rtl of four_state_mealy_state_machine
# 
vsim work.four_state_mealy_state_machine
# vsim work.four_state_mealy_state_machine 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.four_state_mealy_state_machine(rtl)
add wave -position insertpoint  \
sim:/four_state_mealy_state_machine/clk \
sim:/four_state_mealy_state_machine/input \
sim:/four_state_mealy_state_machine/output \
sim:/four_state_mealy_state_machine/reset \
sim:/four_state_mealy_state_machine/state
