cpu-bind=MASK - fpga-0003, task  0  0 [13591]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0003
fpga-0004
fpga-0005
fpga-0006
fpga-0007
Generated connections
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Topology configuration request accepted after 0.735188961029s
	>>>> The module 'intel/19.0.4' is deprecated and will be removed from the system
	>>>> on Dec 2021. Try ml spider intel to find newer releases
srun: using explicit links
cpu-bind=MASK - fpga-0003, task  0  0 [13674]: mask 0xfffff set
cpu-bind=MASK - fpga-0007, task  8  0 [13578]: mask 0xffffffffff set
cpu-bind=MASK - fpga-0005, task  4  0 [13555]: mask 0xfffff set
cpu-bind=MASK - fpga-0006, task  6  0 [13560]: mask 0xfffff set
cpu-bind=MASK - fpga-0004, task  2  0 [13580]: mask 0xfffff set
cpu-bind=MASK - fpga-0003, task  1  1 [13675]: mask 0xfffff set
cpu-bind=MASK - fpga-0005, task  5  1 [13556]: mask 0xfffff set
cpu-bind=MASK - fpga-0006, task  7  1 [13561]: mask 0xfffff set
cpu-bind=MASK - fpga-0004, task  3  1 [13581]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
Generated connections
Generated connections
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Topology configuration request accepted after 0.735188961029s
Summarizing most recent topology information and exporting FPGALINK variables:
Topology configuration request accepted after 0.735188961029s
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
Generated connections
Generated connections
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
Host list
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
Host list
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
fpga-0003
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
fpga-0003
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
fpga-0004
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
fpga-0004
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
fpga-0005
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
fpga-0005
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
fpga-0006
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
fpga-0006
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
fpga-0007
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
fpga-0007
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
Generated connections
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
Generated connections
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
Host list
fpga-0003
fpga-0004
fpga-0005
fpga-0006
fpga-0007
Generated connections
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
fpga-0007
fpga-0007
Generated connections
Generated connections
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK0=fpga-0003:acl0:ch0-fpga-0003:acl0:ch1
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK1=fpga-0003:acl0:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK2=fpga-0003:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK3=fpga-0003:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0004:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0004:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK6=fpga-0004:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK7=fpga-0004:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK8=fpga-0005:acl0:ch0-fpga-0005:acl0:ch1
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Topology configuration request accepted after 0.735188961029s
FPGALINK9=fpga-0005:acl0:ch2-fpga-0005:acl0:ch3
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Topology configuration request accepted after 0.735188961029s
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Topology configuration request accepted after 0.735188961029s
Topology configuration request accepted after 0.735188961029s
Topology configuration request accepted after 0.735188961029s
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK10=fpga-0005:acl1:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK11=fpga-0005:acl1:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK12=fpga-0006:acl0:ch0-fpga-0004:acl0:ch1
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK13=fpga-0006:acl0:ch2-fpga-0004:acl0:ch3
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK14=fpga-0006:acl1:ch0-fpga-0005:acl1:ch1
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK15=fpga-0006:acl1:ch2-fpga-0005:acl1:ch3
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK16=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK17=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
Topology configuration request accepted after 0.735188961029s
Topology configuration request accepted after 0.735188961029s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.5
MPI Version:  3.1
Config. Time: Thu Oct 07 17:03:08 UTC 2021
Git Commit:   48e0386

Summary:
Block Size                    512
Communication Type            IEC
Data Handler                  PQ
Dist. Buffers                 No
Kernel File                   ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
Kernel Replications           4
MPI Ranks                     9
Matrix Size                   294912
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 3.94254e+01 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 4.72683e+01 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Maximum error: 7.62939e-06 < 1.19209e-05
Mach. Epsilon: 1.19209e-07
Validation Time: 6.31211e+01 s
       total [s]     transfer [s]  calc [s]      calc FLOPS    Mem [B/s]     PCIe [B/s]
avg:   4.72298e+00   4.48884e+00   2.34142e-01   4.12727e+10   4.95273e+11   2.58339e+10
best:  4.71582e+00   4.48173e+00   2.34097e-01   4.12806e+10   4.95368e+11   2.58749e+10
Validation: SUCCESS!
