

================================================================
== Vitis HLS Report for 'aes_generate_round_keys'
================================================================
* Date:           Tue Dec 13 19:17:22 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.990 us|  0.990 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46  |aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys  |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
        |grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1_fu_54              |aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1              |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    8786|  60782|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|    1414|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   10200|  60807|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       9|    114|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+-------+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1_fu_54              |aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1              |        0|   0|   163|   8780|    0|
    |grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46  |aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys  |        0|   0|  8623|  52002|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                    |                                                               |        0|   0|  8786|  60782|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                         Name                                         |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                             |     4|   0|     4|          0|
    |grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1_fu_54_ap_start_reg              |     1|   0|     1|          0|
    |grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg  |     1|   0|     1|          0|
    |p_round_key_V_reg_130                                                                 |  1408|   0|  1408|          0|
    +--------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                 |  1414|   0|  1414|          0|
    +--------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys|  return value|
|p_read                    |   in|  128|     ap_none|                   p_read|        scalar|
|this_round_keys_address0  |  out|    4|   ap_memory|          this_round_keys|         array|
|this_round_keys_ce0       |  out|    1|   ap_memory|          this_round_keys|         array|
|this_round_keys_we0       |  out|    1|   ap_memory|          this_round_keys|         array|
|this_round_keys_d0        |  out|  128|   ap_memory|          this_round_keys|         array|
+--------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 5 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_round_key_V_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'p_round_key_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 96, i32 127"   --->   Operation 7 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 64, i32 95"   --->   Operation 8 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 32, i32 63"   --->   Operation 9 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_read_7"   --->   Operation 10 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln628, i32 %tmp_s, i32 %tmp_4, i32 %tmp3" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 11 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_round_key_V = partset i1408 @_ssdm_op_PartSet.i1408.i1408.i128.i32.i32, i1408 0, i128 %tmp_1, i32 0, i32 127" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 12 'partset' 'p_round_key_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.58ns)   --->   "%call_ln162 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i1408 %p_round_key_V, i1408 %p_round_key_V_1_loc, i8 %crypto_aes_rcon" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 13 'call' 'call_ln162' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 14 [1/2] (3.01ns)   --->   "%call_ln162 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i1408 %p_round_key_V, i1408 %p_round_key_V_1_loc, i8 %crypto_aes_rcon" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 14 'call' 'call_ln162' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_round_key_V_1_loc_load = load i1408 %p_round_key_V_1_loc"   --->   Operation 15 'load' 'p_round_key_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, i1408 %p_round_key_V_1_loc_load, i128 %this_round_keys"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, i1408 %p_round_key_V_1_loc_load, i128 %this_round_keys"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln183 = ret" [../hw-impl/src/pynqrypt.cpp:183]   --->   Operation 18 'ret' 'ret_ln183' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_7                 (read          ) [ 00000]
p_round_key_V_1_loc      (alloca        ) [ 01110]
tmp3                     (partselect    ) [ 00000]
tmp_4                    (partselect    ) [ 00000]
tmp_s                    (partselect    ) [ 00000]
trunc_ln628              (trunc         ) [ 00000]
tmp_1                    (bitconcatenate) [ 00000]
p_round_key_V            (partset       ) [ 00100]
call_ln162               (call          ) [ 00000]
p_round_key_V_1_loc_load (load          ) [ 00001]
call_ln0                 (call          ) [ 00000]
ret_ln183                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crypto_aes_rcon">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i1408.i1408.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_round_key_V_1_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_round_key_V_1_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_7_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="1408" slack="0"/>
<pin id="49" dir="0" index="2" bw="1408" slack="0"/>
<pin id="50" dir="0" index="3" bw="8" slack="0"/>
<pin id="51" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln162/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="1408" slack="0"/>
<pin id="57" dir="0" index="2" bw="128" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp3_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="128" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="0" index="3" bw="8" slack="0"/>
<pin id="66" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_4_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="128" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="0" index="3" bw="8" slack="0"/>
<pin id="76" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="128" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="0" index="3" bw="7" slack="0"/>
<pin id="86" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln628_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="128" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="128" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="32" slack="0"/>
<pin id="100" dir="0" index="4" bw="32" slack="0"/>
<pin id="101" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_round_key_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1408" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="128" slack="0"/>
<pin id="111" dir="0" index="3" bw="1" slack="0"/>
<pin id="112" dir="0" index="4" bw="8" slack="0"/>
<pin id="113" dir="1" index="5" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_round_key_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_round_key_V_1_loc_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1408" slack="2"/>
<pin id="122" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_round_key_V_1_loc_load/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_round_key_V_1_loc_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1408" slack="0"/>
<pin id="126" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opset="p_round_key_V_1_loc "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_round_key_V_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1408" slack="1"/>
<pin id="132" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="40" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="61" pin=3"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="40" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="94"><net_src comp="40" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="81" pin="4"/><net_sink comp="95" pin=2"/></net>

<net id="105"><net_src comp="71" pin="4"/><net_sink comp="95" pin=3"/></net>

<net id="106"><net_src comp="61" pin="4"/><net_sink comp="95" pin=4"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="95" pin="5"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="119"><net_src comp="107" pin="5"/><net_sink comp="46" pin=1"/></net>

<net id="123"><net_src comp="120" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="127"><net_src comp="36" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="133"><net_src comp="107" pin="5"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_round_keys | {3 4 }
	Port: crypto_aes_rcon | {}
 - Input state : 
	Port: aes_generate_round_keys : p_read | {1 }
	Port: aes_generate_round_keys : crypto_aes_rcon | {1 2 }
  - Chain level:
	State 1
		tmp_1 : 1
		p_round_key_V : 2
		call_ln162 : 3
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|
| Operation|                             Functional Unit                             |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 |  1.588  |  10043  |  35322  |
|          |       grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1_fu_54       |    0    |   1580  |   8720  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   read   |                           p_read_7_read_fu_40                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|          |                                tmp3_fu_61                               |    0    |    0    |    0    |
|partselect|                               tmp_4_fu_71                               |    0    |    0    |    0    |
|          |                               tmp_s_fu_81                               |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                            trunc_ln628_fu_91                            |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                               tmp_1_fu_95                               |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|  partset |                           p_round_key_V_fu_107                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                         |  1.588  |  11623  |  44042  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|p_round_key_V_1_loc_reg_124|  1408  |
|   p_round_key_V_reg_130   |  1408  |
+---------------------------+--------+
|           Total           |  2816  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 |  p1  |   2  | 1408 |  2816  ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |  2816  ||  1.588  ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  11623 |  44042 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2816  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  14439 |  44051 |
+-----------+--------+--------+--------+
