#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 11 14:52:24 2024
# Process ID: 44800
# Current directory: C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1
# Command line: vivado.exe -log UART_impl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_impl.tcl
# Log file: C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/UART_impl.vds
# Journal file: C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1\vivado.jou
# Running On: JohnDesktop, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 12, Host memory: 17092 MB
#-----------------------------------------------------------
source UART_impl.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 592.938 ; gain = 218.293
Command: synth_design -top UART_impl -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.328 ; gain = 438.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_impl' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_impl.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_pkg' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'UART_ctrl' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ascii_conv' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/ascii_conv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ascii_conv' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/ascii_conv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_ctrl' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/.Xil/Vivado-44800-JohnDesktop/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/.Xil/Vivado-44800-JohnDesktop/realtime/axi_uartlite_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'axi_uartlite_0' is unconnected for instance 'uart' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'axi_uartlite_0' is unconnected for instance 'uart' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'axi_uartlite_0' is unconnected for instance 'uart' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'axi_uartlite_0' is unconnected for instance 'uart' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'axi_uartlite_0' is unconnected for instance 'uart' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
WARNING: [Synth 8-7023] instance 'uart' of module 'axi_uartlite_0' has 22 connections declared, but only 17 given [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'UART_pkg' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_pkg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/.Xil/Vivado-44800-JohnDesktop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/.Xil/Vivado-44800-JohnDesktop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_impl' (0#1) [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/src/UART_impl.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1538.559 ; gain = 550.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1538.559 ; gain = 550.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1538.559 ; gain = 550.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1538.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'brom'
Finished Parsing XDC File [c:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'brom'
Parsing XDC File [c:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart_pkg/uart'
Finished Parsing XDC File [c:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'uart_pkg/uart'
Parsing XDC File [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl.xdc]
Finished Parsing XDC File [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_impl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_impl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1626.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1626.371 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'brom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for brom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart_pkg/uart. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'UART_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          set_ctrl_state |                               00 | 00000000000000000000000000000001
              resp_state |                               01 | 00000000000000000000000000000010
              idle_state |                               10 | 00000000000000000000000000000000
             write_state |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'UART_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |axi_uartlite |     1|
|2     |blk_mem_gen  |     1|
|3     |BUFG         |     1|
|4     |LUT1         |     2|
|5     |LUT2         |     8|
|6     |LUT3         |     5|
|7     |LUT4         |     2|
|8     |LUT5         |    12|
|9     |LUT6         |    20|
|10    |FDCE         |    32|
|11    |IBUF         |     3|
|12    |OBUF         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1626.371 ; gain = 550.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1626.371 ; gain = 638.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1626.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1626.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b5a4ebce
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1626.371 ; gain = 1025.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1626.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/UART/synth/UART_impl/UART_impl.runs/synth_1/UART_impl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_impl_utilization_synth.rpt -pb UART_impl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 14:53:13 2024...
