INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/IOManager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOManager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/InstrumentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrumentDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/scroll_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scroll_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/shift_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sources_1/new/x7seg_msg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_msg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/singleCPU/singleCPU.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
