clockGenerator_clk_wiz.v,verilog,xil_defaultlib,../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator_clk_wiz.v,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
clockGenerator.v,verilog,xil_defaultlib,../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator.v,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
ALU.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
RAM.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/RAM.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
RAMController.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/RAMController.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
addressTempCache.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/addressTempCache.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
bootloader.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/bootloader.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
controlUnit.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/controlUnit.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
coreCache.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
indexCalculator.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/indexCalculator.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
processingCore.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
programMemory.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/programMemory.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
quantumProcessor.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
timer.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/timer.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
uartTransmitter.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/uartTransmitter.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
updateAandBCache.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sources_1/new/updateAandBCache.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
testbench.vhd,vhdl,xil_defaultlib,../../../../../../Nextcloud/JugendForscht/SimulationVonQuantencomputern/Code/Versions/QuantumProcessor4.0/QuantumProcessor4.0.srcs/sim_1/new/testbench.vhd,incdir="../../../QuantumProcessor4.0.gen/sources_1/ip/clockGenerator"
glbl.v,Verilog,xil_defaultlib,glbl.v
