

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sun Dec  1 11:47:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    707|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    251|
|Register         |        -|      -|     452|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     452|    958|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_34_fu_340_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_367_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_503_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_554_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_530_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_655_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_660_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_670_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_624_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_619_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_665_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_650_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_644_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_596_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_613_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_410_p2              |     +    |      0|  0|  16|          10|          10|
    |tmp2_fu_535_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_479_p2              |     +    |      0|  0|  16|           3|          10|
    |tmp_12_fu_484_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_35_fu_376_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_36_fu_397_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_37_fu_415_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_38_fu_425_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_39_fu_443_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_40_fu_540_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp_42_fu_524_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_43_fu_565_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_44_fu_560_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_46_fu_586_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_49_fu_580_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_6_fu_453_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_458_p2             |     +    |      0|  0|  16|           5|           5|
    |tmp_8_fu_463_p2             |     +    |      0|  0|  16|           1|           5|
    |tmp_9_fu_469_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_326_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_498_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_513_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_602_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_549_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_633_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_569_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 707|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  47|         10|    1|         10|
    |depth_reg_202        |   9|          2|    5|         10|
    |height_reg_267       |   9|          2|    5|         10|
    |i_count_1_reg_256    |   9|          2|   14|         28|
    |i_count_2_reg_289    |   9|          2|   14|         28|
    |i_count_reg_190      |   9|          2|   14|         28|
    |indvars_iv1_reg_148  |   9|          2|   14|         28|
    |indvars_iv2_reg_168  |   9|          2|   14|         28|
    |indvars_iv3_reg_223  |   9|          2|   14|         28|
    |indvars_iv4_reg_138  |   9|          2|    5|         10|
    |indvars_iv9_reg_128  |   9|          2|    5|         10|
    |indvars_iv_reg_158   |   9|          2|   14|         28|
    |o_count_1_reg_213    |   9|          2|   16|         32|
    |o_count_2_reg_245    |   9|          2|   14|         28|
    |o_count_3_reg_278    |   9|          2|   14|         28|
    |o_count_4_reg_299    |   9|          2|   14|         28|
    |o_count_5_reg_309    |   9|          2|   16|         32|
    |o_count_6_reg_234    |   9|          2|   14|         28|
    |o_count_reg_178      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 251|         54|  253|        572|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |depth_1_reg_802             |   5|   0|    5|          0|
    |depth_reg_202               |   5|   0|    5|          0|
    |height_1_reg_829            |   5|   0|    5|          0|
    |height_reg_267              |   5|   0|    5|          0|
    |i_count_1_reg_256           |  14|   0|   14|          0|
    |i_count_2_reg_289           |  14|   0|   14|          0|
    |i_count_3_reg_815           |  14|   0|   14|          0|
    |i_count_reg_190             |  14|   0|   14|          0|
    |indvars_iv1_reg_148         |  14|   0|   14|          0|
    |indvars_iv2_reg_168         |  14|   0|   14|          0|
    |indvars_iv3_reg_223         |  14|   0|   14|          0|
    |indvars_iv4_reg_138         |   5|   0|    5|          0|
    |indvars_iv9_reg_128         |   5|   0|    5|          0|
    |indvars_iv_reg_158          |  14|   0|   14|          0|
    |input_height_cast3_reg_687  |   7|   0|    7|          0|
    |input_width_cast2_reg_727   |   7|   0|   14|          7|
    |o_count_1_reg_213           |  16|   0|   16|          0|
    |o_count_2_reg_245           |  14|   0|   14|          0|
    |o_count_3_reg_278           |  14|   0|   14|          0|
    |o_count_4_reg_299           |  14|   0|   14|          0|
    |o_count_5_reg_309           |  16|   0|   16|          0|
    |o_count_6_reg_234           |  14|   0|   14|          0|
    |o_count_reg_178             |  16|   0|   16|          0|
    |p_cast_reg_794              |  10|   0|   14|          4|
    |tmp_20_reg_692              |   5|   0|    5|          0|
    |tmp_21_reg_709              |  10|   0|   10|          0|
    |tmp_23_reg_715              |   5|   0|    5|          0|
    |tmp_24_reg_789              |   6|   0|    6|          0|
    |tmp_34_reg_704              |  12|   0|   12|          0|
    |tmp_40_reg_820              |  16|   0|   16|          0|
    |tmp_41_cast1_reg_737        |  12|   0|   16|          4|
    |tmp_42_cast9_reg_747        |   5|   0|   16|         11|
    |tmp_43_cast6_reg_757        |   5|   0|   16|         11|
    |tmp_43_reg_839              |  16|   0|   16|          0|
    |tmp_44_reg_834              |  14|   0|   14|          0|
    |tmp_45_cast_reg_762         |  10|   0|   14|          4|
    |tmp_46_reg_857              |  14|   0|   14|          0|
    |tmp_49_reg_852              |  14|   0|   14|          0|
    |tmp_9_reg_783               |   5|   0|    5|          0|
    |tmp_cast_reg_720            |   5|   0|   14|          9|
    |tmp_reg_699                 |   5|   0|    5|          0|
    |tmp_s_reg_732               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 452|   0|  502|         50|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

