num_bus_formats	,	V_16
regmap	,	V_61
serial_clk	,	V_32
shift	,	V_64
of_match_device	,	F_52
edidp	,	V_97
DRM_MODE_TYPE_DRIVER	,	V_24
remote	,	V_102
drm_panel_enable	,	F_27
drm_encoder_helper_add	,	F_41
imx_ldb_encoder_disable	,	F_29
dev	,	V_22
"%s: now: %ld want: %ld\n"	,	L_1
drm_encoder_init	,	F_42
of_graph_get_remote_port_parent	,	F_61
LDB_SPLIT_MODE_EN	,	V_41
clk_parent	,	V_72
LDB_CH1_MODE_EN_MASK	,	V_57
enc_to_imx_ldb_ch	,	F_18
ARRAY_SIZE	,	F_50
LDB_CH1_MODE_EN_TO_DI0	,	V_59
LDB_CH1_MODE_EN_TO_DI1	,	V_58
regmap_read	,	F_32
clk_get_parent	,	F_56
"di%d"	,	L_8
clk_set_parent	,	F_15
ldb_ctrl	,	V_40
full_name	,	V_104
clk_pll	,	V_36
imx_ldb_connector_get_modes	,	F_2
imx_ldb_probe	,	F_70
"%s after: %ld\n"	,	L_2
of_node	,	V_93
imx_drm_set_bus_format	,	F_20
GFP_KERNEL	,	V_98
device	,	V_82
display_info	,	V_14
bm	,	V_85
drm_mode_connector_attach_encoder	,	F_46
device_node	,	V_83
imx_ldb_remove	,	F_72
"panel not found: %s\n"	,	L_20
of_property_read_u32	,	F_49
endpoint	,	V_101
dual	,	V_39
LDB_CH0_MODE_EN_MASK	,	V_53
drm_add_edid_modes	,	F_5
panel	,	V_9
of_get_bus_format	,	F_47
u8	,	T_2
drm_of_encoder_active_port_id	,	F_22
i	,	V_87
"fsl,data-width"	,	L_11
ENOENT	,	V_90
lvds_mux	,	V_54
regmap_update_bits	,	F_25
component_del	,	F_73
imx_ldb_encoder_commit	,	F_21
of_property_read_bool	,	F_55
of_get_child_by_name	,	F_60
platform_device	,	V_107
imx_ldb_ops	,	V_109
di	,	V_13
dev_dbg	,	F_12
"fsl,dual-channel"	,	L_15
bus_formats	,	V_17
reg	,	V_62
of_device_is_available	,	F_58
"fsl,data-mapping"	,	L_10
num_modes	,	V_8
ret	,	V_34
drm_display_mode	,	V_20
drm_connector_status	,	V_1
PTR_ERR_OR_ZERO	,	F_38
imx_ldb_connector_best_encoder	,	F_9
DRM_MODE_CONNECTOR_LVDS	,	V_81
clk_get_rate	,	F_13
imx_drm_encoder_parse_of	,	F_40
imx_ldb_unbind	,	F_67
port	,	V_100
connector_status_connected	,	V_5
imx_ldb_bit_mappings	,	V_88
"di%d_pll"	,	L_9
of_property_read_string	,	F_48
LDB_CH0_MODE_EN_TO_DI0	,	V_55
LDB_CH0_MODE_EN_TO_DI1	,	V_56
imx_ldb_connector_detect	,	F_1
child	,	V_51
dev_set_drvdata	,	F_66
MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA	,	V_48
chno	,	V_31
dev_err	,	F_16
DRM_MODE_FLAG_PVSYNC	,	V_70
of_id	,	V_95
"unable to set di%d parent clock to original parent\n"	,	L_7
clk_sel	,	V_38
regmap_write	,	F_26
of_get_drm_display_mode	,	F_65
of_device_id	,	V_94
mask	,	V_63
"%s: mode exceeds 85 MHz pixel clock\n"	,	L_6
devm_clk_get	,	F_35
mode_valid	,	V_19
imx_ldb_encoder_mode_set	,	F_28
clk_disable_unprepare	,	F_31
DRM_MODE_ENCODER_LVDS	,	V_78
di_clk	,	V_33
edid_len	,	V_105
MEDIA_BUS_FMT_RGB666_1X18	,	V_43
imx_ldb_encoder_dpms	,	F_10
ENOMEM	,	V_99
dev_get_drvdata	,	F_68
get_modes	,	V_11
drm_mode_probed_add	,	F_8
channel	,	V_52
imx_ldb_connector_funcs	,	V_80
drm_device	,	V_74
drm_panel_unprepare	,	F_33
DRM_MODE_TYPE_PREFERRED	,	V_25
MEDIA_BUS_FMT_RGB666_1X7X3_SPWG	,	V_42
mapping	,	V_89
clk	,	V_37
"reg"	,	L_17
destroy	,	V_106
MEDIA_BUS_FMT_RGB888_1X7X4_SPWG	,	V_44
encoder	,	V_27
of_drm_find_panel	,	F_62
"dual-channel mode, ignoring second output\n"	,	L_18
connector	,	V_3
__func__	,	V_35
force	,	V_4
syscon_regmap_lookup_by_phandle	,	F_54
imx_ldb_get_clk	,	F_34
kfree	,	F_69
"edid"	,	L_21
flags	,	V_67
of_get_property	,	F_63
"%s: mode exceeds 170 MHz pixel clock\n"	,	L_5
"di%d_sel"	,	L_16
LDB_BIT_MAP_CH0_JEIDA	,	V_49
imx_ldb_encoder_helper_funcs	,	V_76
for_each_child_of_node	,	F_57
imx_ldb_encoder_prepare	,	F_17
clk_prepare_enable	,	F_24
"failed to get parent regmap\n"	,	L_14
MEDIA_BUS_FMT_RGB888_1X24	,	V_45
LDB_DI1_VS_POL_ACT_LOW	,	V_71
EPROBE_DEFER	,	V_103
EINVAL	,	V_23
orig_mode	,	V_66
drm_panel_prepare	,	F_23
DRM_MODE_FLAG_NVSYNC	,	V_68
imx_ldb_channel	,	V_6
IOMUXC_GPR2	,	V_65
data	,	V_92
LDB_BIT_MAP_CH1_JEIDA	,	V_50
mode	,	V_21
pdev	,	V_108
drm_mode_copy	,	F_7
drm_encoder	,	V_26
u32	,	T_1
"endpoint"	,	L_19
drm	,	V_75
imx_ldb_ch	,	V_7
imx_ldb_register	,	F_39
imx_ldb_set_clock	,	F_11
drm_display_info	,	V_12
PTR_ERR	,	F_37
LDB_DATA_WIDTH_CH1_24	,	V_47
"gpr"	,	L_13
drm_mode_create	,	F_6
drm_panel_attach	,	F_45
imx_ldb_dt_ids	,	V_96
clk_set_rate	,	F_14
devm_kzalloc	,	F_53
np	,	V_84
drm_mode_connector_update_edid_property	,	F_4
clkname	,	V_73
drm_connector	,	V_2
kmemdup	,	F_64
imx_ldb	,	V_28
"could not determine data mapping, default to 18-bit \"spwg\"\n"	,	L_4
bus_format	,	V_15
LDB_DATA_WIDTH_CH0_24	,	V_46
mux	,	V_30
edid	,	V_18
bus_mux	,	V_60
imx_ldb_bind	,	F_51
LDB_DI0_VS_POL_ACT_LOW	,	V_69
imx_ldb_encoder_funcs	,	V_77
component_add	,	F_71
dev_warn	,	F_19
ldb	,	V_29
"unable to set di%d parent clock to ldb_di%d\n"	,	L_3
imx_ldb_connector_helper_funcs	,	V_79
con_to_imx_ldb_ch	,	F_3
master	,	V_91
drm_connector_helper_add	,	F_43
"could not determine data mapping: %d\n"	,	L_22
datawidth	,	V_86
drm_panel_disable	,	F_30
drm_connector_init	,	F_44
funcs	,	V_10
"invalid data mapping: %d-bit \"%s\"\n"	,	L_12
of_graph_get_port_by_id	,	F_59
IS_ERR	,	F_36
