// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh);

    RAM512(in=in, load=oa,address=address[0..8], out=a);
    RAM512(in=in, load=ob,address=address[0..8], out=b);
    RAM512(in=in, load=oc,address=address[0..8], out=c);
    RAM512(in=in, load=od,address=address[0..8], out=d);
    RAM512(in=in, load=oe,address=address[0..8], out=e);
    RAM512(in=in, load=of,address=address[0..8], out=f);
    RAM512(in=in, load=og,address=address[0..8], out=g);
    RAM512(in=in, load=oh,address=address[0..8], out=h);

    Mux8Way16(a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h, sel=address[9..11], out=out);
}