<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MainProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="FPGA_top_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="FPGA_top_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RingOscillator.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RingOscillator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1660156556" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1660156556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660156557" xil_pn:in_ck="5321366865606653083" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1660156556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND2.v"/>
      <outfile xil_pn:name="FPGA_top.v"/>
      <outfile xil_pn:name="FSM.v"/>
      <outfile xil_pn:name="RingOscillator.v"/>
      <outfile xil_pn:name="SR_receive.v"/>
      <outfile xil_pn:name="SR_transmit.v"/>
      <outfile xil_pn:name="UART_baudrate_generator.v"/>
      <outfile xil_pn:name="UART_rx.v"/>
      <outfile xil_pn:name="UART_top.v"/>
      <outfile xil_pn:name="UART_tx.v"/>
      <outfile xil_pn:name="clk_4Mhz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2944168841671519789" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2719059350524630294" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7528493040950440761" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1961977697832069878" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595503242" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6941719146778373280" xil_pn:start_ts="1595503242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605259780" xil_pn:in_ck="5321366865606653083" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4571896502915139122" xil_pn:start_ts="1605259767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_top.lso"/>
      <outfile xil_pn:name="FPGA_top.ngc"/>
      <outfile xil_pn:name="FPGA_top.ngr"/>
      <outfile xil_pn:name="FPGA_top.prj"/>
      <outfile xil_pn:name="FPGA_top.stx"/>
      <outfile xil_pn:name="FPGA_top.syr"/>
      <outfile xil_pn:name="FPGA_top.xst"/>
      <outfile xil_pn:name="FPGA_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1595503253" xil_pn:in_ck="3663864609775760316" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892230237986034" xil_pn:start_ts="1595503253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605259790" xil_pn:in_ck="2719773175926598450" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6155205949197183652" xil_pn:start_ts="1605259780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_top.bld"/>
      <outfile xil_pn:name="FPGA_top.ngd"/>
      <outfile xil_pn:name="FPGA_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605259815" xil_pn:in_ck="4387662690879583411" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3393498506433629344" xil_pn:start_ts="1605259790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_top.pcf"/>
      <outfile xil_pn:name="FPGA_top_map.map"/>
      <outfile xil_pn:name="FPGA_top_map.mrp"/>
      <outfile xil_pn:name="FPGA_top_map.ncd"/>
      <outfile xil_pn:name="FPGA_top_map.ngm"/>
      <outfile xil_pn:name="FPGA_top_map.xrpt"/>
      <outfile xil_pn:name="FPGA_top_summary.xml"/>
      <outfile xil_pn:name="FPGA_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605259854" xil_pn:in_ck="3700588953619887308" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="8847717035534934164" xil_pn:start_ts="1605259815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_top.ncd"/>
      <outfile xil_pn:name="FPGA_top.pad"/>
      <outfile xil_pn:name="FPGA_top.par"/>
      <outfile xil_pn:name="FPGA_top.ptwx"/>
      <outfile xil_pn:name="FPGA_top.unroutes"/>
      <outfile xil_pn:name="FPGA_top.xpi"/>
      <outfile xil_pn:name="FPGA_top_pad.csv"/>
      <outfile xil_pn:name="FPGA_top_pad.txt"/>
      <outfile xil_pn:name="FPGA_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605259878" xil_pn:in_ck="3663864609775752691" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="3333650809785324913" xil_pn:start_ts="1605259854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_top.bgn"/>
      <outfile xil_pn:name="fpga_top.bit"/>
      <outfile xil_pn:name="fpga_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662716669" xil_pn:in_ck="5331752718320106557" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5808709807072650295" xil_pn:start_ts="1662716669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605263942" xil_pn:in_ck="5331752718320106557" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3013362611380892931" xil_pn:start_ts="1605259878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662716092" xil_pn:in_ck="5331752718320106557" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="6339374228834744461" xil_pn:start_ts="1662716089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599478525" xil_pn:in_ck="5587175601600187951" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1599478523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1605259854" xil_pn:in_ck="5587175601600187951" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1605259842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_top.twr"/>
      <outfile xil_pn:name="FPGA_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
