xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on May 15, 2023 at 09:40:22 CST
xrun
	-sdfdir bdw_work/sims/V_BASIC
	+xm64bit
	+incdir+/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+xminput+bdw_work/sims/V_BASIC/ncverilog.do
	+xmlibdirname+bdw_work/sims/V_BASIC
	+BDW_VLOG_DUMPFILE+
	-f bdw_work/sims/V_BASIC/siminfo
		bdw_work/sims/top_V_BASIC.v
		bdw_work/wrappers/Filter_cosim.v
		bdw_work/modules/Filter/BASIC/Filter_rtl.v
		bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_3X12_4.v
		bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_18X8_2.v
		bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_27X8_3.v
		bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_3X8_1.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_Filter_BASIC
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
	-l bdw_work/sims/V_BASIC/bdw_sim_verilog.log

   User defined plus("+") options:
	+BDW_VLOG_DUMPFILE+
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr

Recompiling... reason: file './bdw_work/modules/Filter/BASIC/Filter_rtl.v' is newer than expected.
	expected: Mon May 15 09:35:51 2023
	actual:   Mon May 15 09:40:13 2023
file: bdw_work/sims/top_V_BASIC.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_V_BASIC.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: bdw_work/modules/Filter/BASIC/Filter_rtl.v
	module worklib.Filter:v
		errors: 0, warnings: 0
file: bdw_work/modules/Filter/BASIC/v_rtl/Filter_RAM_3X8_1.v
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:v <0x49c72811>
			streams: 114, words: 104067
		worklib.Filter:v <0x2a5240ea>
			streams: 212, words: 126086
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 8       7
		Registers:             267     265
		Scalar wires:           63       -
		Vectored wires:         42       -
		Always blocks:         146     145
		Initial blocks:          7       7
		Cont. assignments:      54      76
		Pseudo assignments:     23      23
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
######################################################################
######################################################################
FATAL ERROR: Hub: SystemC domain: Error: (E549) uncaught exception: UNKNOWN EXCEPTION
In file: ../../../src/sysc/kernel/sc_except.cpp:109
In process: sys.tb.fetch_result @ 7208260 ns. 
######################################################################
######################################################################
TOOL:	xrun(64)	22.03-s003: Exiting on May 15, 2023 at 09:40:36 CST  (total: 00:00:14)
