
---------- Begin Simulation Statistics ----------
final_tick                               2542162808500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200112                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   200112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.97                       # Real time elapsed on the host
host_tick_rate                              579620236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195760                       # Number of instructions simulated
sim_ops                                       4195760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12152963500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.440265                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367923                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701604                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113089                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            964568                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28406                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152892                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1168921                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28728                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195760                       # Number of instructions committed
system.cpu.committedOps                       4195760                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789685                       # CPI: cycles per instruction
system.cpu.discardedOps                        316976                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617788                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478233                       # DTB hits
system.cpu.dtb.data_misses                       8441                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416260                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874416                       # DTB read hits
system.cpu.dtb.read_misses                       7537                       # DTB read misses
system.cpu.dtb.write_accesses                  201528                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603817                       # DTB write hits
system.cpu.dtb.write_misses                       904                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1159019                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17080690                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172721                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  982696                       # ITB accesses
system.cpu.itb.fetch_acv                          335                       # ITB acv
system.cpu.itb.fetch_hits                      977472                       # ITB hits
system.cpu.itb.fetch_misses                      5224                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11197130500     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9367500      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19490000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931448000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157436000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8198680000     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3958756000     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24292127                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541392     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839220     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592472     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195760                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211437                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22813458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22813458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22813458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22813458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116992.092308                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116992.092308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116992.092308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116992.092308                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13049493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13049493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13049493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13049493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66920.476923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66920.476923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66920.476923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66920.476923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22463961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22463961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116999.796875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116999.796875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12849996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12849996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66927.062500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66927.062500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284479                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539666971000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284479                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205280                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205280                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130876                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88852                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34566                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41328                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11406656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11406656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18141625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160181                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002728                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052161                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159744     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160181                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836726538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378424750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474271750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470677625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370314286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840991911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470677625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470677625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183832692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183832692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183832692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470677625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370314286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024824603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2003                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044261250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841967500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13700.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32450.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.427947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.147895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.650936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35316     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24571     29.56%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10175     12.24%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4736      5.70%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2473      2.98%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1441      1.73%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1002      1.21%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          608      0.73%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2791      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83113                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.382380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.525939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.14%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5642     75.49%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.81%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.28%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6624     88.64%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              501      6.70%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.46%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7776704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12152958500                       # Total gap between requests
system.mem_ctrls.avgGap                      42907.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5081088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7776704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418094565.987958371639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367681183.276819646358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639901864.265452623367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123540                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577376250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264591250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298129043250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28837.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32204.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413218.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319472160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169780710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568786680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314880840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5295300570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        207537600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834596960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.665555                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    487690000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11259673500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274040340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145633125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496579860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319375260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5268750540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229895520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7693113045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.023628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    544835250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11202528250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145763500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699644                       # number of overall hits
system.cpu.icache.overall_hits::total         1699644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89443                       # number of overall misses
system.cpu.icache.overall_misses::total         89443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5502924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5502924500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5502924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5502924500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049994                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049994                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049994                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049994                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61524.373064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61524.373064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61524.373064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61524.373064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88852                       # number of writebacks
system.cpu.icache.writebacks::total             88852                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5413482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5413482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5413482500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5413482500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049994                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049994                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049994                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049994                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60524.384245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60524.384245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60524.384245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60524.384245                       # average overall mshr miss latency
system.cpu.icache.replacements                  88852                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5502924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5502924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61524.373064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61524.373064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5413482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5413482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60524.384245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60524.384245                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.845474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88930                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.713010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.845474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667616                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335091                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106069                       # number of overall misses
system.cpu.dcache.overall_misses::total        106069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6803457500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6803457500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6803457500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6803457500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64141.808634                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64141.808634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64141.808634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64141.808634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426925500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426925500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048188                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63745.381370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63745.381370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63745.381370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63745.381370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66948.940503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66948.940503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66800.657797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66800.657797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61676.235169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61676.235169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59486.383536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59486.383536                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63806000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63806000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079453                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079453                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71772.778403                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71772.778403                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62917000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62917000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70772.778403                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70772.778403                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542162808500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.368816                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.148943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.368816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997261                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552016865500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 579155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750916                       # Number of bytes of host memory used
host_op_rate                                   579151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.30                       # Real time elapsed on the host
host_tick_rate                              567858512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7704879                       # Number of instructions simulated
sim_ops                                       7704879                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007555                       # Number of seconds simulated
sim_ticks                                  7554653000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.612114                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181136                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425081                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69625                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132154                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113188                       # Number of indirect misses.
system.cpu.branchPred.lookups                  661171                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19743                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769686                       # Number of instructions committed
system.cpu.committedOps                       2769686                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.402544                       # CPI: cycles per instruction
system.cpu.discardedOps                        271964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348173                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       872886                       # DTB hits
system.cpu.dtb.data_misses                       2188                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   232838                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       542834                       # DTB read hits
system.cpu.dtb.read_misses                       1744                       # DTB read misses
system.cpu.dtb.write_accesses                  115335                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330052                       # DTB write hits
system.cpu.dtb.write_misses                       444                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205104                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2382070                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            714609                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381421                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10460740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185098                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  579090                       # ITB accesses
system.cpu.itb.fetch_acv                          160                       # ITB acv
system.cpu.itb.fetch_hits                      577616                       # ITB hits
system.cpu.itb.fetch_misses                      1474                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4334     82.62%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.66%     89.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.94% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.66%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5246                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7188                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1819     38.88%     38.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2812     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4679                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1816     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1816     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3680                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5070474000     67.09%     67.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71817500      0.95%     68.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8533500      0.11%     68.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2406828500     31.85%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7557653500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998351                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786493                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 253                      
system.cpu.kern.mode_good::user                   253                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 253                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.530398                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.693151                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6096710000     80.67%     80.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1460943500     19.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14963350                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107234      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685570     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4451      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466469     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293282     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39027      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769686                       # Class of committed instruction
system.cpu.quiesceCycles                       145956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4502610                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2978678907                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2978678907                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2978678907                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2978678907                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118117.174518                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118117.174518                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118117.174518                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118117.174518                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           313                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    62.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716368396                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716368396                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716368396                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716368396                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68061.241811                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68061.241811                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68061.241811                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68061.241811                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7611968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7611968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115332.848485                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115332.848485                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4311968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4311968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65332.848485                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65332.848485                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971066939                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971066939                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118124.480717                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118124.480717                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712056428                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712056428                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68068.401240                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68068.401240                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80549                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38784                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67239                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9261                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10318                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8605888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8605888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2333632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2336224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12551840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116762                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001447                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038017                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116593     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116762                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2489500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           665393766                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125564750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357513000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4302592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1461184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5763776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4302592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4302592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2482176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569528739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193415105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762943844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569528739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569528739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      328562543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328562543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      328562543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569528739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193415105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091506387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553246500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6455                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105958                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   890                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1338913000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  432370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2960300500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15483.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34233.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       128                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    460                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.383244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.875868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.618039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22528     40.32%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17049     30.51%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6913     12.37%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3226      5.77%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1749      3.13%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          956      1.71%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          576      1.03%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          420      0.75%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2456      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.395972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.632475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.925473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.42%     24.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              41      0.64%     25.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            121      1.87%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           641      9.93%     36.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3404     52.73%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           423      6.55%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           112      1.74%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            57      0.88%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.54%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             5      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6455                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.276530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5933     91.91%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           455      7.05%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            48      0.74%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5534336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6724160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5763776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6781312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       890.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    897.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7554653000                       # Total gap between requests
system.mem_ctrls.avgGap                      38540.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4079680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1454656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6724160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 540022155.881944537163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192551001.349764198065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 890068676.880327939987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105958                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2151817000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    808483500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190693407250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32007.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35411.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1799707.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220797360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117333810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           330667680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287115660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3070445220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        315661440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4938221970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.666286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    793328500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6509938250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178250100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94723200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286835220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3165381570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4818274050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.788930                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584607500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6718037750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131323907                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1473000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9777257000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1024702                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1024702                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1024702                       # number of overall hits
system.cpu.icache.overall_hits::total         1024702                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67240                       # number of overall misses
system.cpu.icache.overall_misses::total         67240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4412269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4412269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4412269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4412269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1091942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1091942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1091942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1091942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65619.712968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65619.712968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65619.712968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65619.712968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67239                       # number of writebacks
system.cpu.icache.writebacks::total             67239                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4345029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4345029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4345029500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4345029500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061578                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061578                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061578                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061578                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64619.712968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64619.712968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64619.712968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64619.712968                       # average overall mshr miss latency
system.cpu.icache.replacements                  67239                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1024702                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1024702                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4412269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4412269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1091942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1091942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65619.712968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65619.712968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4345029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4345029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64619.712968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64619.712968                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1138496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.932078                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2251124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2251124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       808533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           808533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       808533                       # number of overall hits
system.cpu.dcache.overall_hits::total          808533                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33628                       # number of overall misses
system.cpu.dcache.overall_misses::total         33628                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2224851500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2224851500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2224851500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2224851500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       842161                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842161                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842161                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039931                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66160.684549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66160.684549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66160.684549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66160.684549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13632                       # number of writebacks
system.cpu.dcache.writebacks::total             13632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1503522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1503522500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1503522500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1503522500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138593500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138593500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026630                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67040.732153                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67040.732153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67040.732153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67040.732153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94927.054795                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94927.054795                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1006045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       522956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       522956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72299.353216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72299.353216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    880455500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    880455500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138593500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138593500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72758.904223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72758.904223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189854.109589                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189854.109589                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1218806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1218806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61827.524984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61827.524984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60339.628123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60339.628123                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6579                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6579                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32343000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32343000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059740                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059740                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77375.598086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77375.598086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          417                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     31907000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31907000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059597                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059597                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76515.587530                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76515.587530                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9854057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.882190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              813237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.619859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.882190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1734875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1734875                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3112931659000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 384989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759108                       # Number of bytes of host memory used
host_op_rate                                   384989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.59                       # Real time elapsed on the host
host_tick_rate                              318775917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   677421764                       # Number of instructions simulated
sim_ops                                     677421764                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.560915                       # Number of seconds simulated
sim_ticks                                560914793500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.222684                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17981095                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20615159                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2206                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5251410                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20332938                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             655295                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1494464                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           839169                       # Number of indirect misses.
system.cpu.branchPred.lookups                29946432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3969085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       291507                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   669716885                       # Number of instructions committed
system.cpu.committedOps                     669716885                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674140                       # CPI: cycles per instruction
system.cpu.discardedOps                      14763588                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                151014702                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    152460027                       # DTB hits
system.cpu.dtb.data_misses                       4088                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                107248792                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    107915704                       # DTB read hits
system.cpu.dtb.read_misses                       3453                       # DTB read misses
system.cpu.dtb.write_accesses                43765910                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    44544323                       # DTB write hits
system.cpu.dtb.write_misses                       635                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              425702                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          517164091                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         117598658                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47204536                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       517998641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597322                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               106390780                       # ITB accesses
system.cpu.itb.fetch_acv                          213                       # ITB acv
system.cpu.itb.fetch_hits                   106373900                       # ITB hits
system.cpu.itb.fetch_misses                     16880                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    66      0.44%      0.44% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.44% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12413     82.18%     82.62% # number of callpals executed
system.cpu.kern.callpal::rdps                    1288      8.53%     91.15% # number of callpals executed
system.cpu.kern.callpal::rti                     1112      7.36%     98.51% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.16%     98.67% # number of callpals executed
system.cpu.kern.callpal::rdunique                 201      1.33%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15105                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      33262                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3987     28.25%     28.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     574      4.07%     32.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9538     67.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3948     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      574      6.76%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3948     46.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8485                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             549977503500     98.16%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                30586500      0.01%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               787751500      0.14%     98.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9508231000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         560304072500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990218                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.413923                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.601176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1051                      
system.cpu.kern.mode_good::user                  1050                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1176                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1050                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.893707                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.943447                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18969571000      3.39%      3.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         541294065500     96.61%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40333000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       66                       # number of times the context was actually changed
system.cpu.numCycles                       1121199859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            42919429      6.41%      6.41% # Class of committed instruction
system.cpu.op_class_0::IntAlu               473060721     70.64%     77.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                4281650      0.64%     77.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                421407      0.06%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::MemRead              104516484     15.61%     93.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44327982      6.62%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             10282      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7607      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               170971      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                669716885                       # Class of committed instruction
system.cpu.quiesceCycles                       629728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       603201218                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         5301                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4706551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9413040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2034675476                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2034675476                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2034675476                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2034675476                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117918.022370                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117918.022370                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117918.022370                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117918.022370                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           170                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1170962662                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1170962662                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1170962662                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1170962662                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67862.223240                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67862.223240                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67862.223240                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67862.223240                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4780985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4780985                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122589.358974                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122589.358974                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2830985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2830985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72589.358974                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72589.358974                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2029894491                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2029894491                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117907.440230                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117907.440230                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168131677                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168131677                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67851.514696                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67851.514696                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4572094                       # Transaction distribution
system.membus.trans_dist::WriteReq               1124                       # Transaction distribution
system.membus.trans_dist::WriteResp              1124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194306                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4346028                       # Transaction distribution
system.membus.trans_dist::CleanEvict           166156                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117625                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117625                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4346028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225621                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13034247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13034247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1029625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1032763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14101522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    556046016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    556046016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     33299008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     33305025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               590452993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3874                       # Total snoops (count)
system.membus.snoopTraffic                     247936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4708063                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001126                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033539                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4702761     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    5302      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4708063                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3246000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27938495951                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1856128750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22948229500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      277900224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21965248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299865600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    277900224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     277900224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12435584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12435584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4342191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          343207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4685400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       194306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             194306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         495441067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39159687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             534600983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    495441067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        495441067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22170184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22170184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22170184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        495441067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39159687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            556771167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4506360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4220627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    340926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641558250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       278353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       278353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13488851                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4231601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4685400                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4535203                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4685400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4535203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28843                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            751101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            160971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             92406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            450746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            233848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            248648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           246422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           331265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           400296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           228528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           646256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            731452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            155496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             83011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            454786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            238628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            182172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           171331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           244035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           309355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           397831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           221330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           641483                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  48008932000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22807775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            133538088250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10524.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29274.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3887489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3686906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4685400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4535203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4422807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 268701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 278488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 280410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 278389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 278491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 278954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 278603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 278487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 278476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 278231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 278351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 278491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    192                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1493528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.574318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   249.606391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.333748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       350662     23.48%     23.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       339325     22.72%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202137     13.53%     59.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       128800      8.62%     68.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93166      6.24%     74.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        79996      5.36%     79.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52404      3.51%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39953      2.68%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       207085     13.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1493528                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       278353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.387662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.101239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.216674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2051      0.74%      0.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          22501      8.08%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        250555     90.01%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2188      0.79%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           521      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           209      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           107      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            48      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            44      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            27      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            25      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            23      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        278353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       278353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.637911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           253345     91.02%     91.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2228      0.80%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19435      6.98%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2058      0.74%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1130      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        278353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              291939520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7926080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               288407040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299865600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            290252992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       520.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       514.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    534.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    517.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  560914625000                       # Total gap between requests
system.mem_ctrls.avgGap                      60832.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    270120128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21819264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    288407040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 481570696.886959552765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38899426.887731038034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 228.198652421529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 514172639.663139879704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4342191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       343207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4535203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 121518960500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12018874750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       253000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13638628880500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27985.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35019.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    126500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3007280.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5293931580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2813806545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16882201560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12187974420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44278050960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     200069223090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46911935040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       328437123195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.538351                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119986959750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18730140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 422197693750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5369801220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2854132215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15687301140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11335224780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44278050960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193750795320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52232716320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       325508021955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.316343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134012917000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18730140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 408171736500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18340                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18340                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6017                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108153                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1518500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2014000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89941476                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              692000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1018000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    130054.619602                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    560592793000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    103317147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103317147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    103317147                       # number of overall hits
system.cpu.icache.overall_hits::total       103317147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4346027                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4346027                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4346027                       # number of overall misses
system.cpu.icache.overall_misses::total       4346027                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 270708430500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 270708430500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 270708430500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 270708430500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    107663174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107663174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    107663174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107663174                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040367                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040367                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040367                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040367                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62288.713462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62288.713462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62288.713462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62288.713462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4346028                       # number of writebacks
system.cpu.icache.writebacks::total           4346028                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4346027                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4346027                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4346027                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4346027                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 266362402500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 266362402500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 266362402500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 266362402500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040367                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61288.713232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61288.713232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61288.713232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61288.713232                       # average overall mshr miss latency
system.cpu.icache.replacements                4346028                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    103317147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103317147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4346027                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4346027                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 270708430500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 270708430500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    107663174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107663174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62288.713462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62288.713462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4346027                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4346027                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 266362402500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 266362402500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61288.713232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61288.713232                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107670992                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4346540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.771656                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         219672376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        219672376                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    147391473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        147391473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    147391473                       # number of overall hits
system.cpu.dcache.overall_hits::total       147391473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       465793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         465793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       465793                       # number of overall misses
system.cpu.dcache.overall_misses::total        465793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30999924500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30999924500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30999924500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30999924500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    147857266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    147857266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    147857266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    147857266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66553.006378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66553.006378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66553.006378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66553.006378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       177090                       # number of writebacks
system.cpu.dcache.writebacks::total            177090                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       341911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       341911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       341911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       341911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1569                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1569                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22842916000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22842916000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22842916000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22842916000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87670000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87670000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66809.538155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66809.538155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66809.538155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66809.538155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 55876.354366                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 55876.354366                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 343207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    103284261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       103284261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17507268000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17507268000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    103537757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    103537757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69063.290940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69063.290940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        29212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       224284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       224284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15334962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15334962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87670000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87670000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68372.966863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68372.966863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 197011.235955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197011.235955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44107212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44107212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       212297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13492656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13492656500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44319509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44319509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63555.568378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63555.568378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        94670                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        94670                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       117627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       117627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1124                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1124                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7507953500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7507953500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63828.487507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63828.487507                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10123                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10123                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1301                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1301                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     94958500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     94958500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.113883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.113883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72988.854727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72988.854727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     93583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     93583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.113796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.113796                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71986.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71986.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560914793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           147819369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            344231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            429.419108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         296103391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        296103391                       # Number of data accesses

---------- End Simulation Statistics   ----------
