// Seed: 3966556448
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_12 = 1;
  wire id_13;
  always #1
    #id_14 begin
      if (1) id_6 = (1);
    end
  module_0();
  assign id_2[1] = id_10 == id_12;
endmodule
