Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
1,0x00052383,0x03,2,7,10,0,True,True,,,True,False,1,False
2,0x00300293,0x13,0,5,0,3,True,True,,,False,False,0,False
3,0x0003a303,0x03,2,6,7,0,True,True,MEM,,True,False,1,False
4,0x00130313,0x13,0,6,6,1,True,True,EX,,False,False,0,False
5,0x0063a023,0x23,2,0,7,6,False,True,,,False,True,0,False
6,0x00438393,0x13,0,7,7,4,True,True,,,False,False,0,False
7,0x01f28293,0x13,0,5,5,31,True,True,,,False,False,0,False
8,0x00029063,0x63,1,0,5,0,False,False,EX,,False,False,0,True
9,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
10,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
11,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
