$date
	Sun Oct 23 03:30:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#520848
b10 !
1"
#520850
b10 &
b10 %
1$
#520851
0"
#520854
b1 &
1#
b1 %
#520858
b0 &
b0 %
0#
0$
#1524377
1"
#1524378
b10 &
b10 %
1$
#1524379
0"
#1524382
b1 &
1#
b1 %
#1524386
b0 &
b0 %
0#
0$
#2549081
b1011 !
1"
#2549082
b1011 &
b1011 %
1$
#2549083
0"
#2549086
b100010 &
b100010 %
#2549090
b10001 &
b10001 %
#2549094
b110100 &
b110100 %
#2549098
b11010 &
b11010 %
#2549102
b1101 &
b1101 %
#2549106
b101000 &
b101000 %
#2549110
b10100 &
b10100 %
#2549114
b1010 &
b1010 %
#2549118
b101 &
b101 %
#2549122
b10000 &
b10000 %
#2549126
b1000 &
b1000 %
#2549130
b100 &
b100 %
#2549134
b10 &
b10 %
#2549138
b1 &
b1 %
1#
#2549142
b0 &
0#
b0 %
0$
#4500012
