Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 11:25:23 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ADC_DAC_range_test_control_sets_placed.rpt
| Design       : ADC_DAC_range_test
| Device       : xc7a50t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |              17 |            8 |
| No           | Yes                   | No                     |              36 |           14 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+---------------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+---------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | adc/n_cnv             | debunce/reset             |                1 |              1 |
|  adc/adc_done          |                       | debunce/reset             |                5 |             10 |
|  clk_wiz/inst/clk_out1 | adc/sync/fdata_reg[8] |                           |                6 |             12 |
|  clk_wiz/inst/clk_out1 |                       |                           |                6 |             17 |
|  clk_wiz/inst/clk_out1 |                       | debunce/reset             |               10 |             18 |
|  clk_wiz/inst/clk_out1 |                       | debunce/PB_cnt[0]_i_1_n_0 |                7 |             25 |
+------------------------+-----------------------+---------------------------+------------------+----------------+


