TimeQuest Timing Analyzer report for ampel
Tue Jan 24 14:22:52 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'teiler:clock|toggler'
 14. Slow Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 15. Slow Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 16. Slow Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 17. Slow Model Hold: 'clk'
 18. Slow Model Hold: 'teiler:clock|toggler'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 21. Slow Model Minimum Pulse Width: 'teiler:clock|toggler'
 22. Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 31. Fast Model Setup: 'clk'
 32. Fast Model Setup: 'teiler:clock|toggler'
 33. Fast Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 34. Fast Model Hold: 'clk'
 35. Fast Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 36. Fast Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 37. Fast Model Hold: 'teiler:clock|toggler'
 38. Fast Model Minimum Pulse Width: 'clk'
 39. Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 40. Fast Model Minimum Pulse Width: 'teiler:clock|toggler'
 41. Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ampel                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                            ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+
; clk                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                            ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] } ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] }           ;
; teiler:clock|toggler                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { teiler:clock|toggler }                                                           ;
+--------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; 232.29 MHz ; 232.29 MHz      ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;                                                               ;
; 489.96 MHz ; 380.08 MHz      ; clk                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 969.93 MHz ; 450.05 MHz      ; teiler:clock|toggler                                                           ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -3.305 ; -54.713       ;
; clk                                                                            ; -1.041 ; -3.476        ;
; teiler:clock|toggler                                                           ; -0.031 ; -0.031        ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 2.624  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                 ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -2.577 ; -29.000       ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; -2.372 ; -2.372        ;
; clk                                                                            ; -1.959 ; -8.710        ;
; teiler:clock|toggler                                                           ; 0.621  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; clk                                                                            ; -1.631 ; -8.963        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -21.996       ;
; teiler:clock|toggler                                                           ; -0.611 ; -7.332        ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; -0.611 ; -1.222        ;
+--------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.305 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.343      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.278 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.316      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.155 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.193      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.143 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.181      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.132 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.170      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.112      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.008 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.046      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -3.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 4.043      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.900 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 4.004      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.868 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.972      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.847 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.885      ;
; -2.833 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.805      ;
; -2.832 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.804      ;
; -2.831 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.803      ;
; -2.831 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.803      ;
; -2.829 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.801      ;
; -2.825 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.066     ; 3.797      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
; -2.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.066      ; 3.928      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.041 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 2.079      ;
; -0.974 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 2.012      ;
; -0.949 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.987      ;
; -0.939 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.977      ;
; -0.867 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.905      ;
; -0.800 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.838      ;
; -0.765 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.803      ;
; -0.720 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.758      ;
; -0.685 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.723      ;
; -0.640 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.678      ;
; -0.435 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.473      ;
; -0.434 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.472      ;
; -0.413 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.451      ;
; -0.252 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.290      ;
; -0.208 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 1.246      ;
; 1.367  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 2.137      ;
; 1.541  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 1.963      ;
; 1.621  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 1.883      ;
; 1.701  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 1.803      ;
; 1.781  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 1.723      ;
; 1.867  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 2.137      ;
; 2.041  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 1.963      ;
; 2.121  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 1.883      ;
; 2.201  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 1.803      ;
; 2.211  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 2.689      ; 1.293      ;
; 2.281  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 1.723      ;
; 2.711  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 2.689      ; 1.293      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|toggler'                                                                                            ;
+--------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; -0.031 ; current_state.s5 ; current_state.s0 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 1.069      ;
; 0.122  ; current_state.s0 ; current_state.s1 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.916      ;
; 0.122  ; current_state.s1 ; current_state.s2 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.916      ;
; 0.123  ; current_state.s3 ; current_state.s4 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.915      ;
; 0.123  ; current_state.s4 ; current_state.s5 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.915      ;
; 0.131  ; current_state.s2 ; current_state.s3 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.907      ;
+--------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                   ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 2.624 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 0.500        ; 2.540      ; 0.731      ;
; 3.124 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 1.000        ; 2.540      ; 0.731      ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -2.577 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 1.198      ;
; -2.077 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 1.198      ;
; -1.984 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 1.791      ;
; -1.904 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 1.871      ;
; -1.824 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 1.951      ;
; -1.744 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.031      ;
; -1.686 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.089      ;
; -1.686 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.089      ;
; -1.686 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.089      ;
; -1.686 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.089      ;
; -1.686 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.212      ; 2.089      ;
; -1.506 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.335      ;
; -1.506 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.335      ;
; -1.505 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.336      ;
; -1.484 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 1.791      ;
; -1.404 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 1.871      ;
; -1.324 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 1.951      ;
; -1.244 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.031      ;
; -1.204 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.637      ;
; -1.204 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.637      ;
; -1.204 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.637      ;
; -1.204 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.637      ;
; -1.204 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.278      ; 2.637      ;
; -1.186 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.089      ;
; -1.186 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.089      ;
; -1.186 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.089      ;
; -1.186 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.089      ;
; -1.186 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.212      ; 2.089      ;
; -1.006 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.335      ;
; -1.006 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.335      ;
; -1.005 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.336      ;
; -0.704 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.637      ;
; -0.704 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.637      ;
; -0.704 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.637      ;
; -0.704 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.637      ;
; -0.704 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.278      ; 2.637      ;
; 0.849  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.937  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.223      ;
; 0.945  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.232      ;
; 0.950  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.236      ;
; 0.955  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.241      ;
; 0.980  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.985  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.271      ;
; 1.025  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.025  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.026  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.154  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.440      ;
; 1.162  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.194  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.195  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.244  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.399  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.685      ;
; 1.407  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.412  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.447  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.733      ;
; 1.455  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.456  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.479  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.765      ;
; 1.487  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.492  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.527  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.531  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 1.883      ;
; 1.535  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.535  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.536  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.559  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.845      ;
; 1.567  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.587  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 1.939      ;
; 1.607  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.893      ;
; 1.611  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 1.963      ;
; 1.615  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.615  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.616  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.902      ;
; 1.624  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.910      ;
; 1.626  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.912      ;
; 1.627  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.913      ;
; 1.639  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.925      ;
; 1.647  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.933      ;
; 1.648  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.667  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 2.019      ;
; 1.667  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 2.019      ;
; 1.674  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.687  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.973      ;
; 1.691  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.066      ; 2.043      ;
; 1.695  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.981      ;
; 1.695  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.981      ;
; 1.704  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.990      ;
; 1.706  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.992      ;
; 1.719  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.005      ;
; 1.719  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.005      ;
; 1.722  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.722  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.722  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.722  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.008      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -2.372 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 0.000        ; 2.540      ; 0.731      ;
; -1.872 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; -0.500       ; 2.540      ; 0.731      ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.959 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 1.293      ;
; -1.529 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 1.723      ;
; -1.459 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 1.293      ;
; -1.449 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 1.803      ;
; -1.369 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 1.883      ;
; -1.289 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 1.963      ;
; -1.115 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 2.689      ; 2.137      ;
; -1.029 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 1.723      ;
; -0.949 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 1.803      ;
; -0.869 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 1.883      ;
; -0.789 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 1.963      ;
; -0.615 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 2.689      ; 2.137      ;
; 0.960  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.246      ;
; 1.004  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.290      ;
; 1.165  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.186  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.472      ;
; 1.187  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.473      ;
; 1.392  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.678      ;
; 1.437  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.723      ;
; 1.472  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.758      ;
; 1.517  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.803      ;
; 1.552  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.838      ;
; 1.619  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.691  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.977      ;
; 1.701  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 1.987      ;
; 1.726  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.793  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 2.079      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'teiler:clock|toggler'                                                                                            ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; 0.621 ; current_state.s2 ; current_state.s3 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.907      ;
; 0.629 ; current_state.s3 ; current_state.s4 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; current_state.s4 ; current_state.s5 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; current_state.s0 ; current_state.s1 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; current_state.s1 ; current_state.s2 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.916      ;
; 0.783 ; current_state.s5 ; current_state.s0 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 1.069      ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5~0|cin                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5~0|cin                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5~0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5~0|combout            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|toggler'                                                                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datab                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datab                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 7.527 ; 7.527 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 7.398 ; 7.398 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.466 ; 7.466 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 7.527 ; 7.527 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 8.176 ; 8.176 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 7.980 ; 7.980 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.328 ; 7.328 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 8.176 ; 8.176 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 7.967 ; 7.967 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.967 ; 7.967 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.370 ; 7.370 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 7.659 ; 7.659 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.990 ; 7.990 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.990 ; 7.990 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.318 ; 7.318 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.858 ; 7.858 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 6.906 ; 6.906 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 6.906 ; 6.906 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.405 ; 7.405 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 7.167 ; 7.167 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 7.213 ; 7.213 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 7.719 ; 7.719 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.213 ; 7.213 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 8.049 ; 8.049 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 7.299 ; 7.299 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.475 ; 7.475 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.309 ; 7.309 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 7.299 ; 7.299 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.203 ; 7.203 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.729 ; 7.729 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.203 ; 7.203 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.731 ; 7.731 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.715 ; -11.180       ;
; clk                                                                            ; 0.212  ; 0.000         ;
; teiler:clock|toggler                                                           ; 0.582  ; 0.000         ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 1.457  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                 ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; clk                                                                            ; -1.135 ; -5.701        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -1.092 ; -12.604       ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; -1.077 ; -1.077        ;
; teiler:clock|toggler                                                           ; 0.239  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; clk                                                                            ; -1.380 ; -7.380        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -18.000       ;
; teiler:clock|toggler                                                           ; -0.500 ; -6.000        ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; -0.500 ; -1.000        ;
+--------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.715 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.747      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.700 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.732      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.676      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.628 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.660      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.624 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.656      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.593 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.654      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.612      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.558 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.590      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.553 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.614      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.546 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.549      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.535 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.029      ; 1.596      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
; -0.531 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.029     ; 1.534      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.212 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.820      ;
; 0.224 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.808      ;
; 0.244 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.788      ;
; 0.253 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.779      ;
; 0.306 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.318 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.714      ;
; 0.338 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.694      ;
; 0.353 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.679      ;
; 0.373 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.659      ;
; 0.388 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.644      ;
; 0.444 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.588      ;
; 0.446 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.586      ;
; 0.447 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.585      ;
; 0.513 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.519      ;
; 0.526 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 1.000        ; 0.000      ; 0.506      ;
; 1.176 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.858      ;
; 1.270 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.764      ;
; 1.305 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.729      ;
; 1.340 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.694      ;
; 1.375 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.659      ;
; 1.515 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.500        ; 1.361      ; 0.519      ;
; 1.676 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.858      ;
; 1.770 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.764      ;
; 1.805 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.729      ;
; 1.840 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.694      ;
; 1.875 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.659      ;
; 2.015 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 1.000        ; 1.361      ; 0.519      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|toggler'                                                                                           ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; 0.582 ; current_state.s5 ; current_state.s0 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.450      ;
; 0.613 ; current_state.s0 ; current_state.s1 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.419      ;
; 0.637 ; current_state.s1 ; current_state.s2 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; current_state.s3 ; current_state.s4 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; current_state.s4 ; current_state.s5 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.395      ;
; 0.641 ; current_state.s2 ; current_state.s3 ; teiler:clock|toggler ; teiler:clock|toggler ; 1.000        ; 0.000      ; 0.391      ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                   ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.457 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 0.500        ; 1.151      ; 0.367      ;
; 1.957 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 1.000        ; 1.151      ; 0.367      ;
+-------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.135 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.519      ;
; -0.995 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.659      ;
; -0.960 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.694      ;
; -0.925 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.729      ;
; -0.890 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.764      ;
; -0.796 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; 0.000        ; 1.361      ; 0.858      ;
; -0.635 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.519      ;
; -0.495 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.659      ;
; -0.460 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.694      ;
; -0.425 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.729      ;
; -0.390 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.764      ;
; -0.296 ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk         ; -0.500       ; 1.361      ; 0.858      ;
; 0.354  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.506      ;
; 0.367  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.433  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.585      ;
; 0.434  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.586      ;
; 0.436  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.588      ;
; 0.492  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.644      ;
; 0.507  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.527  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.542  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.562  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.574  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.627  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.636  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.656  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.808      ;
; 0.668  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clk                                                                            ; clk         ; 0.000        ; 0.000      ; 0.820      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -1.092 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.513      ;
; -0.899 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.706      ;
; -0.864 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.741      ;
; -0.829 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.776      ;
; -0.794 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.811      ;
; -0.759 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.846      ;
; -0.724 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.881      ;
; -0.714 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.891      ;
; -0.708 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.897      ;
; -0.685 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.312      ; 0.920      ;
; -0.649 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 0.985      ;
; -0.649 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 0.985      ;
; -0.648 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 0.986      ;
; -0.592 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.513      ;
; -0.526 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 1.108      ;
; -0.516 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 1.118      ;
; -0.516 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 1.118      ;
; -0.516 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 1.118      ;
; -0.516 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.341      ; 1.118      ;
; -0.399 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.706      ;
; -0.364 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.741      ;
; -0.329 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.776      ;
; -0.294 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.811      ;
; -0.259 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.846      ;
; -0.224 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.881      ;
; -0.214 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.891      ;
; -0.208 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.897      ;
; -0.185 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.312      ; 0.920      ;
; -0.149 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 0.985      ;
; -0.149 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 0.985      ;
; -0.148 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 0.986      ;
; -0.026 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 1.108      ;
; -0.016 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 1.118      ;
; -0.016 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 1.118      ;
; -0.016 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 1.118      ;
; -0.016 ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.341      ; 1.118      ;
; 0.318  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.357  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.362  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.372  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.377  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.436  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.451  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.495  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.500  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.512  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.517  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.519  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.530  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.535  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.538  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.547  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.554  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.556  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.737      ;
; 0.565  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.570  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.574  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.582  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.587  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.587  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.589  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.772      ;
; 0.591  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.777      ;
; 0.600  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.605  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.605  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.609  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.617  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.622  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.626  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.807      ;
; 0.626  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.631  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.812      ;
; 0.631  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.029      ; 0.812      ;
; 0.634  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.640  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.644  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.657  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.809      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.077 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; 0.000        ; 1.151      ; 0.367      ;
; -0.577 ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|toggler ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; -0.500       ; 1.151      ; 0.367      ;
+--------+----------------------+----------------------+----------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'teiler:clock|toggler'                                                                                            ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+
; 0.239 ; current_state.s2 ; current_state.s3 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; current_state.s1 ; current_state.s2 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; current_state.s3 ; current_state.s4 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; current_state.s4 ; current_state.s5 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.395      ;
; 0.267 ; current_state.s0 ; current_state.s1 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.419      ;
; 0.298 ; current_state.s5 ; current_state.s0 ; teiler:clock|toggler ; teiler:clock|toggler ; 0.000        ; 0.000      ; 0.450      ;
+-------+------------------+------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clock|counter6|auto_generated|counter_reg_bit1a[5]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita0|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita1|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita1|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita2|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita2|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita3|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita3|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita4|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita4|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5|cin                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5|cout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5~0|cin                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; clock|counter6|auto_generated|counter_comb_bita5~0|cin                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5~0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; clock|counter6|auto_generated|counter_comb_bita5~0|combout            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|toggler'                                                                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; clock|toggler~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s0|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s1|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s2|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s3|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s4|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|toggler ; Rise       ; current_state.s5|clk           ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; teiler:clock|toggler                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; clock|counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; clock|toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datab                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] ; Rise       ; rtl~0|datab                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 3.921 ; 3.921 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 3.840 ; 3.840 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.883 ; 3.883 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.921 ; 3.921 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 4.148 ; 4.148 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 4.035 ; 4.035 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.830 ; 3.830 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 4.148 ; 4.148 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 4.023 ; 4.023 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 4.023 ; 4.023 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.800 ; 3.800 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 3.889 ; 3.889 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 4.045 ; 4.045 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 4.045 ; 4.045 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.820 ; 3.820 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 4.024 ; 4.024 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 3.668 ; 3.668 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 3.668 ; 3.668 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.870 ; 3.870 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.779 ; 3.779 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 3.773 ; 3.773 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 3.972 ; 3.972 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.773 ; 3.773 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 4.083 ; 4.083 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 3.747 ; 3.747 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 3.851 ; 3.851 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.787 ; 3.787 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 3.747 ; 3.747 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 3.763 ; 3.763 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 3.982 ; 3.982 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.763 ; 3.763 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 3.959 ; 3.959 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                           ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                ; -3.305  ; -2.577  ; N/A      ; N/A     ; -1.631              ;
;  clk                                                                            ; -1.041  ; -1.959  ; N/A      ; N/A     ; -1.631              ;
;  teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 1.457   ; -2.372  ; N/A      ; N/A     ; -0.611              ;
;  teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -3.305  ; -2.577  ; N/A      ; N/A     ; -0.611              ;
;  teiler:clock|toggler                                                           ; -0.031  ; 0.239   ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                                 ; -58.22  ; -40.082 ; 0.0      ; 0.0     ; -39.513             ;
;  clk                                                                            ; -3.476  ; -8.710  ; N/A      ; N/A     ; -8.963              ;
;  teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 0.000   ; -2.372  ; N/A      ; N/A     ; -1.222              ;
;  teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -54.713 ; -29.000 ; N/A      ; N/A     ; -21.996             ;
;  teiler:clock|toggler                                                           ; -0.031  ; 0.000   ; N/A      ; N/A     ; -7.332              ;
+---------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 7.527 ; 7.527 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 7.398 ; 7.398 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 7.466 ; 7.466 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 7.527 ; 7.527 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 8.176 ; 8.176 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 7.980 ; 7.980 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 7.328 ; 7.328 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 8.176 ; 8.176 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 7.967 ; 7.967 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 7.967 ; 7.967 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 7.370 ; 7.370 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 7.659 ; 7.659 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 7.990 ; 7.990 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 7.990 ; 7.990 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 7.318 ; 7.318 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 7.858 ; 7.858 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; light0[*]  ; teiler:clock|toggler ; 3.668 ; 3.668 ; Rise       ; teiler:clock|toggler ;
;  light0[0] ; teiler:clock|toggler ; 3.668 ; 3.668 ; Rise       ; teiler:clock|toggler ;
;  light0[1] ; teiler:clock|toggler ; 3.870 ; 3.870 ; Rise       ; teiler:clock|toggler ;
;  light0[2] ; teiler:clock|toggler ; 3.779 ; 3.779 ; Rise       ; teiler:clock|toggler ;
; light1[*]  ; teiler:clock|toggler ; 3.773 ; 3.773 ; Rise       ; teiler:clock|toggler ;
;  light1[0] ; teiler:clock|toggler ; 3.972 ; 3.972 ; Rise       ; teiler:clock|toggler ;
;  light1[1] ; teiler:clock|toggler ; 3.773 ; 3.773 ; Rise       ; teiler:clock|toggler ;
;  light1[2] ; teiler:clock|toggler ; 4.083 ; 4.083 ; Rise       ; teiler:clock|toggler ;
; light2[*]  ; teiler:clock|toggler ; 3.747 ; 3.747 ; Rise       ; teiler:clock|toggler ;
;  light2[0] ; teiler:clock|toggler ; 3.851 ; 3.851 ; Rise       ; teiler:clock|toggler ;
;  light2[1] ; teiler:clock|toggler ; 3.787 ; 3.787 ; Rise       ; teiler:clock|toggler ;
;  light2[2] ; teiler:clock|toggler ; 3.747 ; 3.747 ; Rise       ; teiler:clock|toggler ;
; light3[*]  ; teiler:clock|toggler ; 3.763 ; 3.763 ; Rise       ; teiler:clock|toggler ;
;  light3[0] ; teiler:clock|toggler ; 3.982 ; 3.982 ; Rise       ; teiler:clock|toggler ;
;  light3[1] ; teiler:clock|toggler ; 3.763 ; 3.763 ; Rise       ; teiler:clock|toggler ;
;  light3[2] ; teiler:clock|toggler ; 3.959 ; 3.959 ; Rise       ; teiler:clock|toggler ;
+------------+----------------------+-------+-------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                            ; clk                                                                            ; 15       ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk                                                                            ; 6        ; 6        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 629      ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 46       ; 46       ; 0        ; 0        ;
; teiler:clock|toggler                                                           ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 0        ; 0        ; 1        ; 1        ;
; teiler:clock|toggler                                                           ; teiler:clock|toggler                                                           ; 6        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                            ; clk                                                                            ; 15       ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clk                                                                            ; 6        ; 6        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 629      ; 0        ; 0        ; 0        ;
; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 46       ; 46       ; 0        ; 0        ;
; teiler:clock|toggler                                                           ; teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]           ; 0        ; 0        ; 1        ; 1        ;
; teiler:clock|toggler                                                           ; teiler:clock|toggler                                                           ; 6        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 24 14:22:51 2017
Info: Command: quartus_sta ampel -c ampel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name teiler:clock|toggler teiler:clock|toggler
    Info (332105): create_clock -period 1.000 -name teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.305       -54.713 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -1.041        -3.476 clk 
    Info (332119):    -0.031        -0.031 teiler:clock|toggler 
    Info (332119):     2.624         0.000 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.577       -29.000 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -2.372        -2.372 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
    Info (332119):    -1.959        -8.710 clk 
    Info (332119):     0.621         0.000 teiler:clock|toggler 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -8.963 clk 
    Info (332119):    -0.611       -21.996 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.611        -7.332 teiler:clock|toggler 
    Info (332119):    -0.611        -1.222 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: clock|counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.715       -11.180 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.212         0.000 clk 
    Info (332119):     0.582         0.000 teiler:clock|toggler 
    Info (332119):     1.457         0.000 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.135        -5.701 clk 
    Info (332119):    -1.092       -12.604 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -1.077        -1.077 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
    Info (332119):     0.239         0.000 teiler:clock|toggler 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -7.380 clk 
    Info (332119):    -0.500       -18.000 teiler:clock|lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.500        -6.000 teiler:clock|toggler 
    Info (332119):    -0.500        -1.000 teiler:clock|lpm_counter:counter12|cntr_hpj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 426 megabytes
    Info: Processing ended: Tue Jan 24 14:22:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


