// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="case_9_case_9,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=12.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748000,HLS_SYN_LAT=841,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1934,HLS_SYN_LUT=4541,HLS_VERSION=2025_1}" *)

module case_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0_address0,
        in_data_0_ce0,
        in_data_0_q0,
        in_data_1_address0,
        in_data_1_ce0,
        in_data_1_we0,
        in_data_1_d0,
        in_data_1_q0,
        in_data_1_address1,
        in_data_1_ce1,
        in_data_1_we1,
        in_data_1_d1,
        in_data_1_q1,
        in_data_2_address0,
        in_data_2_ce0,
        in_data_2_q0,
        in_data_3_address0,
        in_data_3_ce0,
        in_data_3_we0,
        in_data_3_d0,
        in_data_3_q0,
        in_data_3_address1,
        in_data_3_ce1,
        in_data_3_we1,
        in_data_3_d1,
        in_data_3_q1,
        in_data_4_address0,
        in_data_4_ce0,
        in_data_4_q0,
        in_data_5_address0,
        in_data_5_ce0,
        in_data_5_we0,
        in_data_5_d0,
        in_data_5_q0,
        in_data_5_address1,
        in_data_5_ce1,
        in_data_5_we1,
        in_data_5_d1,
        in_data_5_q1,
        in_data_6_address0,
        in_data_6_ce0,
        in_data_6_q0,
        in_data_7_address0,
        in_data_7_ce0,
        in_data_7_we0,
        in_data_7_d0,
        in_data_7_q0,
        in_data_7_address1,
        in_data_7_ce1,
        in_data_7_we1,
        in_data_7_d1,
        in_data_7_q1,
        in_data_8_address0,
        in_data_8_ce0,
        in_data_8_q0,
        in_data_8_address1,
        in_data_8_ce1,
        in_data_8_q1,
        in_data_9_address0,
        in_data_9_ce0,
        in_data_9_we0,
        in_data_9_d0,
        in_data_9_q0,
        in_data_9_address1,
        in_data_9_ce1,
        in_data_9_we1,
        in_data_9_d1,
        in_data_9_q1,
        in_data_10_address0,
        in_data_10_ce0,
        in_data_10_q0,
        in_data_10_address1,
        in_data_10_ce1,
        in_data_10_q1,
        in_data_11_address0,
        in_data_11_ce0,
        in_data_11_we0,
        in_data_11_d0,
        in_data_11_q0,
        in_data_11_address1,
        in_data_11_ce1,
        in_data_11_we1,
        in_data_11_d1,
        in_data_11_q1,
        in_data_12_address0,
        in_data_12_ce0,
        in_data_12_q0,
        in_data_13_address0,
        in_data_13_ce0,
        in_data_13_we0,
        in_data_13_d0,
        in_data_13_q0,
        in_data_13_address1,
        in_data_13_ce1,
        in_data_13_we1,
        in_data_13_d1,
        in_data_13_q1,
        in_data_14_address0,
        in_data_14_ce0,
        in_data_14_q0,
        in_data_14_address1,
        in_data_14_ce1,
        in_data_14_q1,
        in_data_15_address0,
        in_data_15_ce0,
        in_data_15_we0,
        in_data_15_d0,
        in_data_15_q0,
        in_data_15_address1,
        in_data_15_ce1,
        in_data_15_we1,
        in_data_15_d1,
        in_data_15_q1,
        in_scalar_address0,
        in_scalar_ce0,
        in_scalar_q0,
        in_scalar_address1,
        in_scalar_ce1,
        in_scalar_q1,
        out_data_0,
        out_data_1,
        out_data_2,
        out_data_3
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_pp0_stage0 = 43'd8;
parameter    ap_ST_fsm_state10 = 43'd16;
parameter    ap_ST_fsm_state11 = 43'd32;
parameter    ap_ST_fsm_state12 = 43'd64;
parameter    ap_ST_fsm_state13 = 43'd128;
parameter    ap_ST_fsm_state14 = 43'd256;
parameter    ap_ST_fsm_state15 = 43'd512;
parameter    ap_ST_fsm_state16 = 43'd1024;
parameter    ap_ST_fsm_state17 = 43'd2048;
parameter    ap_ST_fsm_state18 = 43'd4096;
parameter    ap_ST_fsm_state19 = 43'd8192;
parameter    ap_ST_fsm_state20 = 43'd16384;
parameter    ap_ST_fsm_state21 = 43'd32768;
parameter    ap_ST_fsm_state22 = 43'd65536;
parameter    ap_ST_fsm_state23 = 43'd131072;
parameter    ap_ST_fsm_state24 = 43'd262144;
parameter    ap_ST_fsm_state25 = 43'd524288;
parameter    ap_ST_fsm_state26 = 43'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 43'd2097152;
parameter    ap_ST_fsm_state33 = 43'd4194304;
parameter    ap_ST_fsm_state34 = 43'd8388608;
parameter    ap_ST_fsm_state35 = 43'd16777216;
parameter    ap_ST_fsm_state36 = 43'd33554432;
parameter    ap_ST_fsm_state37 = 43'd67108864;
parameter    ap_ST_fsm_state38 = 43'd134217728;
parameter    ap_ST_fsm_state39 = 43'd268435456;
parameter    ap_ST_fsm_state40 = 43'd536870912;
parameter    ap_ST_fsm_state41 = 43'd1073741824;
parameter    ap_ST_fsm_state42 = 43'd2147483648;
parameter    ap_ST_fsm_state43 = 43'd4294967296;
parameter    ap_ST_fsm_state44 = 43'd8589934592;
parameter    ap_ST_fsm_state45 = 43'd17179869184;
parameter    ap_ST_fsm_state46 = 43'd34359738368;
parameter    ap_ST_fsm_state47 = 43'd68719476736;
parameter    ap_ST_fsm_state48 = 43'd137438953472;
parameter    ap_ST_fsm_state49 = 43'd274877906944;
parameter    ap_ST_fsm_state50 = 43'd549755813888;
parameter    ap_ST_fsm_state51 = 43'd1099511627776;
parameter    ap_ST_fsm_state52 = 43'd2199023255552;
parameter    ap_ST_fsm_state53 = 43'd4398046511104;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] in_data_0_address0;
output   in_data_0_ce0;
input  [2:0] in_data_0_q0;
output  [3:0] in_data_1_address0;
output   in_data_1_ce0;
output   in_data_1_we0;
output  [2:0] in_data_1_d0;
input  [2:0] in_data_1_q0;
output  [3:0] in_data_1_address1;
output   in_data_1_ce1;
output   in_data_1_we1;
output  [2:0] in_data_1_d1;
input  [2:0] in_data_1_q1;
output  [3:0] in_data_2_address0;
output   in_data_2_ce0;
input  [2:0] in_data_2_q0;
output  [3:0] in_data_3_address0;
output   in_data_3_ce0;
output   in_data_3_we0;
output  [2:0] in_data_3_d0;
input  [2:0] in_data_3_q0;
output  [3:0] in_data_3_address1;
output   in_data_3_ce1;
output   in_data_3_we1;
output  [2:0] in_data_3_d1;
input  [2:0] in_data_3_q1;
output  [3:0] in_data_4_address0;
output   in_data_4_ce0;
input  [2:0] in_data_4_q0;
output  [3:0] in_data_5_address0;
output   in_data_5_ce0;
output   in_data_5_we0;
output  [2:0] in_data_5_d0;
input  [2:0] in_data_5_q0;
output  [3:0] in_data_5_address1;
output   in_data_5_ce1;
output   in_data_5_we1;
output  [2:0] in_data_5_d1;
input  [2:0] in_data_5_q1;
output  [3:0] in_data_6_address0;
output   in_data_6_ce0;
input  [2:0] in_data_6_q0;
output  [3:0] in_data_7_address0;
output   in_data_7_ce0;
output   in_data_7_we0;
output  [2:0] in_data_7_d0;
input  [2:0] in_data_7_q0;
output  [3:0] in_data_7_address1;
output   in_data_7_ce1;
output   in_data_7_we1;
output  [2:0] in_data_7_d1;
input  [2:0] in_data_7_q1;
output  [3:0] in_data_8_address0;
output   in_data_8_ce0;
input  [2:0] in_data_8_q0;
output  [3:0] in_data_8_address1;
output   in_data_8_ce1;
input  [2:0] in_data_8_q1;
output  [3:0] in_data_9_address0;
output   in_data_9_ce0;
output   in_data_9_we0;
output  [2:0] in_data_9_d0;
input  [2:0] in_data_9_q0;
output  [3:0] in_data_9_address1;
output   in_data_9_ce1;
output   in_data_9_we1;
output  [2:0] in_data_9_d1;
input  [2:0] in_data_9_q1;
output  [3:0] in_data_10_address0;
output   in_data_10_ce0;
input  [2:0] in_data_10_q0;
output  [3:0] in_data_10_address1;
output   in_data_10_ce1;
input  [2:0] in_data_10_q1;
output  [3:0] in_data_11_address0;
output   in_data_11_ce0;
output   in_data_11_we0;
output  [2:0] in_data_11_d0;
input  [2:0] in_data_11_q0;
output  [3:0] in_data_11_address1;
output   in_data_11_ce1;
output   in_data_11_we1;
output  [2:0] in_data_11_d1;
input  [2:0] in_data_11_q1;
output  [3:0] in_data_12_address0;
output   in_data_12_ce0;
input  [2:0] in_data_12_q0;
output  [3:0] in_data_13_address0;
output   in_data_13_ce0;
output   in_data_13_we0;
output  [2:0] in_data_13_d0;
input  [2:0] in_data_13_q0;
output  [3:0] in_data_13_address1;
output   in_data_13_ce1;
output   in_data_13_we1;
output  [2:0] in_data_13_d1;
input  [2:0] in_data_13_q1;
output  [3:0] in_data_14_address0;
output   in_data_14_ce0;
input  [2:0] in_data_14_q0;
output  [3:0] in_data_14_address1;
output   in_data_14_ce1;
input  [2:0] in_data_14_q1;
output  [3:0] in_data_15_address0;
output   in_data_15_ce0;
output   in_data_15_we0;
output  [2:0] in_data_15_d0;
input  [2:0] in_data_15_q0;
output  [3:0] in_data_15_address1;
output   in_data_15_ce1;
output   in_data_15_we1;
output  [2:0] in_data_15_d1;
input  [2:0] in_data_15_q1;
output  [3:0] in_scalar_address0;
output   in_scalar_ce0;
input  [7:0] in_scalar_q0;
output  [3:0] in_scalar_address1;
output   in_scalar_ce1;
input  [7:0] in_scalar_q1;
output  [7:0] out_data_0;
output  [7:0] out_data_1;
output  [7:0] out_data_2;
output  [7:0] out_data_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] in_data_4_address0;
reg in_data_4_ce0;
reg[3:0] in_data_14_address0;
reg in_data_14_ce0;

(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [7:0] reg_1155;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state19;
reg  signed [7:0] reg_1160;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state20;
reg  signed [2:0] reg_1165;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [2:0] reg_1165_pp0_iter2_reg;
wire    ap_CS_fsm_state23;
reg  signed [2:0] reg_1169;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0_11001;
wire    ap_CS_fsm_state34;
reg  signed [2:0] reg_1174;
reg  signed [2:0] reg_1174_pp1_iter2_reg;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg  signed [2:0] reg_1178;
reg    ap_enable_reg_pp0_iter3;
wire    ap_CS_fsm_state47;
wire   [5:0] empty_fu_1197_p1;
reg   [5:0] empty_reg_4315;
reg  signed [7:0] in_scalar_load_1_reg_4320;
wire  signed [8:0] in_scalar_load_1_cast24_fu_1201_p1;
reg  signed [8:0] in_scalar_load_1_cast24_reg_4341;
reg  signed [7:0] in_scalar_load_2_reg_4346;
wire  signed [10:0] in_scalar_load_2_cast_fu_1204_p1;
reg  signed [10:0] in_scalar_load_2_cast_reg_4352;
wire   [0:0] icmp_ln113_fu_1211_p2;
reg   [0:0] icmp_ln113_reg_4357;
reg   [0:0] icmp_ln113_reg_4357_pp0_iter1_reg;
reg   [0:0] icmp_ln113_reg_4357_pp0_iter2_reg;
reg   [0:0] icmp_ln113_reg_4357_pp0_iter3_reg;
reg   [0:0] icmp_ln113_reg_4357_pp0_iter4_reg;
wire   [63:0] zext_ln114_fu_1240_p1;
reg   [63:0] zext_ln114_reg_4361;
reg   [63:0] zext_ln114_reg_4361_pp0_iter1_reg;
wire  signed [5:0] sext_ln116_fu_1264_p1;
reg  signed [5:0] sext_ln116_reg_4393;
reg  signed [5:0] sext_ln116_reg_4393_pp0_iter2_reg;
reg  signed [2:0] in_data_6_load_reg_4399;
reg  signed [2:0] in_data_6_load_reg_4399_pp0_iter2_reg;
wire  signed [3:0] m28_fu_1276_p2;
reg  signed [3:0] m28_reg_4410;
reg  signed [3:0] m28_reg_4410_pp0_iter2_reg;
reg  signed [3:0] m28_reg_4410_pp0_iter3_reg;
wire   [1:0] trunc_ln129_fu_1282_p1;
reg   [1:0] trunc_ln129_reg_4415;
reg   [1:0] trunc_ln129_reg_4415_pp0_iter2_reg;
wire  signed [8:0] m21_fu_1307_p2;
reg  signed [8:0] m21_reg_4435;
reg  signed [8:0] m21_reg_4435_pp0_iter3_reg;
wire  signed [2:0] m22_fu_1312_p2;
reg  signed [2:0] m22_reg_4441;
wire   [10:0] m23_fu_1321_p2;
reg   [10:0] m23_reg_4446;
reg   [10:0] m23_reg_4446_pp0_iter3_reg;
wire   [6:0] trunc_ln122_fu_1326_p1;
reg   [6:0] trunc_ln122_reg_4452;
wire  signed [7:0] trunc_ln134_fu_1330_p1;
reg  signed [7:0] trunc_ln134_reg_4457;
wire  signed [5:0] m20_fu_1353_p2;
reg  signed [5:0] m20_reg_4468;
wire  signed [3:0] m25_fu_1378_p2;
reg  signed [3:0] m25_reg_4473;
(* use_dsp48 = "no" *) wire   [8:0] m35_fu_1492_p2;
wire   [9:0] add_ln146_7_fu_1550_p2;
reg   [9:0] add_ln146_7_reg_4490;
wire   [7:0] add_ln146_12_fu_1562_p2;
reg   [7:0] add_ln146_12_reg_4495;
wire   [4:0] add_ln146_14_fu_1568_p2;
reg   [4:0] add_ln146_14_reg_4500;
wire   [3:0] add_ln146_17_fu_1584_p2;
reg   [3:0] add_ln146_17_reg_4505;
reg  signed [3:0] add_i5426_phi_load_reg_4510;
reg  signed [10:0] mul_i6484_phi_load_reg_4515;
reg  signed [3:0] add_i6304_phi_load_reg_4520;
reg    ap_enable_reg_pp0_iter4;
wire   [10:0] add_ln146_3_fu_1700_p2;
reg   [10:0] add_ln146_3_reg_4527;
wire   [10:0] add_ln146_8_fu_1718_p2;
reg   [10:0] add_ln146_8_reg_4532;
wire   [8:0] add_ln146_19_fu_1758_p2;
reg   [8:0] add_ln146_19_reg_4537;
wire  signed [4:0] sext_ln1_fu_1785_p1;
reg  signed [4:0] sext_ln1_reg_4542;
reg    ap_enable_reg_pp0_iter5;
wire  signed [4:0] sext_ln1_1_fu_1788_p1;
reg  signed [4:0] sext_ln1_1_reg_4548;
wire  signed [11:0] sext_ln1_2_fu_1791_p1;
reg  signed [11:0] sext_ln1_2_reg_4553;
wire  signed [18:0] sext_ln1_3_fu_1794_p1;
reg  signed [18:0] sext_ln1_3_reg_4558;
wire   [6:0] empty_47_fu_1837_p1;
reg   [6:0] empty_47_reg_4583;
wire    ap_CS_fsm_state10;
wire   [12:0] mul_i5012_fu_1848_p2;
wire  signed [6:0] conv_i4979_cast_fu_1862_p1;
reg  signed [6:0] conv_i4979_cast_reg_4592;
wire  signed [10:0] in_scalar_load_cast_fu_1866_p1;
reg  signed [10:0] in_scalar_load_cast_reg_4597;
wire  signed [14:0] sext_ln46_fu_1870_p1;
reg  signed [14:0] sext_ln46_reg_4602;
wire  signed [12:0] sext_ln46_1_fu_1874_p1;
reg  signed [12:0] sext_ln46_1_reg_4607;
wire    ap_CS_fsm_state11;
wire  signed [6:0] trunc_ln122_1_fu_1922_p1;
reg  signed [6:0] trunc_ln122_1_reg_4658;
wire  signed [8:0] conv_i4714_cast_fu_1926_p1;
reg  signed [8:0] conv_i4714_cast_reg_4663;
wire  signed [3:0] empty_49_fu_1930_p1;
reg  signed [3:0] empty_49_reg_4668;
wire   [7:0] m45_fu_1973_p2;
reg   [7:0] m45_reg_4673;
wire    ap_CS_fsm_state12;
wire  signed [10:0] m46_fu_1982_p2;
reg  signed [10:0] m46_reg_4678;
wire   [7:0] add_ln156_1_fu_1991_p2;
reg   [7:0] add_ln156_1_reg_4683;
wire   [18:0] m16_fu_2036_p2;
reg   [18:0] m16_reg_4688;
wire    ap_CS_fsm_state13;
wire   [3:0] i_n2_0_2_fu_2054_p2;
reg   [3:0] i_n2_0_2_reg_4696;
wire    ap_CS_fsm_state15;
wire   [3:0] add_ln159_fu_2076_p2;
reg   [3:0] add_ln159_reg_4747;
wire    ap_CS_fsm_state16;
wire   [6:0] add_ln163_fu_2126_p2;
reg   [6:0] add_ln163_reg_4762;
wire    ap_CS_fsm_state17;
wire  signed [8:0] in_scalar_load_4_cast_fu_2164_p1;
reg  signed [8:0] in_scalar_load_4_cast_reg_4777;
wire   [7:0] mul_i4343_fu_2185_p2;
wire  signed [6:0] mul_i4343_cast_cast_fu_2199_p1;
reg  signed [6:0] mul_i4343_cast_cast_reg_4786;
wire  signed [3:0] phi_ln145_cast_fu_2203_p1;
reg  signed [3:0] phi_ln145_cast_reg_4791;
wire   [7:0] conv3_i_i4149133_cast_cast_cast_cast_fu_2211_p1;
reg   [7:0] conv3_i_i4149133_cast_cast_cast_cast_reg_4796;
wire  signed [6:0] conv_i6325_phi_cast_fu_2215_p1;
reg  signed [6:0] conv_i6325_phi_cast_reg_4801;
wire  signed [7:0] conv_i3929_cast_fu_2223_p1;
reg  signed [7:0] conv_i3929_cast_reg_4806;
wire   [11:0] mul_i3800_fu_2235_p2;
reg   [11:0] mul_i3800_reg_4811;
wire  signed [10:0] m64_cast_fu_2259_p1;
reg  signed [10:0] m64_cast_reg_4816;
wire  signed [5:0] sext_ln185_5_fu_2273_p1;
reg  signed [5:0] sext_ln185_5_reg_4821;
wire   [3:0] i_n3_0_2_fu_2286_p2;
reg   [3:0] i_n3_0_2_reg_4829;
wire    ap_CS_fsm_state21;
wire  signed [6:0] trunc_ln177_fu_2304_p1;
reg  signed [6:0] trunc_ln177_reg_4886;
wire  signed [7:0] add_i5077_phi_cast_fu_2308_p1;
reg  signed [7:0] add_i5077_phi_cast_reg_4891;
wire  signed [14:0] add_i6356_phi_cast37_fu_2312_p1;
reg  signed [14:0] add_i6356_phi_cast37_reg_4896;
wire  signed [8:0] conv_i3502_cast112_fu_2319_p1;
reg  signed [8:0] conv_i3502_cast112_reg_4901;
wire  signed [4:0] empty_55_fu_2327_p1;
reg  signed [4:0] empty_55_reg_4906;
wire  signed [6:0] m73_cast_fu_2340_p1;
reg  signed [6:0] m73_cast_reg_4911;
wire   [11:0] mul_i3133_fu_2351_p2;
wire  signed [6:0] m74_cast_fu_2361_p1;
reg  signed [6:0] m74_cast_reg_4920;
wire  signed [8:0] empty_57_fu_2365_p1;
reg  signed [8:0] empty_57_reg_4925;
wire  signed [6:0] empty_58_fu_2369_p1;
reg  signed [6:0] empty_58_reg_4930;
wire  signed [4:0] empty_59_fu_2372_p1;
reg  signed [4:0] empty_59_reg_4935;
wire   [7:0] trunc_ln211_fu_2375_p1;
reg   [7:0] trunc_ln211_reg_4940;
wire  signed [11:0] conv25_i4067_cast_fu_2378_p1;
reg  signed [11:0] conv25_i4067_cast_reg_4945;
wire  signed [7:0] trunc_ln177_cast_fu_2382_p1;
reg  signed [7:0] trunc_ln177_cast_reg_4950;
wire   [8:0] m88_fu_2394_p2;
reg   [8:0] m88_reg_4955;
wire   [9:0] m90_fu_2408_p2;
reg   [9:0] m90_reg_4960;
wire  signed [10:0] in_scalar_load_6_cast122_fu_2414_p1;
reg  signed [10:0] in_scalar_load_6_cast122_reg_4966;
wire   [3:0] add_ln167_fu_2439_p2;
reg   [3:0] add_ln167_reg_4974;
wire    ap_CS_fsm_state22;
wire   [8:0] m53_fu_2464_p2;
reg   [8:0] m53_reg_5014;
wire   [3:0] m60_fu_2526_p1;
reg   [3:0] m60_reg_5019;
wire   [4:0] m62_fu_2561_p1;
reg   [4:0] m62_reg_5024;
wire   [10:0] add_ln185_3_fu_2589_p2;
reg   [10:0] add_ln185_3_reg_5029;
wire   [6:0] add_ln185_6_fu_2599_p2;
reg   [6:0] add_ln185_6_reg_5034;
wire   [12:0] m56_fu_2633_p1;
reg   [12:0] m56_reg_5039;
wire    ap_CS_fsm_state24;
wire   [7:0] add_ln185_10_fu_2661_p2;
reg   [7:0] add_ln185_10_reg_5044;
wire   [14:0] add_ln185_11_fu_2720_p2;
reg   [14:0] add_ln185_11_reg_5049;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln188_fu_2743_p2;
reg   [0:0] icmp_ln188_reg_5054;
wire   [63:0] zext_ln189_fu_2772_p1;
reg   [63:0] zext_ln189_reg_5058;
reg   [63:0] zext_ln189_reg_5058_pp1_iter1_reg;
wire  signed [15:0] sext_ln8_fu_2797_p1;
reg  signed [15:0] sext_ln8_reg_5078;
reg  signed [2:0] in_data_4_load_2_reg_5083;
reg  signed [2:0] in_data_4_load_2_reg_5083_pp1_iter2_reg;
wire  signed [7:0] m68_fu_2805_p2;
reg  signed [7:0] m68_reg_5088;
wire   [13:0] trunc_ln194_fu_2819_p1;
reg   [13:0] trunc_ln194_reg_5093;
(* use_dsp48 = "no" *) wire   [13:0] add_ln222_fu_2844_p2;
reg  signed [13:0] add_ln222_reg_5138;
wire   [5:0] m70_fu_2862_p1;
reg   [5:0] m70_reg_5143;
wire  signed [3:0] m71_fu_2873_p2;
reg  signed [3:0] m71_reg_5148;
wire  signed [3:0] m72_fu_2887_p2;
reg  signed [3:0] m72_reg_5153;
wire   [8:0] m76_fu_2911_p2;
reg   [8:0] m76_reg_5159;
wire   [3:0] m78_fu_2925_p2;
reg   [3:0] m78_reg_5164;
wire   [8:0] add_ln222_12_fu_3051_p2;
reg   [8:0] add_ln222_12_reg_5174;
wire   [7:0] add_ln222_14_fu_3066_p2;
reg   [7:0] add_ln222_14_reg_5179;
wire   [6:0] add_ln222_16_fu_3072_p2;
reg   [6:0] add_ln222_16_reg_5184;
wire   [6:0] add_ln222_19_fu_3088_p2;
reg   [6:0] add_ln222_19_reg_5189;
(* use_dsp48 = "no" *) wire   [13:0] add_ln222_4_fu_3129_p2;
reg   [13:0] add_ln222_4_reg_5194;
wire   [10:0] add_ln222_9_fu_3169_p2;
reg   [10:0] add_ln222_9_reg_5199;
wire   [9:0] add_ln222_21_fu_3209_p2;
reg   [9:0] add_ln222_21_reg_5204;
wire    ap_CS_fsm_state33;
wire  signed [4:0] mul_i1663_fu_3257_p2;
reg  signed [4:0] mul_i1663_reg_5239;
wire  signed [4:0] m101_fu_3262_p2;
reg  signed [4:0] m101_reg_5265;
wire   [15:0] m104_fu_3270_p2;
reg   [15:0] m104_reg_5270;
reg   [2:0] in_data_14_load_3_reg_5275;
reg   [2:0] in_data_14_load_4_reg_5330;
wire    ap_CS_fsm_state35;
reg   [2:0] in_data_14_load_5_reg_5335;
wire  signed [5:0] empty_61_fu_3312_p1;
reg  signed [5:0] empty_61_reg_5390;
reg   [2:0] in_data_14_load_6_reg_5395;
wire    ap_CS_fsm_state36;
reg   [2:0] in_data_14_load_7_reg_5400;
reg   [2:0] in_data_14_load_8_reg_5445;
wire    ap_CS_fsm_state37;
reg   [2:0] in_data_14_load_9_reg_5450;
wire   [7:0] add_ln231_2_fu_3393_p2;
reg   [7:0] add_ln231_2_reg_5465;
wire   [5:0] m105_fu_3399_p2;
reg   [5:0] m105_reg_5470;
wire   [17:0] add_ln231_8_fu_3628_p2;
reg   [17:0] add_ln231_8_reg_5475;
wire    ap_CS_fsm_state38;
wire   [4:0] trunc_ln181_fu_3643_p1;
reg   [4:0] trunc_ln181_reg_5480;
wire    ap_CS_fsm_state39;
wire  signed [4:0] phi_ln127_cast_fu_3673_p1;
reg  signed [4:0] phi_ln127_cast_reg_5485;
wire  signed [7:0] m101_cast149_fu_3677_p1;
reg  signed [7:0] m101_cast149_reg_5490;
wire  signed [16:0] m104_cast_fu_3680_p1;
reg  signed [16:0] m104_cast_reg_5495;
wire  signed [10:0] trunc_ln208_cast_fu_3683_p1;
reg  signed [10:0] trunc_ln208_cast_reg_5500;
wire  signed [6:0] sext_ln240_fu_3687_p1;
reg  signed [6:0] sext_ln240_reg_5505;
wire    ap_CS_fsm_state40;
wire  signed [5:0] sext_ln255_fu_3734_p1;
reg  signed [5:0] sext_ln255_reg_5560;
wire  signed [7:0] sext_ln259_fu_3746_p1;
reg  signed [7:0] sext_ln259_reg_5565;
wire  signed [10:0] phi_ln190_cast_fu_3750_p1;
reg  signed [10:0] phi_ln190_cast_reg_5570;
wire  signed [10:0] in_scalar_load_4_cast124_fu_3754_p1;
reg  signed [10:0] in_scalar_load_4_cast124_reg_5575;
(* use_dsp48 = "no" *) wire   [11:0] m116_fu_3761_p2;
reg  signed [11:0] m116_reg_5580;
wire  signed [6:0] sext_ln22_1_fu_3766_p1;
reg  signed [6:0] sext_ln22_1_reg_5585;
wire   [4:0] m102_fu_3784_p2;
reg   [4:0] m102_reg_5590;
wire    ap_CS_fsm_state41;
wire  signed [6:0] sext_ln94_fu_3803_p1;
reg  signed [6:0] sext_ln94_reg_5595;
wire   [10:0] m106_fu_3811_p2;
reg   [10:0] m106_reg_5600;
wire   [7:0] add_ln252_5_fu_3847_p2;
reg   [7:0] add_ln252_5_reg_5620;
wire   [10:0] add_ln252_1_fu_3864_p2;
reg   [10:0] add_ln252_1_reg_5625;
wire    ap_CS_fsm_state42;
wire   [16:0] add_ln252_7_fu_3893_p2;
reg   [16:0] add_ln252_7_reg_5630;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state46;
reg   [31:0] m16_17_load_1_reg_5663;
wire   [4:0] m_fu_3949_p3;
reg   [4:0] m_reg_5674;
reg   [2:0] in_data_10_load_12_reg_5679;
wire   [9:0] m115_fu_3979_p1;
reg   [9:0] m115_reg_5684;
wire   [7:0] add_ln263_3_fu_3987_p2;
reg   [7:0] add_ln263_3_reg_5694;
wire    ap_CS_fsm_state48;
wire   [10:0] add_ln263_4_fu_4021_p2;
reg   [10:0] add_ln263_4_reg_5704;
wire  signed [11:0] grp_fu_4174_p3;
wire    ap_CS_fsm_state50;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln166_fu_2280_p2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_condition_pp1_exit_iter1_state28;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_done;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_idle;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready;
wire   [3:0] grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_address0;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_ce0;
wire   [3:0] grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_address0;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_ce0;
wire   [31:0] grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out;
wire    grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out_ap_vld;
reg   [3:0] i_n2_1_reg_1086;
wire   [0:0] icmp_ln158_fu_2048_p2;
wire    ap_CS_fsm_state18;
reg   [3:0] i_n3_1_reg_1097;
wire    ap_CS_fsm_state26;
reg    grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;
wire   [0:0] icmp_ln254_fu_3915_p2;
wire    ap_CS_fsm_state52;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln149_fu_1909_p1;
wire   [0:0] icmp_ln149_fu_1897_p2;
wire   [63:0] zext_ln159_fu_2082_p1;
wire   [0:0] icmp_ln159_fu_2070_p2;
wire   [63:0] zext_ln167_fu_2445_p1;
wire   [0:0] icmp_ln167_fu_2433_p2;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln240_fu_3713_p1;
wire   [0:0] icmp_ln240_fu_3701_p2;
wire   [63:0] zext_ln254_fu_3927_p1;
reg   [3:0] add_i5426_phi_fu_230;
wire  signed [3:0] tmp_4_fu_1664_p3;
reg   [10:0] mul_i6484_phi_fu_234;
reg   [5:0] mul_i6668_phi_fu_238;
reg  signed [1:0] phi_ln145_fu_242;
wire  signed [1:0] m40_fu_1532_p1;
reg  signed [3:0] phi_ln140_fu_246;
wire  signed [3:0] m37_fu_1502_p2;
reg   [8:0] add_i5493_phi_fu_250;
reg   [3:0] phi_ln133_fu_254;
wire  signed [3:0] m33_fu_1465_p2;
reg   [9:0] phi_ln130_fu_258;
wire  signed [9:0] m31_fu_1651_p2;
reg  signed [1:0] phi_ln129_fu_262;
wire  signed [1:0] m30_fu_1445_p1;
reg   [3:0] phi_ln127_fu_266;
reg  signed [4:0] phi_ln124_fu_270;
wire  signed [4:0] m26_fu_1391_p2;
reg   [3:0] add_i6304_phi_fu_274;
reg   [6:0] add_i6356_phi_fu_278;
wire  signed [6:0] m24_fu_1369_p2;
reg   [8:0] add_i6572_phi_fu_282;
reg   [2:0] phi_ln119_fu_286;
reg   [17:0] m16_1_fu_290;
wire   [17:0] m16_23_fu_1823_p2;
reg   [3:0] i_n1_1_fu_294;
wire   [3:0] add_ln114_fu_1248_p2;
reg   [6:0] indvar_flatten_fu_298;
wire   [6:0] add_ln113_fu_1217_p2;
wire    ap_CS_fsm_state53;
reg   [6:0] add_i5077_phi_fu_306;
wire  signed [6:0] m42_fu_1947_p2;
reg   [18:0] m16_2_fu_310;
wire    ap_CS_fsm_state14;
reg   [3:0] i_s1_0_fu_314;
wire   [3:0] add_ln149_fu_1903_p2;
reg   [3:0] i_n2_0_fu_318;
reg   [31:0] m16_4_fu_322;
wire   [31:0] m16_13_fu_2140_p2;
wire  signed [31:0] sext_ln149_fu_1893_p1;
reg   [31:0] mul_i4703_lcssa_phi_fu_326;
wire  signed [31:0] sext_ln160_1_fu_2101_p1;
reg   [3:0] i_n3_0_fu_330;
reg   [31:0] m16_6_fu_334;
wire   [31:0] m16_19_fu_2729_p2;
reg   [31:0] mul_i4387_lcssa_phi_fu_338;
wire  signed [31:0] sext_ln50_fu_2629_p1;
reg   [7:0] mul_i4506_lcssa_phi_fu_342;
wire  signed [7:0] sext_ln171_fu_2483_p1;
reg   [31:0] mul_i3908_lcssa_phi_fu_346;
wire  signed [31:0] sext_ln181_2_fu_2557_p1;
reg   [7:0] add_i4161_lcssa_phi_fu_350;
wire   [7:0] add_ln177_fu_2508_p2;
reg   [14:0] mul_i3533_phi_fu_354;
wire   [14:0] m69_fu_2814_p2;
reg   [3:0] add_i2039_phi_fu_358;
reg   [7:0] add_i2636_phi_fu_362;
wire  signed [7:0] m81_fu_2948_p2;
reg   [3:0] phi_ln193_fu_366;
reg   [7:0] phi_ln190_fu_370;
reg   [31:0] m16_10_fu_374;
wire   [31:0] m16_24_fu_3239_p2;
reg   [3:0] i_n4_1_fu_378;
wire   [3:0] add_ln189_fu_2778_p2;
reg   [6:0] indvar_flatten6_fu_382;
wire   [6:0] add_ln188_fu_2749_p2;
reg   [6:0] mul_i1148_phi_fu_386;
wire   [6:0] trunc_ln240_fu_3852_p1;
reg   [3:0] i_s2_0_fu_390;
wire   [3:0] add_ln240_fu_3707_p2;
reg   [31:0] m16_14_fu_394;
wire   [31:0] m16_21_fu_3902_p2;
wire   [31:0] add_ln231_9_fu_3667_p2;
wire    ap_CS_fsm_state45;
reg   [31:0] m16_17_fu_398;
wire   [31:0] m16_22_fu_4043_p2;
wire    ap_CS_fsm_state51;
reg   [3:0] i_s3_0_fu_402;
wire   [3:0] add_ln254_fu_3921_p2;
reg    in_scalar_ce1_local;
reg   [3:0] in_scalar_address1_local;
reg    in_scalar_ce0_local;
reg   [3:0] in_scalar_address0_local;
reg    in_data_8_ce0_local;
reg   [3:0] in_data_8_address0_local;
reg    in_data_8_ce1_local;
reg   [3:0] in_data_8_address1_local;
reg    in_data_0_ce0_local;
reg   [3:0] in_data_0_address0_local;
reg    in_data_6_ce0_local;
reg   [3:0] in_data_6_address0_local;
reg    in_data_10_ce0_local;
reg   [3:0] in_data_10_address0_local;
reg    in_data_10_ce1_local;
reg   [3:0] in_data_10_address1_local;
reg    in_data_14_ce0_local;
reg   [3:0] in_data_14_address0_local;
reg    in_data_14_ce1_local;
reg   [3:0] in_data_14_address1_local;
reg    in_data_12_ce0_local;
reg   [3:0] in_data_12_address0_local;
reg    in_data_2_ce0_local;
reg   [3:0] in_data_2_address0_local;
reg    in_data_4_ce0_local;
reg   [3:0] in_data_4_address0_local;
wire  signed [7:0] empty_fu_1197_p0;
wire  signed [7:0] in_scalar_load_2_cast_fu_1204_p0;
wire   [0:0] icmp_ln114_fu_1226_p2;
wire   [3:0] select_ln1_fu_1232_p3;
wire  signed [2:0] sext_ln116_fu_1264_p0;
wire  signed [2:0] sext_ln127_2_fu_1272_p0;
wire  signed [3:0] sext_ln127_1_fu_1268_p1;
wire  signed [3:0] sext_ln127_2_fu_1272_p1;
wire  signed [2:0] trunc_ln129_fu_1282_p0;
wire  signed [2:0] sext_ln132_2_fu_1290_p0;
wire  signed [2:0] sext_ln144_1_fu_1294_p0;
wire  signed [2:0] sext_ln118_1_fu_1303_p0;
wire  signed [8:0] sext_ln118_1_fu_1303_p1;
wire  signed [7:0] m23_fu_1321_p0;
wire  signed [5:0] sext_ln115_fu_1344_p1;
wire  signed [2:0] m20_fu_1353_p0;
wire  signed [2:0] m20_fu_1353_p1;
wire  signed [5:0] m19_fu_1348_p2;
wire  signed [6:0] sext_ln122_fu_1365_p1;
wire  signed [3:0] sext_ln121_fu_1362_p1;
wire  signed [3:0] sext_ln123_fu_1374_p1;
wire  signed [4:0] sext_ln124_fu_1384_p1;
wire  signed [4:0] sext_ln124_1_fu_1388_p1;
wire   [7:0] m27_fu_1401_p2;
wire  signed [2:0] sext_ln128_fu_1418_p0;
wire  signed [1:0] trunc_ln129_1_fu_1428_p1;
wire  signed [1:0] mul_ln129_fu_1439_p1;
wire  signed [3:0] sext_ln129_fu_1432_p1;
wire   [3:0] mul_ln129_fu_1439_p2;
wire  signed [6:0] m29_fu_1422_p2;
wire  signed [3:0] sext_ln133_fu_1461_p1;
wire   [3:0] trunc_ln133_fu_1457_p1;
wire  signed [7:0] sext_ln134_fu_1471_p1;
wire  signed [7:0] m34_fu_1475_p2;
wire  signed [8:0] sext_ln136_fu_1488_p1;
wire  signed [8:0] sext_ln127_fu_1414_p1;
wire  signed [2:0] m37_fu_1502_p0;
wire  signed [4:0] sext_ln142_fu_1512_p1;
wire  signed [4:0] m38_fu_1516_p2;
wire  signed [1:0] mul_ln145_fu_1526_p0;
wire  signed [1:0] mul_ln145_fu_1526_p1;
wire   [3:0] mul_ln145_fu_1526_p2;
wire  signed [8:0] sext_ln135_2_fu_1484_p1;
wire   [8:0] add_ln146_6_fu_1540_p2;
wire  signed [9:0] sext_ln146_3_fu_1546_p1;
wire  signed [9:0] sext_ln131_1_fu_1449_p1;
wire  signed [7:0] sext_ln126_fu_1406_p1;
wire  signed [7:0] sext_ln117_fu_1358_p1;
wire   [7:0] add_ln146_11_fu_1556_p2;
wire  signed [7:0] sext_ln25_fu_1397_p1;
wire  signed [4:0] sext_ln135_1_fu_1480_p1;
wire  signed [4:0] sext_ln141_fu_1508_p1;
wire  signed [2:0] sext_ln146_fu_1536_p1;
wire  signed [2:0] sext_ln131_2_fu_1453_p1;
wire   [2:0] add_ln146_16_fu_1574_p2;
wire  signed [3:0] sext_ln146_9_fu_1580_p1;
wire  signed [8:0] sext_ln118_fu_1639_p1;
wire   [8:0] add_ln146_fu_1676_p2;
wire  signed [4:0] sext_ln138_fu_1672_p1;
wire  signed [4:0] sext_ln131_fu_1657_p1;
wire   [4:0] add_ln146_1_fu_1685_p2;
wire  signed [10:0] sext_ln146_2_fu_1691_p1;
wire   [10:0] add_ln146_2_fu_1695_p2;
wire  signed [10:0] sext_ln146_1_fu_1681_p1;
wire  signed [8:0] grp_fu_4089_p3;
wire  signed [10:0] sext_ln146_5_fu_1706_p1;
wire  signed [10:0] sext_ln132_fu_1660_p1;
wire  signed [10:0] sext_ln146_12_fu_1715_p1;
wire   [10:0] add_ln146_5_fu_1709_p2;
wire  signed [5:0] grp_fu_4098_p3;
wire  signed [8:0] sext_ln146_7_fu_1727_p1;
wire  signed [8:0] sext_ln146_6_fu_1724_p1;
wire  signed [5:0] sext_ln146_8_fu_1736_p1;
wire  signed [5:0] sext_ln126_1_fu_1642_p1;
wire  signed [5:0] sext_ln146_10_fu_1745_p1;
wire   [5:0] add_ln146_15_fu_1739_p2;
wire   [5:0] add_ln146_18_fu_1748_p2;
wire  signed [8:0] sext_ln146_11_fu_1754_p1;
wire   [8:0] add_ln146_13_fu_1730_p2;
wire  signed [17:0] sext_ln1_3_fu_1794_p0;
wire  signed [11:0] sext_ln146_13_fu_1801_p1;
wire  signed [11:0] sext_ln146_4_fu_1798_p1;
wire  signed [11:0] sext_ln146_14_fu_1810_p1;
wire   [11:0] add_ln146_9_fu_1804_p2;
wire   [11:0] add_ln146_20_fu_1813_p2;
wire  signed [17:0] m16_23_fu_1823_p0;
wire  signed [17:0] sext_ln146_15_fu_1819_p1;
wire   [3:0] empty_48_fu_1858_p1;
wire  signed [11:0] m43_fu_1854_p1;
wire  signed [18:0] sext_ln149_fu_1893_p0;
wire  signed [6:0] sext_ln150_fu_1943_p1;
wire  signed [3:0] mul_ln153_fu_1960_p0;
wire   [6:0] mul_ln153_fu_1960_p2;
wire  signed [7:0] sext_ln154_fu_1969_p1;
wire  signed [7:0] m46_fu_1982_p0;
wire   [3:0] m44_fu_1965_p1;
wire  signed [7:0] sext_ln151_fu_1952_p1;
wire  signed [7:0] sext_ln156_fu_1987_p1;
wire  signed [12:0] sext_ln156_2_fu_2005_p1;
wire  signed [8:0] sext_ln156_3_fu_2013_p1;
wire  signed [8:0] sext_ln156_1_fu_2002_p1;
wire   [8:0] add_ln156_2_fu_2016_p2;
wire  signed [12:0] sext_ln156_4_fu_2022_p1;
wire   [12:0] add_ln156_fu_2008_p2;
wire   [12:0] add_ln156_3_fu_2026_p2;
wire  signed [18:0] m16_fu_2036_p0;
wire  signed [18:0] sext_ln156_5_fu_2032_p1;
wire  signed [5:0] mul_ln160_fu_2096_p0;
wire  signed [8:0] mul_ln160_fu_2096_p2;
wire   [5:0] m49_fu_2105_p1;
wire   [3:0] m50_fu_2117_p2;
wire  signed [6:0] sext_ln163_fu_2122_p1;
wire  signed [6:0] sext_ln162_1_fu_2109_p1;
wire  signed [31:0] sext_ln163_1_fu_2137_p1;
wire  signed [1:0] empty_50_fu_2168_p1;
wire  signed [5:0] trunc_ln160_fu_2160_p1;
wire   [1:0] m55_fu_2171_p2;
wire   [5:0] m57_fu_2191_p1;
wire  signed [1:0] phi_ln145_cast_fu_2203_p0;
wire  signed [1:0] conv3_i_i4149133_cast_cast_cast_fu_2207_p0;
wire  signed [6:0] conv3_i_i4149133_cast_cast_cast_fu_2207_p1;
wire   [4:0] empty_51_fu_2219_p1;
wire  signed [7:0] empty_52_fu_2245_p0;
wire  signed [2:0] m65_fu_2253_p0;
wire  signed [2:0] m65_fu_2253_p1;
wire   [9:0] m64_fu_2241_p1;
wire   [2:0] m65_fu_2253_p2;
wire  signed [3:0] sext_ln22_fu_2263_p1;
wire  signed [3:0] m55_cast_fu_2195_p1;
wire   [3:0] add_ln185_8_fu_2267_p2;
wire  signed [5:0] empty_54_fu_2316_p1;
wire  signed [4:0] conv_i3211_fu_2330_p1;
wire   [4:0] m73_fu_2334_p2;
wire  signed [5:0] empty_56_fu_2344_p1;
wire   [5:0] m74_fu_2357_p1;
wire  signed [8:0] mul_i4506_lcssa_phi_cast_fu_2390_p1;
wire  signed [8:0] trunc_ln133_cast_fu_2386_p1;
wire  signed [2:0] sext_ln168_fu_2460_p0;
wire  signed [8:0] sext_ln168_fu_2460_p1;
wire  signed [2:0] sext_ln170_1_fu_2469_p0;
wire  signed [5:0] m54_fu_2477_p2;
wire  signed [2:0] sext_ln177_fu_2491_p0;
wire  signed [2:0] sext_ln177_1_fu_2495_p0;
wire  signed [6:0] sext_ln177_1_fu_2495_p1;
wire  signed [3:0] sext_ln177_fu_2491_p1;
wire   [7:0] zext_ln177_fu_2499_p1;
wire  signed [3:0] trunc_ln178_fu_2513_p1;
wire  signed [2:0] mul_ln178_fu_2521_p1;
wire   [6:0] mul_ln178_fu_2521_p2;
wire  signed [2:0] sext_ln179_fu_2530_p0;
wire  signed [8:0] sext_ln179_fu_2530_p1;
wire   [3:0] m59_fu_2503_p2;
wire  signed [8:0] m61_fu_2534_p2;
wire  signed [4:0] mul_ln181_fu_2552_p0;
wire  signed [7:0] mul_ln181_fu_2552_p2;
wire  signed [3:0] sext_ln182_fu_2565_p1;
wire   [3:0] m63_fu_2569_p2;
wire  signed [9:0] sext_ln181_fu_2544_p1;
wire  signed [9:0] sext_ln185_1_fu_2575_p1;
wire   [9:0] add_ln185_2_fu_2579_p2;
wire  signed [10:0] sext_ln185_3_fu_2585_p1;
wire  signed [6:0] sext_ln180_1_fu_2540_p1;
wire   [6:0] add_ln185_5_fu_2594_p2;
wire  signed [6:0] sext_ln54_fu_2487_p1;
wire  signed [2:0] sext_ln173_fu_2620_p0;
wire  signed [11:0] mul_ln173_fu_2624_p0;
wire  signed [14:0] mul_ln173_fu_2624_p2;
wire  signed [5:0] sext_ln185_fu_2640_p1;
wire  signed [5:0] sext_ln180_2_fu_2637_p1;
wire   [5:0] add_ln185_7_fu_2646_p2;
wire   [5:0] add_ln185_9_fu_2652_p2;
wire  signed [7:0] sext_ln185_7_fu_2657_p1;
wire  signed [7:0] sext_ln185_6_fu_2643_p1;
wire  signed [13:0] sext_ln176_fu_2675_p1;
wire  signed [13:0] sext_ln176_1_fu_2678_p1;
wire   [13:0] m58_fu_2682_p2;
wire  signed [13:0] sext_ln170_fu_2672_p1;
wire   [13:0] add_ln185_fu_2692_p2;
wire  signed [14:0] sext_ln185_2_fu_2698_p1;
wire  signed [14:0] sext_ln180_fu_2688_p1;
wire  signed [14:0] sext_ln185_4_fu_2708_p1;
wire   [14:0] add_ln185_1_fu_2702_p2;
wire  signed [14:0] sext_ln185_8_fu_2717_p1;
wire   [14:0] add_ln185_4_fu_2711_p2;
wire  signed [31:0] sext_ln185_9_fu_2726_p1;
wire   [0:0] icmp_ln189_fu_2758_p2;
wire   [3:0] select_ln8_fu_2764_p3;
wire  signed [14:0] sext_ln8_fu_2797_p0;
wire  signed [2:0] sext_ln190_fu_2801_p0;
wire  signed [7:0] sext_ln190_fu_2801_p1;
wire  signed [6:0] m69_fu_2814_p1;
wire  signed [2:0] sext_ln211_fu_2823_p0;
wire  signed [2:0] sext_ln221_1_fu_2827_p0;
wire  signed [13:0] sext_ln194_fu_2841_p1;
wire  signed [5:0] mul_ln192_fu_2857_p0;
wire   [8:0] mul_ln192_fu_2857_p2;
wire  signed [2:0] sext_ln193_fu_2866_p0;
wire  signed [3:0] sext_ln193_fu_2866_p1;
wire  signed [3:0] sext_ln193_1_fu_2870_p1;
wire  signed [2:0] sext_ln195_1_fu_2879_p0;
wire  signed [3:0] sext_ln195_2_fu_2883_p1;
wire  signed [3:0] sext_ln195_1_fu_2879_p1;
wire  signed [2:0] sext_ln201_fu_2893_p0;
wire  signed [4:0] sext_ln201_fu_2893_p1;
wire   [5:0] zext_ln201_fu_2897_p1;
wire  signed [2:0] sext_ln202_fu_2907_p0;
wire  signed [2:0] sext_ln203_fu_2916_p0;
wire  signed [5:0] m75_fu_2901_p2;
wire   [6:0] m77_fu_2920_p2;
wire  signed [7:0] sext_ln192_1_fu_2853_p1;
wire   [4:0] m80_fu_2943_p2;
wire  signed [3:0] sext_ln210_fu_2965_p1;
wire  signed [4:0] sext_ln212_1_fu_2979_p1;
wire  signed [7:0] sext_ln213_fu_2988_p1;
wire  signed [3:0] m82_fu_2969_p2;
wire  signed [4:0] m84_fu_2983_p2;
wire   [7:0] m85_fu_2992_p2;
wire   [3:0] zext_ln216_fu_3014_p1;
wire   [6:0] m86_fu_3009_p2;
wire  signed [3:0] m87_fu_3018_p2;
wire  signed [8:0] sext_ln215_fu_3005_p1;
wire  signed [8:0] add_ln222_2_fu_3032_p2;
wire  signed [7:0] sext_ln219_fu_3024_p1;
wire  signed [7:0] sext_ln214_1_fu_3001_p1;
wire   [7:0] add_ln222_11_fu_3041_p2;
wire  signed [8:0] sext_ln222_7_fu_3047_p1;
wire  signed [8:0] sext_ln209_2_fu_2961_p1;
wire  signed [6:0] sext_ln219_1_fu_3028_p1;
wire   [6:0] add_ln222_13_fu_3057_p2;
wire  signed [7:0] sext_ln222_9_fu_3062_p1;
wire  signed [7:0] sext_ln205_2_fu_2935_p1;
wire  signed [6:0] sext_ln205_fu_2931_p1;
wire  signed [6:0] sext_ln214_fu_2997_p1;
wire  signed [5:0] sext_ln209_1_fu_2957_p1;
wire  signed [5:0] sext_ln209_fu_2953_p1;
wire   [5:0] add_ln222_18_fu_3078_p2;
wire  signed [6:0] sext_ln222_12_fu_3084_p1;
wire  signed [11:0] grp_fu_4107_p3;
wire  signed [13:0] sext_ln222_2_fu_3126_p1;
wire  signed [13:0] grp_fu_4115_p3;
wire  signed [4:0] sext_ln195_fu_3111_p1;
wire  signed [4:0] sext_ln70_fu_3114_p1;
wire   [4:0] add_ln222_5_fu_3134_p2;
wire  signed [9:0] sext_ln222_3_fu_3140_p1;
wire   [9:0] add_ln222_6_fu_3144_p2;
wire  signed [9:0] sext_ln205_1_fu_3117_p1;
wire  signed [9:0] sext_ln205_3_fu_3120_p1;
wire   [9:0] add_ln222_7_fu_3153_p2;
wire  signed [9:0] sext_ln221_fu_3123_p1;
wire   [9:0] add_ln222_8_fu_3159_p2;
wire  signed [10:0] sext_ln222_5_fu_3165_p1;
wire  signed [10:0] sext_ln222_4_fu_3149_p1;
wire  signed [9:0] sext_ln222_10_fu_3178_p1;
wire  signed [9:0] sext_ln222_8_fu_3175_p1;
wire  signed [7:0] sext_ln222_11_fu_3187_p1;
wire  signed [7:0] sext_ln194_1_fu_3108_p1;
wire  signed [7:0] sext_ln222_13_fu_3196_p1;
wire   [7:0] add_ln222_17_fu_3190_p2;
wire   [7:0] add_ln222_20_fu_3199_p2;
wire  signed [9:0] sext_ln222_14_fu_3205_p1;
wire   [9:0] add_ln222_15_fu_3181_p2;
wire  signed [13:0] sext_ln222_6_fu_3218_p1;
wire  signed [13:0] sext_ln222_15_fu_3226_p1;
wire   [13:0] add_ln222_10_fu_3221_p2;
wire   [13:0] add_ln222_22_fu_3229_p2;
wire  signed [31:0] sext_ln222_16_fu_3235_p1;
wire  signed [3:0] add_i2039_phi_cast_fu_3253_p0;
wire  signed [3:0] conv_i1370_fu_3266_p0;
wire  signed [14:0] m104_fu_3270_p0;
wire  signed [5:0] mul_i1609_1287_fu_3323_p2;
wire  signed [5:0] mul_i1609_2301_fu_3337_p2;
wire  signed [5:0] mul_i1609_4329_fu_3359_p2;
wire  signed [5:0] conv_i1223_fu_3373_p2;
wire  signed [6:0] grp_fu_4122_p3;
wire  signed [6:0] grp_fu_4131_p3;
wire  signed [7:0] sext_ln231_9_fu_3390_p1;
wire  signed [7:0] sext_ln231_8_fu_3387_p1;
wire   [2:0] conv_i1751_fu_3408_p0;
wire   [10:0] empty_60_fu_3404_p1;
wire  signed [10:0] conv_i1751_fu_3408_p1;
wire  signed [10:0] conv_i1751_1_fu_3418_p1;
wire  signed [10:0] conv_i1751_2_fu_3427_p1;
wire  signed [10:0] conv_i1751_3_fu_3436_p1;
wire  signed [10:0] conv_i1751_4_fu_3445_p1;
wire  signed [10:0] conv_i1751_5_fu_3448_p1;
wire  signed [10:0] conv_i1751_6_fu_3451_p1;
wire  signed [10:0] conv_i1751_7_fu_3454_p1;
wire   [10:0] add_i1730_fu_3412_p2;
wire   [10:0] add_i1730_1_fu_3421_p2;
wire   [10:0] add_i1730_2_fu_3430_p2;
wire   [10:0] add_i1730_3_fu_3439_p2;
wire   [10:0] add_i1730_4_fu_3457_p2;
wire   [10:0] add_i1730_5_fu_3463_p2;
wire   [10:0] add_i1730_6_fu_3469_p2;
wire   [10:0] add_i1730_7_fu_3475_p2;
wire  signed [11:0] sext_ln225_1_fu_3485_p1;
wire  signed [11:0] sext_ln225_fu_3481_p1;
wire   [11:0] add_ln225_fu_3513_p2;
wire  signed [11:0] sext_ln225_2_fu_3489_p1;
wire  signed [11:0] sext_ln225_3_fu_3493_p1;
wire   [11:0] add_ln225_1_fu_3523_p2;
wire  signed [12:0] sext_ln225_8_fu_3529_p1;
wire  signed [12:0] sext_ln225_7_fu_3519_p1;
wire   [12:0] add_ln225_2_fu_3533_p2;
wire  signed [11:0] sext_ln225_4_fu_3497_p1;
wire  signed [11:0] sext_ln225_5_fu_3501_p1;
wire   [11:0] add_ln225_3_fu_3543_p2;
wire  signed [11:0] sext_ln225_6_fu_3505_p1;
wire  signed [11:0] add_i1730_7_cast_fu_3509_p1;
wire   [11:0] add_ln225_4_fu_3553_p2;
wire  signed [12:0] sext_ln225_11_fu_3559_p1;
wire  signed [12:0] sext_ln225_10_fu_3549_p1;
wire   [12:0] add_ln225_5_fu_3563_p2;
wire  signed [13:0] sext_ln225_12_fu_3569_p1;
wire  signed [13:0] sext_ln225_9_fu_3539_p1;
wire   [13:0] add_ln225_6_fu_3573_p2;
wire   [16:0] tmp_6_fu_3579_p3;
wire  signed [6:0] grp_fu_4140_p3;
wire  signed [6:0] grp_fu_4149_p3;
wire  signed [7:0] sext_ln231_12_fu_3597_p1;
wire  signed [7:0] sext_ln231_11_fu_3594_p1;
wire   [7:0] add_ln231_5_fu_3600_p2;
wire  signed [8:0] sext_ln231_13_fu_3606_p1;
wire  signed [8:0] sext_ln231_10_fu_3591_p1;
wire   [8:0] add_ln231_6_fu_3610_p2;
wire   [14:0] tmp_7_fu_3616_p3;
wire  signed [17:0] sext_ln231_14_fu_3587_p1;
wire  signed [17:0] sext_ln231_15_fu_3624_p1;
wire   [13:0] shl_ln_fu_3647_p3;
wire  signed [31:0] sext_ln231_7_fu_3654_p1;
wire  signed [31:0] sext_ln231_16_fu_3664_p1;
wire   [31:0] add_ln231_7_fu_3658_p2;
wire  signed [6:0] m112_fu_3741_p0;
wire   [6:0] m112_fu_3741_p2;
wire  signed [11:0] conv_i519_fu_3758_p1;
wire  signed [2:0] sext_ln242_fu_3780_p0;
wire  signed [4:0] sext_ln242_fu_3780_p1;
wire  signed [2:0] sext_ln243_fu_3789_p0;
wire  signed [3:0] sext_ln243_1_fu_3793_p1;
wire  signed [3:0] sext_ln243_fu_3789_p1;
wire  signed [3:0] m103_fu_3797_p2;
wire  signed [7:0] m106_fu_3811_p0;
wire  signed [2:0] m107_fu_3816_p0;
wire   [2:0] m107_fu_3816_p2;
wire  signed [2:0] sext_ln251_fu_3830_p0;
wire  signed [6:0] sext_ln250_fu_3826_p1;
wire   [6:0] add_ln252_4_fu_3838_p2;
wire  signed [7:0] sext_ln252_3_fu_3843_p1;
wire  signed [10:0] sext_ln93_fu_3861_p1;
wire  signed [16:0] sext_ln252_1_fu_3869_p1;
wire  signed [16:0] grp_fu_4166_p3;
wire  signed [6:0] grp_fu_4158_p3;
wire  signed [8:0] sext_ln252_6_fu_3880_p1;
wire  signed [8:0] sext_ln252_2_fu_3877_p1;
wire   [8:0] add_ln252_6_fu_3883_p2;
wire  signed [16:0] sext_ln252_4_fu_3889_p1;
(* use_dsp48 = "no" *) wire   [16:0] add_ln252_2_fu_3872_p2;
wire  signed [31:0] sext_ln252_5_fu_3899_p1;
wire  signed [4:0] m111_fu_3961_p0;
wire   [5:0] m111_fu_3961_p2;
wire  signed [7:0] mul_ln260_fu_3974_p0;
wire   [10:0] mul_ln260_fu_3974_p2;
wire  signed [7:0] sext_ln258_fu_3966_p1;
wire  signed [8:0] sext_ln257_fu_3992_p1;
wire  signed [8:0] m113_fu_3995_p2;
wire  signed [2:0] sext_ln259_2_fu_4005_p0;
wire  signed [10:0] sext_ln263_1_fu_4009_p1;
wire  signed [10:0] sext_ln259_1_fu_4001_p1;
wire  signed [10:0] sext_ln263_4_fu_4018_p1;
wire   [10:0] add_ln263_2_fu_4012_p2;
wire  signed [11:0] grp_fu_4180_p3;
wire  signed [12:0] sext_ln263_5_fu_4030_p1;
wire  signed [12:0] sext_ln263_3_fu_4027_p1;
wire   [12:0] add_ln263_5_fu_4033_p2;
wire  signed [31:0] sext_ln263_6_fu_4039_p1;
wire  signed [8:0] grp_fu_4089_p2;
wire  signed [8:0] grp_fu_4107_p0;
wire  signed [7:0] grp_fu_4115_p0;
wire  signed [3:0] grp_fu_4158_p2;
wire    ap_CS_fsm_state43;
wire  signed [15:0] grp_fu_4166_p2;
wire  signed [3:0] grp_fu_4174_p0;
wire    ap_CS_fsm_state49;
wire  signed [7:0] grp_fu_4180_p0;
reg   [42:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg = 1'b0;
#0 add_i5426_phi_fu_230 = 4'd0;
#0 mul_i6484_phi_fu_234 = 11'd0;
#0 mul_i6668_phi_fu_238 = 6'd0;
#0 phi_ln145_fu_242 = 2'd0;
#0 phi_ln140_fu_246 = 4'd0;
#0 add_i5493_phi_fu_250 = 9'd0;
#0 phi_ln133_fu_254 = 4'd0;
#0 phi_ln130_fu_258 = 10'd0;
#0 phi_ln129_fu_262 = 2'd0;
#0 phi_ln127_fu_266 = 4'd0;
#0 phi_ln124_fu_270 = 5'd0;
#0 add_i6304_phi_fu_274 = 4'd0;
#0 add_i6356_phi_fu_278 = 7'd0;
#0 add_i6572_phi_fu_282 = 9'd0;
#0 phi_ln119_fu_286 = 3'd0;
#0 m16_1_fu_290 = 18'd0;
#0 i_n1_1_fu_294 = 4'd0;
#0 indvar_flatten_fu_298 = 7'd0;
#0 add_i5077_phi_fu_306 = 7'd0;
#0 m16_2_fu_310 = 19'd0;
#0 i_s1_0_fu_314 = 4'd0;
#0 i_n2_0_fu_318 = 4'd0;
#0 m16_4_fu_322 = 32'd0;
#0 mul_i4703_lcssa_phi_fu_326 = 32'd0;
#0 i_n3_0_fu_330 = 4'd0;
#0 m16_6_fu_334 = 32'd0;
#0 mul_i4387_lcssa_phi_fu_338 = 32'd0;
#0 mul_i4506_lcssa_phi_fu_342 = 8'd0;
#0 mul_i3908_lcssa_phi_fu_346 = 32'd0;
#0 add_i4161_lcssa_phi_fu_350 = 8'd0;
#0 mul_i3533_phi_fu_354 = 15'd0;
#0 add_i2039_phi_fu_358 = 4'd0;
#0 add_i2636_phi_fu_362 = 8'd0;
#0 phi_ln193_fu_366 = 4'd0;
#0 phi_ln190_fu_370 = 8'd0;
#0 m16_10_fu_374 = 32'd0;
#0 i_n4_1_fu_378 = 4'd0;
#0 indvar_flatten6_fu_382 = 7'd0;
#0 mul_i1148_phi_fu_386 = 7'd0;
#0 i_s2_0_fu_390 = 4'd0;
#0 m16_14_fu_394 = 32'd0;
#0 m16_17_fu_398 = 32'd0;
#0 i_s3_0_fu_402 = 4'd0;
end

case_9_case_9_Pipeline_L_s4_1 grp_case_9_Pipeline_L_s4_1_fu_1108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start),
    .ap_done(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_done),
    .ap_idle(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_idle),
    .ap_ready(grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready),
    .m16_17(m16_17_load_1_reg_5663),
    .in_data_4_address0(grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_address0),
    .in_data_4_ce0(grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_ce0),
    .in_data_4_q0(in_data_4_q0),
    .mul_i1148_phi(mul_i1148_phi_fu_386),
    .in_data_14_address0(grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_address0),
    .in_data_14_ce0(grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_ce0),
    .in_data_14_q0(in_data_14_q0),
    .phi_ln130(phi_ln130_fu_258),
    .sext_ln22_3(m_reg_5674),
    .m16_19_out(grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out),
    .m16_19_out_ap_vld(grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out_ap_vld)
);

case_9_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U8(
    .din0(reg_1165),
    .din1(in_data_14_q0),
    .dout(m22_fu_1312_p2)
);

case_9_mul_8s_3s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3s_11_1_1_U9(
    .din0(m23_fu_1321_p0),
    .din1(in_data_6_load_reg_4399),
    .dout(m23_fu_1321_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U10(
    .din0(m20_fu_1353_p0),
    .din1(m20_fu_1353_p1),
    .dout(m20_fu_1353_p2)
);

case_9_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U11(
    .din0(reg_1160),
    .din1(trunc_ln134_reg_4457),
    .dout(m27_fu_1401_p2)
);

case_9_mul_4s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4s_3s_7_1_1_U12(
    .din0(m25_fu_1378_p2),
    .din1(sext_ln128_fu_1418_p0),
    .dout(m29_fu_1422_p2)
);

case_9_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U13(
    .din0(trunc_ln129_1_fu_1428_p1),
    .din1(mul_ln129_fu_1439_p1),
    .dout(mul_ln129_fu_1439_p2)
);

case_9_mul_3s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_3s_2s_4_1_1_U14(
    .din0(m37_fu_1502_p0),
    .din1(m30_fu_1445_p1),
    .dout(m37_fu_1502_p2)
);

case_9_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U15(
    .din0(mul_ln145_fu_1526_p0),
    .din1(mul_ln145_fu_1526_p1),
    .dout(mul_ln145_fu_1526_p2)
);

case_9_mul_9s_4s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
mul_9s_4s_10_1_1_U16(
    .din0(m21_reg_4435_pp0_iter3_reg),
    .din1(m25_reg_4473),
    .dout(m31_fu_1651_p2)
);

case_9_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U17(
    .din0(in_scalar_load_1_reg_4320),
    .din1(phi_ln124_fu_270),
    .dout(mul_i5012_fu_1848_p2)
);

case_9_mul_4s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4s_3s_7_1_1_U18(
    .din0(mul_ln153_fu_1960_p0),
    .din1(in_data_0_q0),
    .dout(mul_ln153_fu_1960_p2)
);

case_9_mul_8s_3s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3s_11_1_1_U19(
    .din0(m46_fu_1982_p0),
    .din1(in_data_4_q0),
    .dout(m46_fu_1982_p2)
);

case_9_mul_6s_3s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mul_6s_3s_9_1_1_U20(
    .din0(mul_ln160_fu_2096_p0),
    .din1(in_data_2_q0),
    .dout(mul_ln160_fu_2096_p2)
);

case_9_mul_4s_3s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
mul_4s_3s_4_1_1_U21(
    .din0(empty_49_reg_4668),
    .din1(in_data_6_q0),
    .dout(m50_fu_2117_p2)
);

case_9_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U22(
    .din0(empty_50_fu_2168_p1),
    .din1(empty_50_fu_2168_p1),
    .dout(m55_fu_2171_p2)
);

case_9_mul_6s_2s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mul_6s_2s_8_1_1_U23(
    .din0(trunc_ln160_fu_2160_p1),
    .din1(phi_ln129_fu_262),
    .dout(mul_i4343_fu_2185_p2)
);

case_9_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U24(
    .din0(in_scalar_q0),
    .din1(phi_ln140_fu_246),
    .dout(mul_i3800_fu_2235_p2)
);

case_9_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U25(
    .din0(m65_fu_2253_p0),
    .din1(m65_fu_2253_p1),
    .dout(m65_fu_2253_p2)
);

case_9_mul_6s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6s_12_1_1_U26(
    .din0(empty_56_fu_2344_p1),
    .din1(empty_54_fu_2316_p1),
    .dout(mul_i3133_fu_2351_p2)
);

case_9_mul_8s_2s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mul_8s_2s_10_1_1_U27(
    .din0(reg_1160),
    .din1(phi_ln145_fu_242),
    .dout(m90_fu_2408_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U28(
    .din0(in_data_10_q0),
    .din1(sext_ln170_1_fu_2469_p0),
    .dout(m54_fu_2477_p2)
);

case_9_mul_4s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4s_3s_7_1_1_U29(
    .din0(trunc_ln178_fu_2513_p1),
    .din1(mul_ln178_fu_2521_p1),
    .dout(mul_ln178_fu_2521_p2)
);

case_9_mul_5s_3s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_5s_3s_8_1_1_U30(
    .din0(mul_ln181_fu_2552_p0),
    .din1(in_data_4_q0),
    .dout(mul_ln181_fu_2552_p2)
);

case_9_mul_12s_3s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
mul_12s_3s_15_1_1_U31(
    .din0(mul_ln173_fu_2624_p0),
    .din1(sext_ln173_fu_2620_p0),
    .dout(mul_ln173_fu_2624_p2)
);

case_9_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U32(
    .din0(m68_fu_2805_p2),
    .din1(m69_fu_2814_p1),
    .dout(m69_fu_2814_p2)
);

case_9_mul_6s_3s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mul_6s_3s_9_1_1_U33(
    .din0(mul_ln192_fu_2857_p0),
    .din1(reg_1174_pp1_iter2_reg),
    .dout(mul_ln192_fu_2857_p2)
);

case_9_mul_9s_3s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mul_9s_3s_9_1_1_U34(
    .din0(empty_57_reg_4925),
    .din1(sext_ln202_fu_2907_p0),
    .dout(m76_fu_2911_p2)
);

case_9_mul_7s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_7s_3s_7_1_1_U35(
    .din0(empty_58_reg_4930),
    .din1(sext_ln203_fu_2916_p0),
    .dout(m77_fu_2920_p2)
);

case_9_mul_5s_3s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
mul_5s_3s_5_1_1_U36(
    .din0(empty_59_reg_4935),
    .din1(reg_1169),
    .dout(m80_fu_2943_p2)
);

case_9_mul_7s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_7s_3s_7_1_1_U37(
    .din0(trunc_ln177_reg_4886),
    .din1(reg_1174_pp1_iter2_reg),
    .dout(m86_fu_3009_p2)
);

case_9_mul_4s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_4s_5s_5_1_1_U38(
    .din0(add_i2039_phi_cast_fu_3253_p0),
    .din1(empty_55_reg_4906),
    .dout(mul_i1663_fu_3257_p2)
);

case_9_mul_15s_4s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mul_15s_4s_16_1_1_U39(
    .din0(m104_fu_3270_p0),
    .din1(conv_i1370_fu_3266_p0),
    .dout(m104_fu_3270_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U40(
    .din0(in_data_8_q0),
    .din1(in_data_10_q0),
    .dout(mul_i1609_1287_fu_3323_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U41(
    .din0(in_data_8_q1),
    .din1(in_data_10_q1),
    .dout(mul_i1609_2301_fu_3337_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U42(
    .din0(in_data_8_q0),
    .din1(in_data_10_q0),
    .dout(mul_i1609_4329_fu_3359_p2)
);

case_9_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U43(
    .din0(in_data_8_q1),
    .din1(in_data_10_q1),
    .dout(conv_i1223_fu_3373_p2)
);

case_9_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U44(
    .din0(conv_i1223_fu_3373_p2),
    .din1(empty_61_reg_5390),
    .dout(m105_fu_3399_p2)
);

case_9_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U45(
    .din0(m112_fu_3741_p0),
    .din1(trunc_ln122_1_reg_4658),
    .dout(m112_fu_3741_p2)
);

case_9_mul_8s_3s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3s_11_1_1_U46(
    .din0(m106_fu_3811_p0),
    .din1(in_data_4_q0),
    .dout(m106_fu_3811_p2)
);

case_9_mul_5s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_5s_3s_6_1_1_U47(
    .din0(m111_fu_3961_p0),
    .din1(in_data_0_q0),
    .dout(m111_fu_3961_p2)
);

case_9_mul_8s_3s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3s_11_1_1_U48(
    .din0(mul_ln260_fu_3974_p0),
    .din1(in_data_14_q1),
    .dout(mul_ln260_fu_3974_p2)
);

case_9_mac_muladd_4s_3s_9s_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_4s_3s_9s_9_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m28_fu_1276_p2),
    .din1(sext_ln132_2_fu_1290_p0),
    .din2(grp_fu_4089_p2),
    .ce(1'b1),
    .dout(grp_fu_4089_p3)
);

case_9_mac_muladd_3s_3s_5s_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mac_muladd_3s_3s_5s_6_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln144_1_fu_1294_p0),
    .din1(sext_ln116_fu_1264_p0),
    .din2(m38_fu_1516_p2),
    .ce(1'b1),
    .dout(grp_fu_4098_p3)
);

case_9_mac_muladd_9s_3s_9s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mac_muladd_9s_3s_9s_12_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4107_p0),
    .din1(sext_ln211_fu_2823_p0),
    .din2(add_ln222_2_fu_3032_p2),
    .ce(1'b1),
    .dout(grp_fu_4107_p3)
);

case_9_mac_muladd_8s_3s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_3s_14s_14_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4115_p0),
    .din1(sext_ln221_1_fu_2827_p0),
    .din2(add_ln222_reg_5138),
    .ce(1'b1),
    .dout(grp_fu_4115_p3)
);

case_9_mac_muladd_3s_3s_6s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mac_muladd_3s_3s_6s_7_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_data_8_q1),
    .din1(in_data_10_q1),
    .din2(mul_i1609_1287_fu_3323_p2),
    .ce(1'b1),
    .dout(grp_fu_4122_p3)
);

case_9_mac_muladd_3s_3s_6s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mac_muladd_3s_3s_6s_7_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_data_8_q0),
    .din1(in_data_10_q0),
    .din2(mul_i1609_2301_fu_3337_p2),
    .ce(1'b1),
    .dout(grp_fu_4131_p3)
);

case_9_mac_muladd_3s_3s_6s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mac_muladd_3s_3s_6s_7_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_data_8_q0),
    .din1(in_data_10_q0),
    .din2(mul_i1609_4329_fu_3359_p2),
    .ce(1'b1),
    .dout(grp_fu_4140_p3)
);

case_9_mac_muladd_3s_3s_6s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mac_muladd_3s_3s_6s_7_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_data_8_q1),
    .din1(in_data_10_q1),
    .din2(conv_i1223_fu_3373_p2),
    .ce(1'b1),
    .dout(grp_fu_4149_p3)
);

case_9_mac_muladd_4s_3s_4s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
mac_muladd_4s_3s_4s_7_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m103_fu_3797_p2),
    .din1(in_data_10_q1),
    .din2(grp_fu_4158_p2),
    .ce(1'b1),
    .dout(grp_fu_4158_p3)
);

case_9_mac_muladd_3s_3s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_3s_3s_16s_17_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_data_2_q0),
    .din1(sext_ln251_fu_3830_p0),
    .din2(grp_fu_4166_p2),
    .ce(1'b1),
    .dout(grp_fu_4166_p3)
);

case_9_mac_muladd_4s_3s_12s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_4s_3s_12s_12_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4174_p0),
    .din1(in_data_6_q0),
    .din2(m116_reg_5580),
    .ce(1'b1),
    .dout(grp_fu_4174_p3)
);

case_9_mac_muladd_8s_3s_12s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3s_12s_12_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4180_p0),
    .din1(sext_ln259_2_fu_4005_p0),
    .din2(grp_fu_4174_p3),
    .ce(1'b1),
    .dout(grp_fu_4180_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter1_state28)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end else if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp1_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln254_fu_3915_p2 == 1'd1))) begin
            grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg <= 1'b1;
        end else if ((grp_case_9_Pipeline_L_s4_1_fu_1108_ap_ready == 1'b1)) begin
            grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_n1_1_fu_294 <= 4'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln113_fu_1211_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_n1_1_fu_294 <= add_ln114_fu_1248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln149_fu_1897_p2 == 1'd1))) begin
        i_n2_0_fu_318 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln159_fu_2070_p2 == 1'd1))) begin
        i_n2_0_fu_318 <= i_n2_0_2_reg_4696;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        i_n2_1_reg_1086 <= add_ln159_reg_4747;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln158_fu_2048_p2 == 1'd0))) begin
        i_n2_1_reg_1086 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln158_fu_2048_p2 == 1'd1))) begin
        i_n3_0_fu_330 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln167_fu_2433_p2 == 1'd1))) begin
        i_n3_0_fu_330 <= i_n3_0_2_reg_4829;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_n3_1_reg_1097 <= add_ln167_reg_4974;
    end else if (((icmp_ln166_fu_2280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i_n3_1_reg_1097 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        i_n4_1_fu_378 <= 4'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln188_fu_2743_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_n4_1_fu_378 <= add_ln189_fu_2778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_s1_0_fu_314 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln149_fu_1897_p2 == 1'd0))) begin
        i_s1_0_fu_314 <= add_ln149_fu_1903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_s2_0_fu_390 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln240_fu_3701_p2 == 1'd0))) begin
        i_s2_0_fu_390 <= add_ln240_fu_3707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln240_fu_3701_p2 == 1'd1))) begin
        i_s3_0_fu_402 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln254_fu_3915_p2 == 1'd0))) begin
        i_s3_0_fu_402 <= add_ln254_fu_3921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        indvar_flatten6_fu_382 <= 7'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln188_fu_2743_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten6_fu_382 <= add_ln188_fu_2749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_298 <= 7'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln113_fu_1211_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_298 <= add_ln113_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        m16_10_fu_374 <= m16_6_fu_334;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        m16_10_fu_374 <= m16_24_fu_3239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        m16_14_fu_394 <= add_ln231_9_fu_3667_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        m16_14_fu_394 <= m16_21_fu_3902_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln240_fu_3701_p2 == 1'd1))) begin
        m16_17_fu_398 <= m16_14_fu_394;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        m16_17_fu_398 <= m16_22_fu_4043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        m16_1_fu_290 <= 18'd0;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln113_reg_4357_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m16_1_fu_290 <= m16_23_fu_1823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        m16_2_fu_310 <= sext_ln1_3_reg_4558;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        m16_2_fu_310 <= m16_reg_4688;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln149_fu_1897_p2 == 1'd1))) begin
        m16_4_fu_322 <= sext_ln149_fu_1893_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m16_4_fu_322 <= m16_13_fu_2140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln158_fu_2048_p2 == 1'd1))) begin
        m16_6_fu_334 <= m16_4_fu_322;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        m16_6_fu_334 <= m16_19_fu_2729_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        reg_1155 <= in_scalar_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_1155 <= in_scalar_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_1160 <= in_scalar_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_1160 <= in_scalar_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        reg_1169 <= in_data_14_q1;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1169 <= in_data_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_i2039_phi_fu_358 <= m72_fu_2887_p2;
        add_i2636_phi_fu_362 <= m81_fu_2948_p2;
        phi_ln193_fu_366 <= m71_fu_2873_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_i4161_lcssa_phi_fu_350 <= add_ln177_fu_2508_p2;
        add_ln185_3_reg_5029 <= add_ln185_3_fu_2589_p2;
        add_ln185_6_reg_5034 <= add_ln185_6_fu_2599_p2;
        m53_reg_5014 <= m53_fu_2464_p2;
        m60_reg_5019 <= m60_fu_2526_p1;
        m62_reg_5024 <= m62_fu_2561_p1;
        mul_i3908_lcssa_phi_fu_346 <= sext_ln181_2_fu_2557_p1;
        mul_i4506_lcssa_phi_fu_342 <= sext_ln171_fu_2483_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_i5077_phi_cast_reg_4891 <= add_i5077_phi_cast_fu_2308_p1;
        add_i6356_phi_cast37_reg_4896 <= add_i6356_phi_cast37_fu_2312_p1;
        conv25_i4067_cast_reg_4945 <= conv25_i4067_cast_fu_2378_p1;
        conv_i3502_cast112_reg_4901 <= conv_i3502_cast112_fu_2319_p1;
        empty_55_reg_4906 <= empty_55_fu_2327_p1;
        empty_57_reg_4925 <= empty_57_fu_2365_p1;
        empty_58_reg_4930 <= empty_58_fu_2369_p1;
        empty_59_reg_4935 <= empty_59_fu_2372_p1;
        i_n3_0_2_reg_4829 <= i_n3_0_2_fu_2286_p2;
        in_scalar_load_6_cast122_reg_4966 <= in_scalar_load_6_cast122_fu_2414_p1;
        m73_cast_reg_4911 <= m73_cast_fu_2340_p1;
        m74_cast_reg_4920 <= m74_cast_fu_2361_p1;
        m88_reg_4955 <= m88_fu_2394_p2;
        m90_reg_4960 <= m90_fu_2408_p2;
        trunc_ln177_cast_reg_4950 <= trunc_ln177_cast_fu_2382_p1;
        trunc_ln177_reg_4886 <= trunc_ln177_fu_2304_p1;
        trunc_ln211_reg_4940 <= trunc_ln211_fu_2375_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_i5077_phi_fu_306 <= m42_fu_1947_p2;
        add_ln156_1_reg_4683 <= add_ln156_1_fu_1991_p2;
        m45_reg_4673 <= m45_fu_1973_p2;
        m46_reg_4678 <= m46_fu_1982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln113_reg_4357_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_i5426_phi_fu_230[3 : 1] <= tmp_4_fu_1664_p3[3 : 1];
        add_i6304_phi_fu_274 <= m25_reg_4473;
        mul_i6484_phi_fu_234 <= m23_reg_4446_pp0_iter3_reg;
        phi_ln130_fu_258 <= m31_fu_1651_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_i5426_phi_load_reg_4510[3 : 1] <= add_i5426_phi_fu_230[3 : 1];
        add_ln146_12_reg_4495 <= add_ln146_12_fu_1562_p2;
        add_ln146_14_reg_4500 <= add_ln146_14_fu_1568_p2;
        add_ln146_17_reg_4505 <= add_ln146_17_fu_1584_p2;
        add_ln146_19_reg_4537 <= add_ln146_19_fu_1758_p2;
        add_ln146_3_reg_4527 <= add_ln146_3_fu_1700_p2;
        add_ln146_7_reg_4490 <= add_ln146_7_fu_1550_p2;
        add_ln146_8_reg_4532 <= add_ln146_8_fu_1718_p2;
        icmp_ln113_reg_4357_pp0_iter2_reg <= icmp_ln113_reg_4357_pp0_iter1_reg;
        icmp_ln113_reg_4357_pp0_iter3_reg <= icmp_ln113_reg_4357_pp0_iter2_reg;
        icmp_ln113_reg_4357_pp0_iter4_reg <= icmp_ln113_reg_4357_pp0_iter3_reg;
        in_data_6_load_reg_4399_pp0_iter2_reg <= in_data_6_load_reg_4399;
        m20_reg_4468 <= m20_fu_1353_p2;
        m21_reg_4435 <= m21_fu_1307_p2;
        m21_reg_4435_pp0_iter3_reg <= m21_reg_4435;
        m22_reg_4441 <= m22_fu_1312_p2;
        m23_reg_4446 <= m23_fu_1321_p2;
        m23_reg_4446_pp0_iter3_reg <= m23_reg_4446;
        m25_reg_4473 <= m25_fu_1378_p2;
        m28_reg_4410_pp0_iter2_reg <= m28_reg_4410;
        m28_reg_4410_pp0_iter3_reg <= m28_reg_4410_pp0_iter2_reg;
        mul_i6484_phi_load_reg_4515 <= mul_i6484_phi_fu_234;
        reg_1165_pp0_iter2_reg <= reg_1165;
        sext_ln116_reg_4393_pp0_iter2_reg <= sext_ln116_reg_4393;
        trunc_ln122_reg_4452 <= trunc_ln122_fu_1326_p1;
        trunc_ln129_reg_4415_pp0_iter2_reg <= trunc_ln129_reg_4415;
        trunc_ln134_reg_4457 <= trunc_ln134_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_4357_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_i5493_phi_fu_250 <= m35_fu_1492_p2;
        add_i6356_phi_fu_278 <= m24_fu_1369_p2;
        mul_i6668_phi_fu_238 <= m20_fu_1353_p2;
        phi_ln124_fu_270 <= m26_fu_1391_p2;
        phi_ln129_fu_262 <= m30_fu_1445_p1;
        phi_ln133_fu_254 <= m33_fu_1465_p2;
        phi_ln140_fu_246 <= m37_fu_1502_p2;
        phi_ln145_fu_242 <= m40_fu_1532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_i6304_phi_load_reg_4520 <= add_i6304_phi_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_4357_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_i6572_phi_fu_282 <= m21_fu_1307_p2;
        phi_ln119_fu_286 <= m22_fu_1312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln159_reg_4747 <= add_ln159_fu_2076_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln163_reg_4762 <= add_ln163_fu_2126_p2;
        mul_i4703_lcssa_phi_fu_326 <= sext_ln160_1_fu_2101_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln167_reg_4974 <= add_ln167_fu_2439_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln185_10_reg_5044 <= add_ln185_10_fu_2661_p2;
        m56_reg_5039 <= m56_fu_2633_p1;
        mul_i4387_lcssa_phi_fu_338 <= sext_ln50_fu_2629_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln185_11_reg_5049 <= add_ln185_11_fu_2720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        add_ln222_12_reg_5174 <= add_ln222_12_fu_3051_p2;
        add_ln222_14_reg_5179 <= add_ln222_14_fu_3066_p2;
        add_ln222_16_reg_5184 <= add_ln222_16_fu_3072_p2;
        add_ln222_19_reg_5189 <= add_ln222_19_fu_3088_p2;
        add_ln222_21_reg_5204 <= add_ln222_21_fu_3209_p2;
        add_ln222_4_reg_5194 <= add_ln222_4_fu_3129_p2;
        add_ln222_9_reg_5199 <= add_ln222_9_fu_3169_p2;
        add_ln222_reg_5138 <= add_ln222_fu_2844_p2;
        in_data_4_load_2_reg_5083_pp1_iter2_reg <= in_data_4_load_2_reg_5083;
        m70_reg_5143 <= m70_fu_2862_p1;
        m71_reg_5148 <= m71_fu_2873_p2;
        m72_reg_5153 <= m72_fu_2887_p2;
        m76_reg_5159 <= m76_fu_2911_p2;
        m78_reg_5164 <= m78_fu_2925_p2;
        reg_1174_pp1_iter2_reg <= reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln231_2_reg_5465 <= add_ln231_2_fu_3393_p2;
        in_data_14_load_8_reg_5445 <= in_data_14_q0;
        in_data_14_load_9_reg_5450 <= in_data_14_q1;
        m105_reg_5470 <= m105_fu_3399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln231_8_reg_5475[17 : 3] <= add_ln231_8_fu_3628_p2[17 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln252_1_reg_5625 <= add_ln252_1_fu_3864_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln252_5_reg_5620 <= add_ln252_5_fu_3847_p2;
        m102_reg_5590 <= m102_fu_3784_p2;
        m106_reg_5600 <= m106_fu_3811_p2;
        mul_i1148_phi_fu_386 <= trunc_ln240_fu_3852_p1;
        sext_ln94_reg_5595 <= sext_ln94_fu_3803_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        add_ln252_7_reg_5630 <= add_ln252_7_fu_3893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add_ln263_3_reg_5694 <= add_ln263_3_fu_3987_p2;
        in_data_10_load_12_reg_5679 <= in_data_10_q1;
        m115_reg_5684 <= m115_fu_3979_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln263_4_reg_5704 <= add_ln263_4_fu_4021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        conv3_i_i4149133_cast_cast_cast_cast_reg_4796[6 : 0] <= conv3_i_i4149133_cast_cast_cast_cast_fu_2211_p1[6 : 0];
        conv_i3929_cast_reg_4806 <= conv_i3929_cast_fu_2223_p1;
        conv_i6325_phi_cast_reg_4801 <= conv_i6325_phi_cast_fu_2215_p1;
        in_scalar_load_4_cast_reg_4777 <= in_scalar_load_4_cast_fu_2164_p1;
        m64_cast_reg_4816 <= m64_cast_fu_2259_p1;
        mul_i3800_reg_4811 <= mul_i3800_fu_2235_p2;
        mul_i4343_cast_cast_reg_4786 <= mul_i4343_cast_cast_fu_2199_p1;
        phi_ln145_cast_reg_4791 <= phi_ln145_cast_fu_2203_p1;
        sext_ln185_5_reg_4821 <= sext_ln185_5_fu_2273_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_i4714_cast_reg_4663 <= conv_i4714_cast_fu_1926_p1;
        empty_49_reg_4668 <= empty_49_fu_1930_p1;
        trunc_ln122_1_reg_4658 <= trunc_ln122_1_fu_1922_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_i4979_cast_reg_4592 <= conv_i4979_cast_fu_1862_p1;
        empty_47_reg_4583 <= empty_47_fu_1837_p1;
        in_scalar_load_cast_reg_4597 <= in_scalar_load_cast_fu_1866_p1;
        sext_ln46_1_reg_4607 <= sext_ln46_1_fu_1874_p1;
        sext_ln46_reg_4602 <= sext_ln46_fu_1870_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        empty_61_reg_5390 <= empty_61_fu_3312_p1;
        in_data_14_load_4_reg_5330 <= in_data_14_q0;
        in_data_14_load_5_reg_5335 <= in_data_14_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_4315 <= empty_fu_1197_p1;
        in_scalar_load_1_reg_4320 <= in_scalar_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_n2_0_2_reg_4696 <= i_n2_0_2_fu_2054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln113_reg_4357 <= icmp_ln113_fu_1211_p2;
        icmp_ln113_reg_4357_pp0_iter1_reg <= icmp_ln113_reg_4357;
        m28_reg_4410 <= m28_fu_1276_p2;
        sext_ln116_reg_4393 <= sext_ln116_fu_1264_p1;
        trunc_ln129_reg_4415 <= trunc_ln129_fu_1282_p1;
        zext_ln114_reg_4361[3 : 0] <= zext_ln114_fu_1240_p1[3 : 0];
        zext_ln114_reg_4361_pp0_iter1_reg[3 : 0] <= zext_ln114_reg_4361[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln188_reg_5054 <= icmp_ln188_fu_2743_p2;
        m68_reg_5088 <= m68_fu_2805_p2;
        trunc_ln194_reg_5093 <= trunc_ln194_fu_2819_p1;
        zext_ln189_reg_5058[3 : 0] <= zext_ln189_fu_2772_p1[3 : 0];
        zext_ln189_reg_5058_pp1_iter1_reg[3 : 0] <= zext_ln189_reg_5058[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_14_load_3_reg_5275 <= in_data_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_14_load_6_reg_5395 <= in_data_14_q0;
        in_data_14_load_7_reg_5400 <= in_data_14_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_4_load_2_reg_5083 <= in_data_4_q0;
        sext_ln8_reg_5078 <= sext_ln8_fu_2797_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_6_load_reg_4399 <= in_data_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_scalar_load_1_cast24_reg_4341 <= in_scalar_load_1_cast24_fu_1201_p1;
        in_scalar_load_2_cast_reg_4352 <= in_scalar_load_2_cast_fu_1204_p1;
        in_scalar_load_2_reg_4346 <= in_scalar_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        in_scalar_load_4_cast124_reg_5575 <= in_scalar_load_4_cast124_fu_3754_p1;
        m116_reg_5580 <= m116_fu_3761_p2;
        phi_ln190_cast_reg_5570 <= phi_ln190_cast_fu_3750_p1;
        sext_ln22_1_reg_5585 <= sext_ln22_1_fu_3766_p1;
        sext_ln255_reg_5560 <= sext_ln255_fu_3734_p1;
        sext_ln259_reg_5565 <= sext_ln259_fu_3746_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        m101_cast149_reg_5490 <= m101_cast149_fu_3677_p1;
        m104_cast_reg_5495 <= m104_cast_fu_3680_p1;
        phi_ln127_cast_reg_5485 <= phi_ln127_cast_fu_3673_p1;
        sext_ln240_reg_5505 <= sext_ln240_fu_3687_p1;
        trunc_ln181_reg_5480 <= trunc_ln181_fu_3643_p1;
        trunc_ln208_cast_reg_5500 <= trunc_ln208_cast_fu_3683_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m101_reg_5265 <= m101_fu_3262_p2;
        m104_reg_5270 <= m104_fu_3270_p2;
        mul_i1663_reg_5239 <= mul_i1663_fu_3257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        m16_17_load_1_reg_5663 <= m16_17_fu_398;
        m_reg_5674[4 : 1] <= m_fu_3949_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m16_reg_4688 <= m16_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_reg_5054 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        mul_i3533_phi_fu_354 <= m69_fu_2814_p2;
        phi_ln190_fu_370 <= m68_fu_2805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_4357 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln127_fu_266 <= m28_fu_1276_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1165 <= in_data_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1174 <= in_data_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state23) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1178 <= in_data_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln1_1_reg_4548 <= sext_ln1_1_fu_1788_p1;
        sext_ln1_2_reg_4553 <= sext_ln1_2_fu_1791_p1;
        sext_ln1_3_reg_4558 <= sext_ln1_3_fu_1794_p1;
        sext_ln1_reg_4542[4 : 1] <= sext_ln1_fu_1785_p1[4 : 1];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((grp_case_9_Pipeline_L_s4_1_fu_1108_ap_done == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln113_fu_1211_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_condition_pp1_exit_iter1_state28 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state28 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln188_fu_2743_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        in_data_0_address0_local = zext_ln254_fu_3927_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_0_address0_local = zext_ln240_fu_3713_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        in_data_0_address0_local = zext_ln189_reg_5058_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_0_address0_local = zext_ln167_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_data_0_address0_local = zext_ln149_fu_1909_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_0_address0_local = zext_ln114_fu_1240_p1;
    end else begin
        in_data_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_0_ce0_local = 1'b1;
    end else begin
        in_data_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_10_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_10_address0_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_10_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_10_address0_local = 64'd3;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        in_data_10_address0_local = zext_ln189_reg_5058_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_10_address0_local = zext_ln167_fu_2445_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_10_address0_local = zext_ln114_fu_1240_p1;
    end else begin
        in_data_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        in_data_10_address1_local = zext_ln254_fu_3927_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_10_address1_local = zext_ln240_fu_3713_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_10_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_10_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_10_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_10_address1_local = 64'd0;
    end else begin
        in_data_10_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state34) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_10_ce0_local = 1'b1;
    end else begin
        in_data_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        in_data_10_ce1_local = 1'b1;
    end else begin
        in_data_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_12_address0_local = zext_ln240_fu_3713_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_12_address0_local = zext_ln189_fu_2772_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_12_address0_local = zext_ln167_fu_2445_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_12_address0_local = zext_ln114_reg_4361;
    end else begin
        in_data_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state22) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        in_data_12_ce0_local = 1'b1;
    end else begin
        in_data_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        in_data_14_address0 = grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_address0;
    end else begin
        in_data_14_address0 = in_data_14_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_14_address0_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_14_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_14_address0_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_14_address0_local = 64'd1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_14_address0_local = zext_ln189_reg_5058;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_14_address0_local = zext_ln167_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_data_14_address0_local = zext_ln149_fu_1909_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_14_address0_local = zext_ln114_reg_4361;
    end else begin
        in_data_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln254_fu_3915_p2 == 1'd0))) begin
        in_data_14_address1_local = zext_ln254_fu_3927_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_14_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_14_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_14_address1_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_14_address1_local = 64'd0;
    end else begin
        in_data_14_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        in_data_14_ce0 = grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_14_ce0;
    end else begin
        in_data_14_ce0 = in_data_14_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state34) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_14_ce0_local = 1'b1;
    end else begin
        in_data_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state46) & (icmp_ln254_fu_3915_p2 == 1'd0)))) begin
        in_data_14_ce1_local = 1'b1;
    end else begin
        in_data_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        in_data_2_address0_local = zext_ln254_fu_3927_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_2_address0_local = zext_ln240_fu_3713_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        in_data_2_address0_local = zext_ln189_reg_5058_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_2_address0_local = zext_ln167_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        in_data_2_address0_local = zext_ln159_fu_2082_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        in_data_2_address0_local = zext_ln114_reg_4361_pp0_iter1_reg;
    end else begin
        in_data_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_data_2_ce0_local = 1'b1;
    end else begin
        in_data_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        in_data_4_address0 = grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_address0;
    end else begin
        in_data_4_address0 = in_data_4_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_4_address0_local = zext_ln240_fu_3713_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        in_data_4_address0_local = zext_ln189_fu_2772_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_4_address0_local = zext_ln167_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_data_4_address0_local = zext_ln149_fu_1909_p1;
    end else begin
        in_data_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        in_data_4_ce0 = grp_case_9_Pipeline_L_s4_1_fu_1108_in_data_4_ce0;
    end else begin
        in_data_4_ce0 = in_data_4_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        in_data_4_ce0_local = 1'b1;
    end else begin
        in_data_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        in_data_6_address0_local = zext_ln254_fu_3927_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        in_data_6_address0_local = zext_ln240_fu_3713_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        in_data_6_address0_local = zext_ln189_reg_5058_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        in_data_6_address0_local = zext_ln159_fu_2082_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_6_address0_local = zext_ln114_fu_1240_p1;
    end else begin
        in_data_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state16) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_6_ce0_local = 1'b1;
    end else begin
        in_data_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_8_address0_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_8_address0_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_8_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_8_address0_local = 64'd3;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        in_data_8_address0_local = zext_ln189_reg_5058_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_8_address0_local = zext_ln167_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        in_data_8_address0_local = zext_ln149_fu_1909_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_8_address0_local = zext_ln114_fu_1240_p1;
    end else begin
        in_data_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        in_data_8_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        in_data_8_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        in_data_8_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        in_data_8_address1_local = 64'd0;
    end else begin
        in_data_8_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state34) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_data_8_ce0_local = 1'b1;
    end else begin
        in_data_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34))) begin
        in_data_8_ce1_local = 1'b1;
    end else begin
        in_data_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        in_scalar_address0_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        in_scalar_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_scalar_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        in_scalar_address0_local = 64'd13;
    end else begin
        in_scalar_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        in_scalar_address1_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_scalar_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        in_scalar_address1_local = 64'd7;
    end else begin
        in_scalar_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_scalar_ce0_local = 1'b1;
    end else begin
        in_scalar_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_scalar_ce1_local = 1'b1;
    end else begin
        in_scalar_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln149_fu_1897_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln158_fu_2048_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln159_fu_2070_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln166_fu_2280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln167_fu_2433_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) & ~((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln240_fu_3701_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln254_fu_3915_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_case_9_Pipeline_L_s4_1_fu_1108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i1730_1_fu_3421_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_1_fu_3418_p1));

assign add_i1730_2_fu_3430_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_2_fu_3427_p1));

assign add_i1730_3_fu_3439_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_3_fu_3436_p1));

assign add_i1730_4_fu_3457_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_4_fu_3445_p1));

assign add_i1730_5_fu_3463_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_5_fu_3448_p1));

assign add_i1730_6_fu_3469_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_6_fu_3451_p1));

assign add_i1730_7_cast_fu_3509_p1 = $signed(add_i1730_7_fu_3475_p2);

assign add_i1730_7_fu_3475_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_7_fu_3454_p1));

assign add_i1730_fu_3412_p2 = ($signed(empty_60_fu_3404_p1) + $signed(conv_i1751_fu_3408_p1));

assign add_i2039_phi_cast_fu_3253_p0 = add_i2039_phi_fu_358;

assign add_i5077_phi_cast_fu_2308_p1 = $signed(add_i5077_phi_fu_306);

assign add_i6356_phi_cast37_fu_2312_p1 = $signed(add_i6356_phi_fu_278);

assign add_ln113_fu_1217_p2 = (indvar_flatten_fu_298 + 7'd1);

assign add_ln114_fu_1248_p2 = (select_ln1_fu_1232_p3 + 4'd1);

assign add_ln146_11_fu_1556_p2 = ($signed(sext_ln126_fu_1406_p1) + $signed(sext_ln117_fu_1358_p1));

assign add_ln146_12_fu_1562_p2 = ($signed(add_ln146_11_fu_1556_p2) + $signed(sext_ln25_fu_1397_p1));

assign add_ln146_13_fu_1730_p2 = ($signed(sext_ln146_7_fu_1727_p1) + $signed(sext_ln146_6_fu_1724_p1));

assign add_ln146_14_fu_1568_p2 = ($signed(sext_ln135_1_fu_1480_p1) + $signed(sext_ln141_fu_1508_p1));

assign add_ln146_15_fu_1739_p2 = ($signed(sext_ln146_8_fu_1736_p1) + $signed(sext_ln126_1_fu_1642_p1));

assign add_ln146_16_fu_1574_p2 = ($signed(sext_ln146_fu_1536_p1) + $signed(sext_ln131_2_fu_1453_p1));

assign add_ln146_17_fu_1584_p2 = ($signed(sext_ln146_9_fu_1580_p1) + $signed(sext_ln121_fu_1362_p1));

assign add_ln146_18_fu_1748_p2 = ($signed(sext_ln146_10_fu_1745_p1) + $signed(add_ln146_15_fu_1739_p2));

assign add_ln146_19_fu_1758_p2 = ($signed(sext_ln146_11_fu_1754_p1) + $signed(add_ln146_13_fu_1730_p2));

assign add_ln146_1_fu_1685_p2 = ($signed(sext_ln138_fu_1672_p1) + $signed(sext_ln131_fu_1657_p1));

assign add_ln146_20_fu_1813_p2 = ($signed(sext_ln146_14_fu_1810_p1) + $signed(add_ln146_9_fu_1804_p2));

assign add_ln146_2_fu_1695_p2 = ($signed(sext_ln146_2_fu_1691_p1) + $signed(m23_reg_4446_pp0_iter3_reg));

assign add_ln146_3_fu_1700_p2 = ($signed(add_ln146_2_fu_1695_p2) + $signed(sext_ln146_1_fu_1681_p1));

assign add_ln146_5_fu_1709_p2 = ($signed(sext_ln146_5_fu_1706_p1) + $signed(sext_ln132_fu_1660_p1));

assign add_ln146_6_fu_1540_p2 = ($signed(sext_ln127_fu_1414_p1) + $signed(sext_ln135_2_fu_1484_p1));

assign add_ln146_7_fu_1550_p2 = ($signed(sext_ln146_3_fu_1546_p1) + $signed(sext_ln131_1_fu_1449_p1));

assign add_ln146_8_fu_1718_p2 = ($signed(sext_ln146_12_fu_1715_p1) + $signed(add_ln146_5_fu_1709_p2));

assign add_ln146_9_fu_1804_p2 = ($signed(sext_ln146_13_fu_1801_p1) + $signed(sext_ln146_4_fu_1798_p1));

assign add_ln146_fu_1676_p2 = ($signed(sext_ln118_fu_1639_p1) + $signed(m21_reg_4435_pp0_iter3_reg));

assign add_ln149_fu_1903_p2 = (i_s1_0_fu_314 + 4'd1);

assign add_ln156_1_fu_1991_p2 = ($signed(sext_ln151_fu_1952_p1) + $signed(sext_ln156_fu_1987_p1));

assign add_ln156_2_fu_2016_p2 = ($signed(sext_ln156_3_fu_2013_p1) + $signed(sext_ln156_1_fu_2002_p1));

assign add_ln156_3_fu_2026_p2 = ($signed(sext_ln156_4_fu_2022_p1) + $signed(add_ln156_fu_2008_p2));

assign add_ln156_fu_2008_p2 = ($signed(sext_ln46_1_reg_4607) + $signed(sext_ln156_2_fu_2005_p1));

assign add_ln159_fu_2076_p2 = (i_n2_1_reg_1086 + 4'd1);

assign add_ln163_fu_2126_p2 = ($signed(sext_ln163_fu_2122_p1) + $signed(sext_ln162_1_fu_2109_p1));

assign add_ln167_fu_2439_p2 = (i_n3_1_reg_1097 + 4'd1);

assign add_ln177_fu_2508_p2 = (zext_ln177_fu_2499_p1 + conv3_i_i4149133_cast_cast_cast_cast_reg_4796);

assign add_ln185_10_fu_2661_p2 = ($signed(sext_ln185_7_fu_2657_p1) + $signed(sext_ln185_6_fu_2643_p1));

assign add_ln185_11_fu_2720_p2 = ($signed(sext_ln185_8_fu_2717_p1) + $signed(add_ln185_4_fu_2711_p2));

assign add_ln185_1_fu_2702_p2 = ($signed(sext_ln185_2_fu_2698_p1) + $signed(sext_ln180_fu_2688_p1));

assign add_ln185_2_fu_2579_p2 = ($signed(sext_ln181_fu_2544_p1) + $signed(sext_ln185_1_fu_2575_p1));

assign add_ln185_3_fu_2589_p2 = ($signed(sext_ln185_3_fu_2585_p1) + $signed(m64_cast_reg_4816));

assign add_ln185_4_fu_2711_p2 = ($signed(sext_ln185_4_fu_2708_p1) + $signed(add_ln185_1_fu_2702_p2));

assign add_ln185_5_fu_2594_p2 = ($signed(sext_ln180_1_fu_2540_p1) + $signed(mul_i4343_cast_cast_reg_4786));

assign add_ln185_6_fu_2599_p2 = ($signed(add_ln185_5_fu_2594_p2) + $signed(sext_ln54_fu_2487_p1));

assign add_ln185_7_fu_2646_p2 = ($signed(sext_ln185_fu_2640_p1) + $signed(sext_ln180_2_fu_2637_p1));

assign add_ln185_8_fu_2267_p2 = ($signed(sext_ln22_fu_2263_p1) + $signed(m55_cast_fu_2195_p1));

assign add_ln185_9_fu_2652_p2 = ($signed(sext_ln185_5_reg_4821) + $signed(add_ln185_7_fu_2646_p2));

assign add_ln185_fu_2692_p2 = ($signed(sext_ln176_fu_2675_p1) + $signed(sext_ln170_fu_2672_p1));

assign add_ln188_fu_2749_p2 = (indvar_flatten6_fu_382 + 7'd1);

assign add_ln189_fu_2778_p2 = (select_ln8_fu_2764_p3 + 4'd1);

assign add_ln222_10_fu_3221_p2 = ($signed(sext_ln222_6_fu_3218_p1) + $signed(add_ln222_4_reg_5194));

assign add_ln222_11_fu_3041_p2 = ($signed(sext_ln219_fu_3024_p1) + $signed(sext_ln214_1_fu_3001_p1));

assign add_ln222_12_fu_3051_p2 = ($signed(sext_ln222_7_fu_3047_p1) + $signed(sext_ln209_2_fu_2961_p1));

assign add_ln222_13_fu_3057_p2 = ($signed(sext_ln219_1_fu_3028_p1) + $signed(m74_cast_reg_4920));

assign add_ln222_14_fu_3066_p2 = ($signed(sext_ln222_9_fu_3062_p1) + $signed(sext_ln205_2_fu_2935_p1));

assign add_ln222_15_fu_3181_p2 = ($signed(sext_ln222_10_fu_3178_p1) + $signed(sext_ln222_8_fu_3175_p1));

assign add_ln222_16_fu_3072_p2 = ($signed(sext_ln205_fu_2931_p1) + $signed(sext_ln214_fu_2997_p1));

assign add_ln222_17_fu_3190_p2 = ($signed(sext_ln222_11_fu_3187_p1) + $signed(sext_ln194_1_fu_3108_p1));

assign add_ln222_18_fu_3078_p2 = ($signed(sext_ln209_1_fu_2957_p1) + $signed(sext_ln209_fu_2953_p1));

assign add_ln222_19_fu_3088_p2 = ($signed(sext_ln222_12_fu_3084_p1) + $signed(m73_cast_reg_4911));

assign add_ln222_20_fu_3199_p2 = ($signed(sext_ln222_13_fu_3196_p1) + $signed(add_ln222_17_fu_3190_p2));

assign add_ln222_21_fu_3209_p2 = ($signed(sext_ln222_14_fu_3205_p1) + $signed(add_ln222_15_fu_3181_p2));

assign add_ln222_22_fu_3229_p2 = ($signed(sext_ln222_15_fu_3226_p1) + $signed(add_ln222_10_fu_3221_p2));

assign add_ln222_2_fu_3032_p2 = ($signed(sext_ln215_fu_3005_p1) + $signed(m88_reg_4955));

assign add_ln222_4_fu_3129_p2 = ($signed(sext_ln222_2_fu_3126_p1) + $signed(grp_fu_4115_p3));

assign add_ln222_5_fu_3134_p2 = ($signed(sext_ln195_fu_3111_p1) + $signed(sext_ln70_fu_3114_p1));

assign add_ln222_6_fu_3144_p2 = ($signed(sext_ln222_3_fu_3140_p1) + $signed(m90_reg_4960));

assign add_ln222_7_fu_3153_p2 = ($signed(sext_ln205_1_fu_3117_p1) + $signed(sext_ln205_3_fu_3120_p1));

assign add_ln222_8_fu_3159_p2 = ($signed(add_ln222_7_fu_3153_p2) + $signed(sext_ln221_fu_3123_p1));

assign add_ln222_9_fu_3169_p2 = ($signed(sext_ln222_5_fu_3165_p1) + $signed(sext_ln222_4_fu_3149_p1));

assign add_ln222_fu_2844_p2 = ($signed(trunc_ln194_reg_5093) + $signed(sext_ln194_fu_2841_p1));

assign add_ln225_1_fu_3523_p2 = ($signed(sext_ln225_2_fu_3489_p1) + $signed(sext_ln225_3_fu_3493_p1));

assign add_ln225_2_fu_3533_p2 = ($signed(sext_ln225_8_fu_3529_p1) + $signed(sext_ln225_7_fu_3519_p1));

assign add_ln225_3_fu_3543_p2 = ($signed(sext_ln225_4_fu_3497_p1) + $signed(sext_ln225_5_fu_3501_p1));

assign add_ln225_4_fu_3553_p2 = ($signed(sext_ln225_6_fu_3505_p1) + $signed(add_i1730_7_cast_fu_3509_p1));

assign add_ln225_5_fu_3563_p2 = ($signed(sext_ln225_11_fu_3559_p1) + $signed(sext_ln225_10_fu_3549_p1));

assign add_ln225_6_fu_3573_p2 = ($signed(sext_ln225_12_fu_3569_p1) + $signed(sext_ln225_9_fu_3539_p1));

assign add_ln225_fu_3513_p2 = ($signed(sext_ln225_1_fu_3485_p1) + $signed(sext_ln225_fu_3481_p1));

assign add_ln231_2_fu_3393_p2 = ($signed(sext_ln231_9_fu_3390_p1) + $signed(sext_ln231_8_fu_3387_p1));

assign add_ln231_5_fu_3600_p2 = ($signed(sext_ln231_12_fu_3597_p1) + $signed(sext_ln231_11_fu_3594_p1));

assign add_ln231_6_fu_3610_p2 = ($signed(sext_ln231_13_fu_3606_p1) + $signed(sext_ln231_10_fu_3591_p1));

assign add_ln231_7_fu_3658_p2 = ($signed(sext_ln231_7_fu_3654_p1) + $signed(m16_10_fu_374));

assign add_ln231_8_fu_3628_p2 = ($signed(sext_ln231_14_fu_3587_p1) + $signed(sext_ln231_15_fu_3624_p1));

assign add_ln231_9_fu_3667_p2 = ($signed(sext_ln231_16_fu_3664_p1) + $signed(add_ln231_7_fu_3658_p2));

assign add_ln240_fu_3707_p2 = (i_s2_0_fu_390 + 4'd1);

assign add_ln252_1_fu_3864_p2 = ($signed(m106_reg_5600) + $signed(sext_ln93_fu_3861_p1));

assign add_ln252_2_fu_3872_p2 = ($signed(sext_ln252_1_fu_3869_p1) + $signed(grp_fu_4166_p3));

assign add_ln252_4_fu_3838_p2 = ($signed(sext_ln240_reg_5505) + $signed(sext_ln250_fu_3826_p1));

assign add_ln252_5_fu_3847_p2 = ($signed(sext_ln252_3_fu_3843_p1) + $signed(m101_cast149_reg_5490));

assign add_ln252_6_fu_3883_p2 = ($signed(sext_ln252_6_fu_3880_p1) + $signed(sext_ln252_2_fu_3877_p1));

assign add_ln252_7_fu_3893_p2 = ($signed(sext_ln252_4_fu_3889_p1) + $signed(add_ln252_2_fu_3872_p2));

assign add_ln254_fu_3921_p2 = (i_s3_0_fu_402 + 4'd1);

assign add_ln263_2_fu_4012_p2 = ($signed(sext_ln263_1_fu_4009_p1) + $signed(sext_ln259_1_fu_4001_p1));

assign add_ln263_3_fu_3987_p2 = ($signed(sext_ln259_reg_5565) + $signed(sext_ln258_fu_3966_p1));

assign add_ln263_4_fu_4021_p2 = ($signed(sext_ln263_4_fu_4018_p1) + $signed(add_ln263_2_fu_4012_p2));

assign add_ln263_5_fu_4033_p2 = ($signed(sext_ln263_5_fu_4030_p1) + $signed(sext_ln263_3_fu_4027_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd42];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign conv25_i4067_cast_fu_2378_p1 = $signed(add_i5493_phi_fu_250);

assign conv3_i_i4149133_cast_cast_cast_cast_fu_2211_p1 = $unsigned(conv3_i_i4149133_cast_cast_cast_fu_2207_p1);

assign conv3_i_i4149133_cast_cast_cast_fu_2207_p0 = phi_ln145_fu_242;

assign conv3_i_i4149133_cast_cast_cast_fu_2207_p1 = conv3_i_i4149133_cast_cast_cast_fu_2207_p0;

assign conv_i1370_fu_3266_p0 = add_i2039_phi_fu_358;

assign conv_i1751_1_fu_3418_p1 = $signed(in_data_14_load_3_reg_5275);

assign conv_i1751_2_fu_3427_p1 = $signed(in_data_14_load_4_reg_5330);

assign conv_i1751_3_fu_3436_p1 = $signed(in_data_14_load_5_reg_5335);

assign conv_i1751_4_fu_3445_p1 = $signed(in_data_14_load_6_reg_5395);

assign conv_i1751_5_fu_3448_p1 = $signed(in_data_14_load_7_reg_5400);

assign conv_i1751_6_fu_3451_p1 = $signed(in_data_14_load_8_reg_5445);

assign conv_i1751_7_fu_3454_p1 = $signed(in_data_14_load_9_reg_5450);

assign conv_i1751_fu_3408_p0 = reg_1169;

assign conv_i1751_fu_3408_p1 = $signed(conv_i1751_fu_3408_p0);

assign conv_i3211_fu_2330_p1 = $signed(phi_ln119_fu_286);

assign conv_i3502_cast112_fu_2319_p1 = empty_54_fu_2316_p1;

assign conv_i3929_cast_fu_2223_p1 = $signed(empty_51_fu_2219_p1);

assign conv_i4714_cast_fu_1926_p1 = $signed(mul_i6668_phi_fu_238);

assign conv_i4979_cast_fu_1862_p1 = $signed(empty_48_fu_1858_p1);

assign conv_i519_fu_3758_p1 = $signed(trunc_ln181_reg_5480);

assign conv_i6325_phi_cast_fu_2215_p1 = $signed(phi_ln119_fu_286);

assign empty_47_fu_1837_p1 = add_i5493_phi_fu_250[6:0];

assign empty_48_fu_1858_p1 = mul_i6668_phi_fu_238[3:0];

assign empty_49_fu_1930_p1 = in_scalar_load_1_reg_4320[3:0];

assign empty_50_fu_2168_p1 = add_i6304_phi_load_reg_4520[1:0];

assign empty_51_fu_2219_p1 = add_i6356_phi_fu_278[4:0];

assign empty_52_fu_2245_p0 = in_scalar_q1;

assign empty_54_fu_2316_p1 = in_scalar_load_1_reg_4320[5:0];

assign empty_55_fu_2327_p1 = in_scalar_load_2_reg_4346[4:0];

assign empty_56_fu_2344_p1 = in_scalar_load_2_reg_4346[5:0];

assign empty_57_fu_2365_p1 = mul_i4387_lcssa_phi_fu_338[8:0];

assign empty_58_fu_2369_p1 = in_scalar_load_1_reg_4320[6:0];

assign empty_59_fu_2372_p1 = in_scalar_load_1_reg_4320[4:0];

assign empty_60_fu_3404_p1 = mul_i4387_lcssa_phi_fu_338[10:0];

assign empty_61_fu_3312_p1 = m90_reg_4960[5:0];

assign empty_fu_1197_p0 = in_scalar_q1;

assign empty_fu_1197_p1 = empty_fu_1197_p0[5:0];

assign grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start = grp_case_9_Pipeline_L_s4_1_fu_1108_ap_start_reg;

assign grp_fu_4089_p2 = ($signed(sext_ln136_fu_1488_p1) + $signed(sext_ln127_fu_1414_p1));

assign grp_fu_4107_p0 = conv25_i4067_cast_reg_4945;

assign grp_fu_4115_p0 = in_scalar_load_6_cast122_reg_4966;

assign grp_fu_4158_p2 = sext_ln94_reg_5595;

assign grp_fu_4166_p2 = m104_cast_reg_5495;

assign grp_fu_4174_p0 = sext_ln22_1_reg_5585;

assign grp_fu_4180_p0 = phi_ln190_cast_reg_5570;

assign i_n2_0_2_fu_2054_p2 = (i_n2_0_fu_318 + 4'd1);

assign i_n3_0_2_fu_2286_p2 = (i_n3_0_fu_330 + 4'd1);

assign icmp_ln113_fu_1211_p2 = ((indvar_flatten_fu_298 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_1226_p2 = ((i_n1_1_fu_294 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1897_p2 = ((i_s1_0_fu_314 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_2048_p2 = ((i_n2_0_fu_318 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_2070_p2 = ((i_n2_1_reg_1086 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_2280_p2 = ((i_n3_0_fu_330 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_2433_p2 = ((i_n3_1_reg_1097 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_2743_p2 = ((indvar_flatten6_fu_382 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_2758_p2 = ((i_n4_1_fu_378 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln240_fu_3701_p2 = ((i_s2_0_fu_390 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_3915_p2 = ((i_s3_0_fu_402 == 4'd8) ? 1'b1 : 1'b0);

assign in_data_0_address0 = in_data_0_address0_local;

assign in_data_0_ce0 = in_data_0_ce0_local;

assign in_data_10_address0 = in_data_10_address0_local;

assign in_data_10_address1 = in_data_10_address1_local;

assign in_data_10_ce0 = in_data_10_ce0_local;

assign in_data_10_ce1 = in_data_10_ce1_local;

assign in_data_11_address0 = 4'd0;

assign in_data_11_address1 = 4'd0;

assign in_data_11_ce0 = 1'b0;

assign in_data_11_ce1 = 1'b0;

assign in_data_11_d0 = 3'd0;

assign in_data_11_d1 = 3'd0;

assign in_data_11_we0 = 1'b0;

assign in_data_11_we1 = 1'b0;

assign in_data_12_address0 = in_data_12_address0_local;

assign in_data_12_ce0 = in_data_12_ce0_local;

assign in_data_13_address0 = 4'd0;

assign in_data_13_address1 = 4'd0;

assign in_data_13_ce0 = 1'b0;

assign in_data_13_ce1 = 1'b0;

assign in_data_13_d0 = 3'd0;

assign in_data_13_d1 = 3'd0;

assign in_data_13_we0 = 1'b0;

assign in_data_13_we1 = 1'b0;

assign in_data_14_address1 = in_data_14_address1_local;

assign in_data_14_ce1 = in_data_14_ce1_local;

assign in_data_15_address0 = 4'd0;

assign in_data_15_address1 = 4'd0;

assign in_data_15_ce0 = 1'b0;

assign in_data_15_ce1 = 1'b0;

assign in_data_15_d0 = 3'd0;

assign in_data_15_d1 = 3'd0;

assign in_data_15_we0 = 1'b0;

assign in_data_15_we1 = 1'b0;

assign in_data_1_address0 = 4'd0;

assign in_data_1_address1 = 4'd0;

assign in_data_1_ce0 = 1'b0;

assign in_data_1_ce1 = 1'b0;

assign in_data_1_d0 = 3'd0;

assign in_data_1_d1 = 3'd0;

assign in_data_1_we0 = 1'b0;

assign in_data_1_we1 = 1'b0;

assign in_data_2_address0 = in_data_2_address0_local;

assign in_data_2_ce0 = in_data_2_ce0_local;

assign in_data_3_address0 = 4'd0;

assign in_data_3_address1 = 4'd0;

assign in_data_3_ce0 = 1'b0;

assign in_data_3_ce1 = 1'b0;

assign in_data_3_d0 = 3'd0;

assign in_data_3_d1 = 3'd0;

assign in_data_3_we0 = 1'b0;

assign in_data_3_we1 = 1'b0;

assign in_data_5_address0 = 4'd0;

assign in_data_5_address1 = 4'd0;

assign in_data_5_ce0 = 1'b0;

assign in_data_5_ce1 = 1'b0;

assign in_data_5_d0 = 3'd0;

assign in_data_5_d1 = 3'd0;

assign in_data_5_we0 = 1'b0;

assign in_data_5_we1 = 1'b0;

assign in_data_6_address0 = in_data_6_address0_local;

assign in_data_6_ce0 = in_data_6_ce0_local;

assign in_data_7_address0 = 4'd0;

assign in_data_7_address1 = 4'd0;

assign in_data_7_ce0 = 1'b0;

assign in_data_7_ce1 = 1'b0;

assign in_data_7_d0 = 3'd0;

assign in_data_7_d1 = 3'd0;

assign in_data_7_we0 = 1'b0;

assign in_data_7_we1 = 1'b0;

assign in_data_8_address0 = in_data_8_address0_local;

assign in_data_8_address1 = in_data_8_address1_local;

assign in_data_8_ce0 = in_data_8_ce0_local;

assign in_data_8_ce1 = in_data_8_ce1_local;

assign in_data_9_address0 = 4'd0;

assign in_data_9_address1 = 4'd0;

assign in_data_9_ce0 = 1'b0;

assign in_data_9_ce1 = 1'b0;

assign in_data_9_d0 = 3'd0;

assign in_data_9_d1 = 3'd0;

assign in_data_9_we0 = 1'b0;

assign in_data_9_we1 = 1'b0;

assign in_scalar_address0 = in_scalar_address0_local;

assign in_scalar_address1 = in_scalar_address1_local;

assign in_scalar_ce0 = in_scalar_ce0_local;

assign in_scalar_ce1 = in_scalar_ce1_local;

assign in_scalar_load_1_cast24_fu_1201_p1 = in_scalar_load_1_reg_4320;

assign in_scalar_load_2_cast_fu_1204_p0 = in_scalar_q1;

assign in_scalar_load_2_cast_fu_1204_p1 = in_scalar_load_2_cast_fu_1204_p0;

assign in_scalar_load_4_cast124_fu_3754_p1 = reg_1155;

assign in_scalar_load_4_cast_fu_2164_p1 = reg_1155;

assign in_scalar_load_6_cast122_fu_2414_p1 = reg_1160;

assign in_scalar_load_cast_fu_1866_p1 = reg_1155;

assign m101_cast149_fu_3677_p1 = m101_reg_5265;

assign m101_fu_3262_p2 = ($signed(sext_ln1_reg_4542) + $signed(sext_ln1_1_reg_4548));

assign m102_fu_3784_p2 = ($signed(phi_ln127_cast_reg_5485) + $signed(sext_ln242_fu_3780_p1));

assign m103_fu_3797_p2 = ($signed(sext_ln243_1_fu_3793_p1) + $signed(sext_ln243_fu_3789_p1));

assign m104_cast_fu_3680_p1 = $signed(m104_reg_5270);

assign m104_fu_3270_p0 = sext_ln8_reg_5078;

assign m106_fu_3811_p0 = trunc_ln208_cast_reg_5500;

assign m107_fu_3816_p0 = in_data_0_q0;

assign m107_fu_3816_p2 = m107_fu_3816_p0 << 3'd1;

assign m111_fu_3961_p0 = sext_ln255_reg_5560;

assign m112_fu_3741_p0 = add_i2636_phi_fu_362[6:0];

assign m113_fu_3995_p2 = ($signed(sext_ln257_fu_3992_p1) + $signed(add_i6572_phi_fu_282));

assign m115_fu_3979_p1 = mul_ln260_fu_3974_p2[9:0];

assign m116_fu_3761_p2 = ($signed(sext_ln1_2_reg_4553) + $signed(conv_i519_fu_3758_p1));

assign m16_13_fu_2140_p2 = ($signed(m16_4_fu_322) + $signed(sext_ln163_1_fu_2137_p1));

assign m16_19_fu_2729_p2 = ($signed(m16_6_fu_334) + $signed(sext_ln185_9_fu_2726_p1));

assign m16_21_fu_3902_p2 = ($signed(m16_14_fu_394) + $signed(sext_ln252_5_fu_3899_p1));

assign m16_22_fu_4043_p2 = ($signed(m16_17_fu_398) + $signed(sext_ln263_6_fu_4039_p1));

assign m16_23_fu_1823_p0 = m16_1_fu_290;

assign m16_23_fu_1823_p2 = ($signed(m16_23_fu_1823_p0) + $signed(sext_ln146_15_fu_1819_p1));

assign m16_24_fu_3239_p2 = ($signed(m16_10_fu_374) + $signed(sext_ln222_16_fu_3235_p1));

assign m16_fu_2036_p0 = m16_2_fu_310;

assign m16_fu_2036_p2 = ($signed(m16_fu_2036_p0) + $signed(sext_ln156_5_fu_2032_p1));

assign m19_fu_1348_p2 = ($signed(sext_ln115_fu_1344_p1) + $signed(empty_reg_4315));

assign m20_fu_1353_p0 = sext_ln116_reg_4393_pp0_iter2_reg;

assign m20_fu_1353_p1 = sext_ln115_fu_1344_p1;

assign m21_fu_1307_p2 = ($signed(sext_ln118_1_fu_1303_p1) + $signed(in_scalar_load_1_cast24_reg_4341));

assign m23_fu_1321_p0 = in_scalar_load_2_cast_reg_4352;

assign m24_fu_1369_p2 = ($signed(sext_ln122_fu_1365_p1) + $signed(trunc_ln122_reg_4452));

assign m25_fu_1378_p2 = ($signed(sext_ln121_fu_1362_p1) + $signed(sext_ln123_fu_1374_p1));

assign m26_fu_1391_p2 = ($signed(sext_ln124_fu_1384_p1) + $signed(sext_ln124_1_fu_1388_p1));

assign m28_fu_1276_p2 = ($signed(sext_ln127_1_fu_1268_p1) + $signed(sext_ln127_2_fu_1272_p1));

assign m30_fu_1445_p1 = mul_ln129_fu_1439_p2[1:0];

assign m33_fu_1465_p2 = ($signed(sext_ln133_fu_1461_p1) + $signed(trunc_ln133_fu_1457_p1));

assign m34_fu_1475_p2 = ($signed(sext_ln134_fu_1471_p1) + $signed(trunc_ln134_reg_4457));

assign m35_fu_1492_p2 = ($signed(sext_ln136_fu_1488_p1) + $signed(sext_ln127_fu_1414_p1));

assign m37_fu_1502_p0 = sext_ln123_fu_1374_p1;

assign m38_fu_1516_p2 = ($signed(sext_ln142_fu_1512_p1) + $signed(sext_ln124_fu_1384_p1));

assign m40_fu_1532_p1 = mul_ln145_fu_1526_p2[1:0];

assign m42_fu_1947_p2 = ($signed(empty_47_reg_4583) + $signed(sext_ln150_fu_1943_p1));

assign m43_fu_1854_p1 = mul_i5012_fu_1848_p2[11:0];

assign m44_fu_1965_p1 = mul_ln153_fu_1960_p2[3:0];

assign m45_fu_1973_p2 = ($signed(in_scalar_load_1_reg_4320) + $signed(sext_ln154_fu_1969_p1));

assign m46_fu_1982_p0 = in_scalar_load_cast_reg_4597;

assign m49_fu_2105_p1 = mul_ln160_fu_2096_p2[5:0];

assign m53_fu_2464_p2 = ($signed(in_scalar_load_4_cast_reg_4777) + $signed(sext_ln168_fu_2460_p1));

assign m55_cast_fu_2195_p1 = $signed(m55_fu_2171_p2);

assign m56_fu_2633_p1 = mul_ln173_fu_2624_p2[12:0];

assign m57_fu_2191_p1 = mul_i4343_fu_2185_p2[5:0];

assign m58_fu_2682_p2 = ($signed(sext_ln176_fu_2675_p1) + $signed(sext_ln176_1_fu_2678_p1));

assign m59_fu_2503_p2 = ($signed(sext_ln177_fu_2491_p1) + $signed(phi_ln145_cast_reg_4791));

assign m60_fu_2526_p1 = mul_ln178_fu_2521_p2[3:0];

assign m61_fu_2534_p2 = ($signed(sext_ln179_fu_2530_p1) + $signed(add_i5493_phi_fu_250));

assign m62_fu_2561_p1 = mul_ln181_fu_2552_p2[4:0];

assign m63_fu_2569_p2 = ($signed(sext_ln182_fu_2565_p1) + $signed(sext_ln177_fu_2491_p1));

assign m64_cast_fu_2259_p1 = $signed(m64_fu_2241_p1);

assign m64_fu_2241_p1 = mul_i3800_fu_2235_p2[9:0];

assign m65_fu_2253_p0 = empty_52_fu_2245_p0[2:0];

assign m65_fu_2253_p1 = mul_i4343_fu_2185_p2[2:0];

assign m68_fu_2805_p2 = ($signed(sext_ln190_fu_2801_p1) + $signed(add_i5077_phi_cast_reg_4891));

assign m69_fu_2814_p1 = add_i6356_phi_cast37_reg_4896;

assign m70_fu_2862_p1 = mul_ln192_fu_2857_p2[5:0];

assign m71_fu_2873_p2 = ($signed(sext_ln193_fu_2866_p1) + $signed(sext_ln193_1_fu_2870_p1));

assign m72_fu_2887_p2 = ($signed(sext_ln195_2_fu_2883_p1) + $signed(sext_ln195_1_fu_2879_p1));

assign m73_cast_fu_2340_p1 = $signed(m73_fu_2334_p2);

assign m73_fu_2334_p2 = ($signed(empty_55_fu_2327_p1) + $signed(conv_i3211_fu_2330_p1));

assign m74_cast_fu_2361_p1 = $signed(m74_fu_2357_p1);

assign m74_fu_2357_p1 = mul_i3133_fu_2351_p2[5:0];

assign m75_fu_2901_p2 = zext_ln201_fu_2897_p1 << 6'd1;

assign m78_fu_2925_p2 = ($signed(sext_ln195_1_fu_2879_p1) + $signed(sext_ln193_1_fu_2870_p1));

assign m81_fu_2948_p2 = ($signed(sext_ln192_1_fu_2853_p1) + $signed(trunc_ln211_reg_4940));

assign m82_fu_2969_p2 = ($signed(sext_ln210_fu_2965_p1) + $signed(sext_ln195_2_fu_2883_p1));

assign m84_fu_2983_p2 = ($signed(sext_ln1_reg_4542) + $signed(sext_ln212_1_fu_2979_p1));

assign m85_fu_2992_p2 = ($signed(trunc_ln177_cast_reg_4950) + $signed(sext_ln213_fu_2988_p1));

assign m87_fu_3018_p2 = zext_ln216_fu_3014_p1 << 4'd1;

assign m88_fu_2394_p2 = ($signed(mul_i4506_lcssa_phi_cast_fu_2390_p1) + $signed(trunc_ln133_cast_fu_2386_p1));

assign m_fu_3949_p3 = {{add_i6304_phi_load_reg_4520}, {1'd0}};

assign mul_i4343_cast_cast_fu_2199_p1 = $signed(m57_fu_2191_p1);

assign mul_i4506_lcssa_phi_cast_fu_2390_p1 = $signed(mul_i4506_lcssa_phi_fu_342);

assign mul_ln129_fu_1439_p1 = sext_ln129_fu_1432_p1;

assign mul_ln145_fu_1526_p0 = sext_ln129_fu_1432_p1;

assign mul_ln145_fu_1526_p1 = sext_ln129_fu_1432_p1;

assign mul_ln153_fu_1960_p0 = conv_i4979_cast_reg_4592;

assign mul_ln160_fu_2096_p0 = conv_i4714_cast_reg_4663;

assign mul_ln173_fu_2624_p0 = sext_ln46_reg_4602;

assign mul_ln178_fu_2521_p1 = conv_i6325_phi_cast_reg_4801;

assign mul_ln181_fu_2552_p0 = conv_i3929_cast_reg_4806;

assign mul_ln192_fu_2857_p0 = conv_i3502_cast112_reg_4901;

assign mul_ln260_fu_3974_p0 = in_scalar_load_4_cast124_reg_5575;

assign out_data_0 = grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out[7:0];

assign out_data_1 = {{grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out[15:8]}};

assign out_data_2 = {{grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out[23:16]}};

assign out_data_3 = {{grp_case_9_Pipeline_L_s4_1_fu_1108_m16_19_out[31:24]}};

assign phi_ln127_cast_fu_3673_p1 = $signed(phi_ln127_fu_266);

assign phi_ln145_cast_fu_2203_p0 = phi_ln145_fu_242;

assign phi_ln145_cast_fu_2203_p1 = phi_ln145_cast_fu_2203_p0;

assign phi_ln190_cast_fu_3750_p1 = $signed(phi_ln190_fu_370);

assign select_ln1_fu_1232_p3 = ((icmp_ln114_fu_1226_p2[0:0] == 1'b1) ? 4'd0 : i_n1_1_fu_294);

assign select_ln8_fu_2764_p3 = ((icmp_ln189_fu_2758_p2[0:0] == 1'b1) ? 4'd0 : i_n4_1_fu_378);

assign sext_ln115_fu_1344_p1 = reg_1169;

assign sext_ln116_fu_1264_p0 = in_data_8_q0;

assign sext_ln116_fu_1264_p1 = sext_ln116_fu_1264_p0;

assign sext_ln117_fu_1358_p1 = m19_fu_1348_p2;

assign sext_ln118_1_fu_1303_p0 = in_data_14_q0;

assign sext_ln118_1_fu_1303_p1 = sext_ln118_1_fu_1303_p0;

assign sext_ln118_fu_1639_p1 = m20_reg_4468;

assign sext_ln121_fu_1362_p1 = m22_reg_4441;

assign sext_ln122_fu_1365_p1 = reg_1174;

assign sext_ln123_fu_1374_p1 = reg_1165_pp0_iter2_reg;

assign sext_ln124_1_fu_1388_p1 = in_data_6_load_reg_4399_pp0_iter2_reg;

assign sext_ln124_fu_1384_p1 = m25_fu_1378_p2;

assign sext_ln126_1_fu_1642_p1 = m25_reg_4473;

assign sext_ln126_fu_1406_p1 = m24_fu_1369_p2;

assign sext_ln127_1_fu_1268_p1 = $signed(in_data_10_q0);

assign sext_ln127_2_fu_1272_p0 = in_data_8_q0;

assign sext_ln127_2_fu_1272_p1 = sext_ln127_2_fu_1272_p0;

assign sext_ln127_fu_1414_p1 = $signed(m27_fu_1401_p2);

assign sext_ln128_fu_1418_p0 = in_data_2_q0;

assign sext_ln129_fu_1432_p1 = $signed(trunc_ln129_reg_4415_pp0_iter2_reg);

assign sext_ln131_1_fu_1449_p1 = m29_fu_1422_p2;

assign sext_ln131_2_fu_1453_p1 = m30_fu_1445_p1;

assign sext_ln131_fu_1657_p1 = m28_reg_4410_pp0_iter3_reg;

assign sext_ln132_2_fu_1290_p0 = in_data_0_q0;

assign sext_ln132_fu_1660_p1 = m31_fu_1651_p2;

assign sext_ln133_fu_1461_p1 = reg_1174;

assign sext_ln134_fu_1471_p1 = m25_fu_1378_p2;

assign sext_ln135_1_fu_1480_p1 = m33_fu_1465_p2;

assign sext_ln135_2_fu_1484_p1 = m34_fu_1475_p2;

assign sext_ln136_fu_1488_p1 = m26_fu_1391_p2;

assign sext_ln138_fu_1672_p1 = tmp_4_fu_1664_p3;

assign sext_ln141_fu_1508_p1 = m37_fu_1502_p2;

assign sext_ln142_fu_1512_p1 = reg_1174;

assign sext_ln144_1_fu_1294_p0 = in_data_6_q0;

assign sext_ln146_10_fu_1745_p1 = $signed(add_ln146_17_reg_4505);

assign sext_ln146_11_fu_1754_p1 = $signed(add_ln146_18_fu_1748_p2);

assign sext_ln146_12_fu_1715_p1 = $signed(add_ln146_7_reg_4490);

assign sext_ln146_13_fu_1801_p1 = $signed(add_ln146_8_reg_4532);

assign sext_ln146_14_fu_1810_p1 = $signed(add_ln146_19_reg_4537);

assign sext_ln146_15_fu_1819_p1 = $signed(add_ln146_20_fu_1813_p2);

assign sext_ln146_1_fu_1681_p1 = $signed(add_ln146_fu_1676_p2);

assign sext_ln146_2_fu_1691_p1 = $signed(add_ln146_1_fu_1685_p2);

assign sext_ln146_3_fu_1546_p1 = $signed(add_ln146_6_fu_1540_p2);

assign sext_ln146_4_fu_1798_p1 = $signed(add_ln146_3_reg_4527);

assign sext_ln146_5_fu_1706_p1 = grp_fu_4089_p3;

assign sext_ln146_6_fu_1724_p1 = grp_fu_4098_p3;

assign sext_ln146_7_fu_1727_p1 = $signed(add_ln146_12_reg_4495);

assign sext_ln146_8_fu_1736_p1 = $signed(add_ln146_14_reg_4500);

assign sext_ln146_9_fu_1580_p1 = $signed(add_ln146_16_fu_1574_p2);

assign sext_ln146_fu_1536_p1 = m40_fu_1532_p1;

assign sext_ln149_fu_1893_p0 = m16_2_fu_310;

assign sext_ln149_fu_1893_p1 = sext_ln149_fu_1893_p0;

assign sext_ln150_fu_1943_p1 = $signed(in_data_14_q0);

assign sext_ln151_fu_1952_p1 = m42_fu_1947_p2;

assign sext_ln154_fu_1969_p1 = $signed(in_data_8_q0);

assign sext_ln156_1_fu_2002_p1 = $signed(m45_reg_4673);

assign sext_ln156_2_fu_2005_p1 = m46_reg_4678;

assign sext_ln156_3_fu_2013_p1 = $signed(add_ln156_1_reg_4683);

assign sext_ln156_4_fu_2022_p1 = $signed(add_ln156_2_fu_2016_p2);

assign sext_ln156_5_fu_2032_p1 = $signed(add_ln156_3_fu_2026_p2);

assign sext_ln156_fu_1987_p1 = $signed(m44_fu_1965_p1);

assign sext_ln160_1_fu_2101_p1 = mul_ln160_fu_2096_p2;

assign sext_ln162_1_fu_2109_p1 = $signed(m49_fu_2105_p1);

assign sext_ln163_1_fu_2137_p1 = $signed(add_ln163_reg_4762);

assign sext_ln163_fu_2122_p1 = $signed(m50_fu_2117_p2);

assign sext_ln168_fu_2460_p0 = in_data_8_q0;

assign sext_ln168_fu_2460_p1 = sext_ln168_fu_2460_p0;

assign sext_ln170_1_fu_2469_p0 = in_data_8_q0;

assign sext_ln170_fu_2672_p1 = $signed(m53_reg_5014);

assign sext_ln171_fu_2483_p1 = m54_fu_2477_p2;

assign sext_ln173_fu_2620_p0 = reg_1165;

assign sext_ln176_1_fu_2678_p1 = reg_1178;

assign sext_ln176_fu_2675_p1 = $signed(m56_reg_5039);

assign sext_ln177_1_fu_2495_p0 = in_data_14_q0;

assign sext_ln177_1_fu_2495_p1 = sext_ln177_1_fu_2495_p0;

assign sext_ln177_fu_2491_p0 = in_data_14_q0;

assign sext_ln177_fu_2491_p1 = sext_ln177_fu_2491_p0;

assign sext_ln179_fu_2530_p0 = in_data_2_q0;

assign sext_ln179_fu_2530_p1 = sext_ln179_fu_2530_p0;

assign sext_ln180_1_fu_2540_p1 = $signed(m59_fu_2503_p2);

assign sext_ln180_2_fu_2637_p1 = $signed(m60_reg_5019);

assign sext_ln180_fu_2688_p1 = $signed(m58_fu_2682_p2);

assign sext_ln181_2_fu_2557_p1 = mul_ln181_fu_2552_p2;

assign sext_ln181_fu_2544_p1 = m61_fu_2534_p2;

assign sext_ln182_fu_2565_p1 = $signed(in_data_12_q0);

assign sext_ln185_1_fu_2575_p1 = $signed(m63_fu_2569_p2);

assign sext_ln185_2_fu_2698_p1 = $signed(add_ln185_fu_2692_p2);

assign sext_ln185_3_fu_2585_p1 = $signed(add_ln185_2_fu_2579_p2);

assign sext_ln185_4_fu_2708_p1 = $signed(add_ln185_3_reg_5029);

assign sext_ln185_5_fu_2273_p1 = $signed(add_ln185_8_fu_2267_p2);

assign sext_ln185_6_fu_2643_p1 = $signed(add_ln185_6_reg_5034);

assign sext_ln185_7_fu_2657_p1 = $signed(add_ln185_9_fu_2652_p2);

assign sext_ln185_8_fu_2717_p1 = $signed(add_ln185_10_reg_5044);

assign sext_ln185_9_fu_2726_p1 = $signed(add_ln185_11_reg_5049);

assign sext_ln185_fu_2640_p1 = $signed(m62_reg_5024);

assign sext_ln190_fu_2801_p0 = in_data_4_q0;

assign sext_ln190_fu_2801_p1 = sext_ln190_fu_2801_p0;

assign sext_ln192_1_fu_2853_p1 = reg_1174_pp1_iter2_reg;

assign sext_ln193_1_fu_2870_p1 = in_data_4_load_2_reg_5083_pp1_iter2_reg;

assign sext_ln193_fu_2866_p0 = in_data_8_q0;

assign sext_ln193_fu_2866_p1 = sext_ln193_fu_2866_p0;

assign sext_ln194_1_fu_3108_p1 = $signed(m70_reg_5143);

assign sext_ln194_fu_2841_p1 = m68_reg_5088;

assign sext_ln195_1_fu_2879_p0 = in_data_0_q0;

assign sext_ln195_1_fu_2879_p1 = sext_ln195_1_fu_2879_p0;

assign sext_ln195_2_fu_2883_p1 = $signed(in_data_2_q0);

assign sext_ln195_fu_3111_p1 = m71_reg_5148;

assign sext_ln1_1_fu_1788_p1 = add_i6304_phi_load_reg_4520;

assign sext_ln1_2_fu_1791_p1 = mul_i6484_phi_load_reg_4515;

assign sext_ln1_3_fu_1794_p0 = m16_1_fu_290;

assign sext_ln1_3_fu_1794_p1 = sext_ln1_3_fu_1794_p0;

assign sext_ln1_fu_1785_p1 = add_i5426_phi_load_reg_4510;

assign sext_ln201_fu_2893_p0 = in_data_8_q0;

assign sext_ln201_fu_2893_p1 = sext_ln201_fu_2893_p0;

assign sext_ln202_fu_2907_p0 = in_data_8_q0;

assign sext_ln203_fu_2916_p0 = in_data_0_q0;

assign sext_ln205_1_fu_3117_p1 = $signed(m76_reg_5159);

assign sext_ln205_2_fu_2935_p1 = $signed(m77_fu_2920_p2);

assign sext_ln205_3_fu_3120_p1 = $signed(m78_reg_5164);

assign sext_ln205_fu_2931_p1 = m75_fu_2901_p2;

assign sext_ln209_1_fu_2957_p1 = $signed(m80_fu_2943_p2);

assign sext_ln209_2_fu_2961_p1 = m81_fu_2948_p2;

assign sext_ln209_fu_2953_p1 = m72_fu_2887_p2;

assign sext_ln210_fu_2965_p1 = $signed(in_data_6_q0);

assign sext_ln211_fu_2823_p0 = in_data_12_q0;

assign sext_ln212_1_fu_2979_p1 = reg_1174_pp1_iter2_reg;

assign sext_ln213_fu_2988_p1 = $signed(in_data_10_q0);

assign sext_ln214_1_fu_3001_p1 = m84_fu_2983_p2;

assign sext_ln214_fu_2997_p1 = m82_fu_2969_p2;

assign sext_ln215_fu_3005_p1 = $signed(m85_fu_2992_p2);

assign sext_ln219_1_fu_3028_p1 = m87_fu_3018_p2;

assign sext_ln219_fu_3024_p1 = $signed(m86_fu_3009_p2);

assign sext_ln221_1_fu_2827_p0 = in_data_4_q0;

assign sext_ln221_fu_3123_p1 = m72_reg_5153;

assign sext_ln222_10_fu_3178_p1 = $signed(add_ln222_14_reg_5179);

assign sext_ln222_11_fu_3187_p1 = $signed(add_ln222_16_reg_5184);

assign sext_ln222_12_fu_3084_p1 = $signed(add_ln222_18_fu_3078_p2);

assign sext_ln222_13_fu_3196_p1 = $signed(add_ln222_19_reg_5189);

assign sext_ln222_14_fu_3205_p1 = $signed(add_ln222_20_fu_3199_p2);

assign sext_ln222_15_fu_3226_p1 = $signed(add_ln222_21_reg_5204);

assign sext_ln222_16_fu_3235_p1 = $signed(add_ln222_22_fu_3229_p2);

assign sext_ln222_2_fu_3126_p1 = grp_fu_4107_p3;

assign sext_ln222_3_fu_3140_p1 = $signed(add_ln222_5_fu_3134_p2);

assign sext_ln222_4_fu_3149_p1 = $signed(add_ln222_6_fu_3144_p2);

assign sext_ln222_5_fu_3165_p1 = $signed(add_ln222_8_fu_3159_p2);

assign sext_ln222_6_fu_3218_p1 = $signed(add_ln222_9_reg_5199);

assign sext_ln222_7_fu_3047_p1 = $signed(add_ln222_11_fu_3041_p2);

assign sext_ln222_8_fu_3175_p1 = $signed(add_ln222_12_reg_5174);

assign sext_ln222_9_fu_3062_p1 = $signed(add_ln222_13_fu_3057_p2);

assign sext_ln225_10_fu_3549_p1 = $signed(add_ln225_3_fu_3543_p2);

assign sext_ln225_11_fu_3559_p1 = $signed(add_ln225_4_fu_3553_p2);

assign sext_ln225_12_fu_3569_p1 = $signed(add_ln225_5_fu_3563_p2);

assign sext_ln225_1_fu_3485_p1 = $signed(add_i1730_1_fu_3421_p2);

assign sext_ln225_2_fu_3489_p1 = $signed(add_i1730_2_fu_3430_p2);

assign sext_ln225_3_fu_3493_p1 = $signed(add_i1730_3_fu_3439_p2);

assign sext_ln225_4_fu_3497_p1 = $signed(add_i1730_4_fu_3457_p2);

assign sext_ln225_5_fu_3501_p1 = $signed(add_i1730_5_fu_3463_p2);

assign sext_ln225_6_fu_3505_p1 = $signed(add_i1730_6_fu_3469_p2);

assign sext_ln225_7_fu_3519_p1 = $signed(add_ln225_fu_3513_p2);

assign sext_ln225_8_fu_3529_p1 = $signed(add_ln225_1_fu_3523_p2);

assign sext_ln225_9_fu_3539_p1 = $signed(add_ln225_2_fu_3533_p2);

assign sext_ln225_fu_3481_p1 = $signed(add_i1730_fu_3412_p2);

assign sext_ln22_1_fu_3766_p1 = $signed(phi_ln193_fu_366);

assign sext_ln22_fu_2263_p1 = $signed(m65_fu_2253_p2);

assign sext_ln231_10_fu_3591_p1 = $signed(add_ln231_2_reg_5465);

assign sext_ln231_11_fu_3594_p1 = grp_fu_4140_p3;

assign sext_ln231_12_fu_3597_p1 = grp_fu_4149_p3;

assign sext_ln231_13_fu_3606_p1 = $signed(add_ln231_5_fu_3600_p2);

assign sext_ln231_14_fu_3587_p1 = $signed(tmp_6_fu_3579_p3);

assign sext_ln231_15_fu_3624_p1 = $signed(tmp_7_fu_3616_p3);

assign sext_ln231_16_fu_3664_p1 = $signed(add_ln231_8_reg_5475);

assign sext_ln231_7_fu_3654_p1 = $signed(shl_ln_fu_3647_p3);

assign sext_ln231_8_fu_3387_p1 = grp_fu_4122_p3;

assign sext_ln231_9_fu_3390_p1 = grp_fu_4131_p3;

assign sext_ln240_fu_3687_p1 = $signed(m105_reg_5470);

assign sext_ln242_fu_3780_p0 = in_data_12_q0;

assign sext_ln242_fu_3780_p1 = sext_ln242_fu_3780_p0;

assign sext_ln243_1_fu_3793_p1 = $signed(in_data_6_q0);

assign sext_ln243_fu_3789_p0 = in_data_0_q0;

assign sext_ln243_fu_3789_p1 = sext_ln243_fu_3789_p0;

assign sext_ln250_fu_3826_p1 = $signed(m107_fu_3816_p2);

assign sext_ln251_fu_3830_p0 = in_data_12_q0;

assign sext_ln252_1_fu_3869_p1 = $signed(add_ln252_1_reg_5625);

assign sext_ln252_2_fu_3877_p1 = grp_fu_4158_p3;

assign sext_ln252_3_fu_3843_p1 = $signed(add_ln252_4_fu_3838_p2);

assign sext_ln252_4_fu_3889_p1 = $signed(add_ln252_6_fu_3883_p2);

assign sext_ln252_5_fu_3899_p1 = $signed(add_ln252_7_reg_5630);

assign sext_ln252_6_fu_3880_p1 = $signed(add_ln252_5_reg_5620);

assign sext_ln255_fu_3734_p1 = mul_i1663_reg_5239;

assign sext_ln257_fu_3992_p1 = $signed(in_data_10_load_12_reg_5679);

assign sext_ln258_fu_3966_p1 = $signed(m111_fu_3961_p2);

assign sext_ln259_1_fu_4001_p1 = m113_fu_3995_p2;

assign sext_ln259_2_fu_4005_p0 = reg_1178;

assign sext_ln259_fu_3746_p1 = $signed(m112_fu_3741_p2);

assign sext_ln25_fu_1397_p1 = m26_fu_1391_p2;

assign sext_ln263_1_fu_4009_p1 = $signed(m115_reg_5684);

assign sext_ln263_3_fu_4027_p1 = grp_fu_4180_p3;

assign sext_ln263_4_fu_4018_p1 = $signed(add_ln263_3_reg_5694);

assign sext_ln263_5_fu_4030_p1 = $signed(add_ln263_4_reg_5704);

assign sext_ln263_6_fu_4039_p1 = $signed(add_ln263_5_fu_4033_p2);

assign sext_ln46_1_fu_1874_p1 = m43_fu_1854_p1;

assign sext_ln46_fu_1870_p1 = m43_fu_1854_p1;

assign sext_ln50_fu_2629_p1 = mul_ln173_fu_2624_p2;

assign sext_ln54_fu_2487_p1 = m54_fu_2477_p2;

assign sext_ln70_fu_3114_p1 = m72_reg_5153;

assign sext_ln8_fu_2797_p0 = mul_i3533_phi_fu_354;

assign sext_ln8_fu_2797_p1 = sext_ln8_fu_2797_p0;

assign sext_ln93_fu_3861_p1 = $signed(m102_reg_5590);

assign sext_ln94_fu_3803_p1 = m103_fu_3797_p2;

assign shl_ln_fu_3647_p3 = {{mul_i1663_reg_5239}, {9'd0}};

assign tmp_4_fu_1664_p3 = {{reg_1178}, {1'd0}};

assign tmp_6_fu_3579_p3 = {{add_ln225_6_fu_3573_p2}, {3'd0}};

assign tmp_7_fu_3616_p3 = {{add_ln231_6_fu_3610_p2}, {6'd0}};

assign trunc_ln122_1_fu_1922_p1 = add_i6572_phi_fu_282[6:0];

assign trunc_ln122_fu_1326_p1 = m21_fu_1307_p2[6:0];

assign trunc_ln129_1_fu_1428_p1 = m24_fu_1369_p2[1:0];

assign trunc_ln129_fu_1282_p0 = in_data_0_q0;

assign trunc_ln129_fu_1282_p1 = trunc_ln129_fu_1282_p0[1:0];

assign trunc_ln133_cast_fu_2386_p1 = $signed(phi_ln133_fu_254);

assign trunc_ln133_fu_1457_p1 = m19_fu_1348_p2[3:0];

assign trunc_ln134_fu_1330_p1 = m23_fu_1321_p2[7:0];

assign trunc_ln160_fu_2160_p1 = mul_i4703_lcssa_phi_fu_326[5:0];

assign trunc_ln177_cast_fu_2382_p1 = trunc_ln177_fu_2304_p1;

assign trunc_ln177_fu_2304_p1 = add_i4161_lcssa_phi_fu_350[6:0];

assign trunc_ln178_fu_2513_p1 = m54_fu_2477_p2[3:0];

assign trunc_ln181_fu_3643_p1 = mul_i3908_lcssa_phi_fu_346[4:0];

assign trunc_ln194_fu_2819_p1 = m69_fu_2814_p2[13:0];

assign trunc_ln208_cast_fu_3683_p1 = $signed(add_i2636_phi_fu_362);

assign trunc_ln211_fu_2375_p1 = mul_i3800_reg_4811[7:0];

assign trunc_ln240_fu_3852_p1 = m106_fu_3811_p2[6:0];

assign zext_ln114_fu_1240_p1 = select_ln1_fu_1232_p3;

assign zext_ln149_fu_1909_p1 = i_s1_0_fu_314;

assign zext_ln159_fu_2082_p1 = i_n2_1_reg_1086;

assign zext_ln167_fu_2445_p1 = i_n3_1_reg_1097;

assign zext_ln177_fu_2499_p1 = $unsigned(sext_ln177_1_fu_2495_p1);

assign zext_ln189_fu_2772_p1 = select_ln8_fu_2764_p3;

assign zext_ln201_fu_2897_p1 = $unsigned(sext_ln201_fu_2893_p1);

assign zext_ln216_fu_3014_p1 = $unsigned(reg_1169);

assign zext_ln240_fu_3713_p1 = i_s2_0_fu_390;

assign zext_ln254_fu_3927_p1 = i_s3_0_fu_402;

always @ (posedge ap_clk) begin
    zext_ln114_reg_4361[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln114_reg_4361_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_i5426_phi_load_reg_4510[0] <= 1'b0;
    sext_ln1_reg_4542[0] <= 1'b0;
    conv3_i_i4149133_cast_cast_cast_cast_reg_4796[7] <= 1'b0;
    zext_ln189_reg_5058[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln189_reg_5058_pp1_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln231_8_reg_5475[2:0] <= 3'b000;
    m_reg_5674[0] <= 1'b0;
    add_i5426_phi_fu_230[0] <= 1'b0;
end

endmodule //case_9
