
---------- Begin Simulation Statistics ----------
final_tick                                 5170338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201325                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898488                       # Number of bytes of host memory used
host_op_rate                                   228973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.67                       # Real time elapsed on the host
host_tick_rate                              104091696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005170                       # Number of seconds simulated
sim_ticks                                  5170338500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.560754                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1347977                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1367661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46242                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2426180                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27872                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2413                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2807280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127976                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          852                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6021039                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6018345                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39388                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                399067                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          596260                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9414415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.209349                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.096852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5649928     60.01%     60.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1330499     14.13%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       900810      9.57%     83.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       432800      4.60%     88.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       161627      1.72%     90.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       184375      1.96%     91.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       293291      3.12%     95.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62018      0.66%     95.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       399067      4.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9414415                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.034068                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.034068                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                730644                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  6888                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1324717                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12262521                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6187053                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2473191                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39603                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 22250                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 81251                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2807280                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1711250                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3075470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 26277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11069710                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   92914                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.271479                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6389815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1503825                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.070501                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9511742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.314632                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.453560                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6853906     72.06%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   156356      1.64%     73.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   588856      6.19%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   161217      1.69%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   492081      5.17%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   152753      1.61%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   346375      3.64%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   205202      2.16%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   554996      5.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9511742                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          828937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                48544                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2563163                       # Number of branches executed
system.cpu.iew.exec_nop                         12803                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.131215                       # Inst execution rate
system.cpu.iew.exec_refs                      3049364                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1213825                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   99098                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1844392                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5893                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             22696                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1230013                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11981693                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1835539                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             47582                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11697531                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    430                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8441                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39603                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9126                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            13947                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        31438                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       103070                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32390                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31134                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17410                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11983290                       # num instructions consuming a value
system.cpu.iew.wb_count                      11626301                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.494336                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5923767                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.124327                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11639005                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13301148                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7830675                       # number of integer regfile writes
system.cpu.ipc                               0.967055                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.967055                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8431499     71.79%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28125      0.24%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1096      0.01%     72.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86256      0.73%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                5953      0.05%     72.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 513      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                735      0.01%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83062      0.71%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5703      0.05%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4219      0.04%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28453      0.24%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1850899     15.76%     89.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1218456     10.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11745118                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      155809                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013266                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27089     17.39%     17.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     31      0.02%     17.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   70      0.04%     17.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                40      0.03%     17.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   250      0.16%     17.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   29      0.02%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     17.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  45449     29.17%     46.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 82848     53.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11292832                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31966446                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11043529                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11970477                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11962997                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11745118                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5893                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          595582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1885                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            599                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       648607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9511742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.234802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.920890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5543929     58.29%     58.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1272412     13.38%     71.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              733103      7.71%     79.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              596095      6.27%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              490799      5.16%     90.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              256136      2.69%     93.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              418774      4.40%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              142257      1.50%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               58237      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9511742                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.135817                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 608090                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1193221                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       582772                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            594171                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             30519                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36781                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1844392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1230013                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9068794                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                         10340679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  113858                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  42860                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6245307                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  84859                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    83                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22298168                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12159417                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15145092                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2491568                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 150036                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39603                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                318853                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1020637                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13818987                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         302553                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              23130                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    459468                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5899                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           633302                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20996060                       # The number of ROB reads
system.cpu.rob.rob_writes                    24061254                       # The number of ROB writes
system.cpu.timesIdled                          179986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   626727                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  389813                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       229505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       460105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3024                       # Transaction distribution
system.membus.trans_dist::ReadExReq               521                       # Transaction distribution
system.membus.trans_dist::ReadExResp              521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3024                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3707                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4511000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18774000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            229853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       228459                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          162                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       685633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                690705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     29250944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29409984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           230600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 230542     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     58      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             230600                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          459145500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2860494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         342881997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               226516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  377                       # number of demand (read+write) hits
system.l2.demand_hits::total                   226893                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              226516                       # number of overall hits
system.l2.overall_hits::.cpu.data                 377                       # number of overall hits
system.l2.overall_hits::total                  226893                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1474                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2071                       # number of overall misses
system.l2.overall_misses::.cpu.data              1474                       # number of overall misses
system.l2.overall_misses::total                  3545                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    161617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    115927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        277544500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    161617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    115927000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       277544500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           228587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               230438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          228587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              230438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.796326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.796326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78038.387253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78647.896879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78291.819464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78038.387253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78647.896879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78291.819464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3545                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    101187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    242094500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    101187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    242094500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.796326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.796326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.015384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68038.387253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68647.896879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68291.819464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68038.387253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68647.896879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68291.819464                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       228401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           228401                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       228401                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       228401                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    64                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 521                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     42193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80985.604607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80985.604607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     36983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70985.604607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70985.604607                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         226516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             226516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    161617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       228587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78038.387253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78038.387253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2071                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2071                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140907500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140907500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68038.387253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68038.387253                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     73733500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     73733500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.752765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77369.884575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77369.884575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     64203500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     64203500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.752765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67369.884575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67369.884575                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          162                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             162                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3399000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3399000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20981.481481                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20981.481481                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3436.838618                       # Cycle average of tags in use
system.l2.tags.total_refs                      459885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    126.203348                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      92.432783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1968.928330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1375.477504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026221                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3637                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027802                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3684020                       # Number of tag accesses
system.l2.tags.data_accesses                  3684020                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         132544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             226880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       132544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        132544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3545                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          25635459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18245614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43881073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     25635459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25635459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         25635459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18245614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43881073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000595000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29791750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                96260500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8403.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27153.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2776                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.032510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.613010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.574077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          239     31.08%     31.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          218     28.35%     59.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          102     13.26%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      7.41%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      3.90%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      3.51%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      2.34%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.30%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      8.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          769                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 226880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  226880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5105100500                       # Total gap between requests
system.mem_ctrls.avgGap                    1440084.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       132544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        94336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 25635458.877595733851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18245613.899360749871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55680250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40580250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26885.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27530.70                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1430715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10667160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     408120960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        278622840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1750780320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2452313775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        474.304298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4548882500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    172640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    448816000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2798880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1487640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14644140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     408120960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        243663030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1780220160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2450934810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.037592                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4625630500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    172640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    372068000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1476928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1476928                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1476928                       # number of overall hits
system.cpu.icache.overall_hits::total         1476928                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       234322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         234322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       234322                       # number of overall misses
system.cpu.icache.overall_misses::total        234322                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3235351000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3235351000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3235351000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3235351000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1711250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1711250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1711250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1711250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136930                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136930                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136930                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136930                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13807.286554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13807.286554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13807.286554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13807.286554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       228459                       # number of writebacks
system.cpu.icache.writebacks::total            228459                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5735                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5735                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5735                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5735                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       228587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       228587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228587                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2931313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2931313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2931313500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2931313500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12823.622953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12823.622953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12823.622953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12823.622953                       # average overall mshr miss latency
system.cpu.icache.replacements                 228459                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1476928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1476928                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       234322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        234322                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3235351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3235351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1711250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1711250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13807.286554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13807.286554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       228587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2931313500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2931313500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12823.622953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12823.622953                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.872297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1705515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            228587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.461120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.872297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3651087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3651087                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2984393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2984393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2995721                       # number of overall hits
system.cpu.dcache.overall_hits::total         2995721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6239                       # number of overall misses
system.cpu.dcache.overall_misses::total          6239                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    373514499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    373514499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    373514499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    373514499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2990607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2990607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3001960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3001960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60108.545060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60108.545060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59867.686969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59867.686969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4226                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2011                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    126046499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    126046499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    127855999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    127855999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63403.671529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63403.671529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63578.318747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63578.318747                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1791748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1791748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145462500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145462500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1794313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1794313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56710.526316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56710.526316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62008.460919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62008.460919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    223373500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223373500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63621.048134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63621.048134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73158.456486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73158.456486                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11353                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11353                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002202                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002202                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1809500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1809500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78673.913043                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78673.913043                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4678499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4678499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33902.166667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33902.166667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4540499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4540499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32902.166667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32902.166667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           933.781649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3008800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1494.684550                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   933.781649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.911896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.911896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          958                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6028069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6028069                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5170338500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5170338500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
