design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
conversorad_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6abf/hdl/conversorad_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
adc0808.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6abf/src/adc0808.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
divisor640K.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6abf/src/divisor640K.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
conversorad_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6abf/hdl/conversorad_v1_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_conversorad_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_conversorad_0_0/sim/design_1_conversorad_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_ila_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
matrizpuntos_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5160/hdl/matrizpuntos_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
bannerDesp.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5160/src/bannerDesp.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
matrizpuntos_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5160/hdl/matrizpuntos_v1_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1_matrizpuntos_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_matrizpuntos_0_0/sim/design_1_matrizpuntos_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
