
console.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003e0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000042c  20000000  004003e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  2000042c  0040080c  0002042c  2**2
                  ALLOC
  3 .stack        00000404  2000046c  0040084c  0002042c  2**0
                  ALLOC
  4 .heap         00000200  20000870  00400c50  0002042c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020456  2**0
                  CONTENTS, READONLY
  7 .debug_info   00000d7d  00000000  00000000  000204af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003bf  00000000  00000000  0002122c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000000ac  00000000  00000000  000215eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000000a8  00000000  00000000  00021697  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  0002173f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000c9ce  00000000  00000000  000217a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001a28  00000000  00000000  0002e175  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003be6f  00000000  00000000  0002fb9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000002a0  00000000  00000000  0006ba0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 08 00 20 3d 01 40 00 39 01 40 00 39 01 40 00     p.. =.@.9.@.9.@.
  400010:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  40002c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40003c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40004c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40005c:	00 00 00 00 39 01 40 00 39 01 40 00 00 00 00 00     ....9.@.9.@.....
  40006c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40007c:	39 01 40 00 00 00 00 00 00 00 00 00 39 01 40 00     9.@.........9.@.
  40008c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40009c:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  4000b4:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  4000c4:	39 01 40 00 39 01 40 00                             9.@.9.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000042c 	.word	0x2000042c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004003e0 	.word	0x004003e0

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004003e0 	.word	0x004003e0
  40012c:	20000430 	.word	0x20000430
  400130:	004003e0 	.word	0x004003e0
  400134:	00000000 	.word	0x00000000

00400138 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400138:	e7fe      	b.n	400138 <Dummy_Handler>
	...

0040013c <Reset_Handler>:
{
  40013c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40013e:	4b17      	ldr	r3, [pc, #92]	; (40019c <Reset_Handler+0x60>)
  400140:	4a17      	ldr	r2, [pc, #92]	; (4001a0 <Reset_Handler+0x64>)
  400142:	429a      	cmp	r2, r3
  400144:	d010      	beq.n	400168 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  400146:	4b17      	ldr	r3, [pc, #92]	; (4001a4 <Reset_Handler+0x68>)
  400148:	4a14      	ldr	r2, [pc, #80]	; (40019c <Reset_Handler+0x60>)
  40014a:	429a      	cmp	r2, r3
  40014c:	d20c      	bcs.n	400168 <Reset_Handler+0x2c>
  40014e:	3b01      	subs	r3, #1
  400150:	1a9b      	subs	r3, r3, r2
  400152:	f023 0303 	bic.w	r3, r3, #3
  400156:	3304      	adds	r3, #4
  400158:	4413      	add	r3, r2
  40015a:	4911      	ldr	r1, [pc, #68]	; (4001a0 <Reset_Handler+0x64>)
                        *pDest++ = *pSrc++;
  40015c:	f851 0b04 	ldr.w	r0, [r1], #4
  400160:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400164:	429a      	cmp	r2, r3
  400166:	d1f9      	bne.n	40015c <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  400168:	4b0f      	ldr	r3, [pc, #60]	; (4001a8 <Reset_Handler+0x6c>)
  40016a:	4a10      	ldr	r2, [pc, #64]	; (4001ac <Reset_Handler+0x70>)
  40016c:	429a      	cmp	r2, r3
  40016e:	d20a      	bcs.n	400186 <Reset_Handler+0x4a>
  400170:	3b01      	subs	r3, #1
  400172:	1a9b      	subs	r3, r3, r2
  400174:	f023 0303 	bic.w	r3, r3, #3
  400178:	3304      	adds	r3, #4
  40017a:	4413      	add	r3, r2
                *pDest++ = 0;
  40017c:	2100      	movs	r1, #0
  40017e:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400182:	4293      	cmp	r3, r2
  400184:	d1fb      	bne.n	40017e <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400186:	4a0a      	ldr	r2, [pc, #40]	; (4001b0 <Reset_Handler+0x74>)
  400188:	4b0a      	ldr	r3, [pc, #40]	; (4001b4 <Reset_Handler+0x78>)
  40018a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40018e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400190:	4b09      	ldr	r3, [pc, #36]	; (4001b8 <Reset_Handler+0x7c>)
  400192:	4798      	blx	r3
        main();
  400194:	4b09      	ldr	r3, [pc, #36]	; (4001bc <Reset_Handler+0x80>)
  400196:	4798      	blx	r3
  400198:	e7fe      	b.n	400198 <Reset_Handler+0x5c>
  40019a:	bf00      	nop
  40019c:	20000000 	.word	0x20000000
  4001a0:	004003e0 	.word	0x004003e0
  4001a4:	2000042c 	.word	0x2000042c
  4001a8:	2000046c 	.word	0x2000046c
  4001ac:	2000042c 	.word	0x2000042c
  4001b0:	e000ed00 	.word	0xe000ed00
  4001b4:	00400000 	.word	0x00400000
  4001b8:	00400249 	.word	0x00400249
  4001bc:	004001d1 	.word	0x004001d1

004001c0 <SystemInit>:
   * For SAM4S, the internal 4MHz fast RC oscillator is the default clock
   * selected at system reset state.
   */

  /* Set FWS according to default clock configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
  4001c0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4001c4:	4b01      	ldr	r3, [pc, #4]	; (4001cc <SystemInit+0xc>)
  4001c6:	601a      	str	r2, [r3, #0]
  4001c8:	4770      	bx	lr
  4001ca:	bf00      	nop
  4001cc:	400e0a00 	.word	0x400e0a00

004001d0 <main>:
#include "sam4s8b.h"
#include "spi.h"

int main(void)
{
  4001d0:	b508      	push	{r3, lr}
    /* Initialize the SAM system */
    SystemInit();
  4001d2:	4b04      	ldr	r3, [pc, #16]	; (4001e4 <main+0x14>)
  4001d4:	4798      	blx	r3
	
	//REG_PIOA_PER |= (0xF << 4);		//Enables the PIO to control the corresponding pin (disables peripheral control of the pin).
	//REG_PIOA_OER |= (0xF << 4);		//Enables the output on the I/O line
	//REG_PIOA_ODR |= (0xF << 4);
	
	SPI_init();
  4001d6:	4b04      	ldr	r3, [pc, #16]	; (4001e8 <main+0x18>)
  4001d8:	4798      	blx	r3
	SPI_Send(0xFF);
  4001da:	20ff      	movs	r0, #255	; 0xff
  4001dc:	4b03      	ldr	r3, [pc, #12]	; (4001ec <main+0x1c>)
  4001de:	4798      	blx	r3
  4001e0:	e7fe      	b.n	4001e0 <main+0x10>
  4001e2:	bf00      	nop
  4001e4:	004001c1 	.word	0x004001c1
  4001e8:	004001f1 	.word	0x004001f1
  4001ec:	00400239 	.word	0x00400239

004001f0 <SPI_init>:

//#include "stdint.h"
#include "spi.h"

void SPI_init(void){
	REG_PIOA_PDR |= (0x3 << 13);			//Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin).
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <SPI_init+0x3c>)
  4001f2:	6813      	ldr	r3, [r2, #0]
  4001f4:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
  4001f8:	6013      	str	r3, [r2, #0]
											//Enables peripheral control on pins PA13 & PA14, MOSI & SPCK on PIOA
	REG_PIOA_OER |= (0x3 << 13);			//Enables the output on the I/O line.
  4001fa:	320c      	adds	r2, #12
  4001fc:	6813      	ldr	r3, [r2, #0]
  4001fe:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
  400202:	6013      	str	r3, [r2, #0]
	
	
	REG_SPI_CR |= (0x1 << 0);		//Enables the SPI to transfer and receive data
  400204:	4a0a      	ldr	r2, [pc, #40]	; (400230 <SPI_init+0x40>)
  400206:	6813      	ldr	r3, [r2, #0]
  400208:	f043 0301 	orr.w	r3, r3, #1
  40020c:	6013      	str	r3, [r2, #0]
	REG_SPI_MR |= (0x1 << 0);		//Set SPI in Master mode
  40020e:	4b09      	ldr	r3, [pc, #36]	; (400234 <SPI_init+0x44>)
  400210:	681a      	ldr	r2, [r3, #0]
  400212:	f042 0201 	orr.w	r2, r2, #1
  400216:	601a      	str	r2, [r3, #0]
	
	REG_SPI_MR &= ~(0x1 << 16);
  400218:	681a      	ldr	r2, [r3, #0]
  40021a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  40021e:	601a      	str	r2, [r3, #0]
	REG_SPI_MR |= (0xE << 16);		//Peripheral Chip Select NPCS[3:0] = 1110
  400220:	681a      	ldr	r2, [r3, #0]
  400222:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
  400226:	601a      	str	r2, [r3, #0]
  400228:	4770      	bx	lr
  40022a:	bf00      	nop
  40022c:	400e0e04 	.word	0x400e0e04
  400230:	40008000 	.word	0x40008000
  400234:	40008004 	.word	0x40008004

00400238 <SPI_Send>:
		
}

void SPI_Send(uint8_t data){
	REG_SPI_TDR |= data;
  400238:	4a02      	ldr	r2, [pc, #8]	; (400244 <SPI_Send+0xc>)
  40023a:	6813      	ldr	r3, [r2, #0]
  40023c:	4318      	orrs	r0, r3
  40023e:	6010      	str	r0, [r2, #0]
  400240:	4770      	bx	lr
  400242:	bf00      	nop
  400244:	4000800c 	.word	0x4000800c

00400248 <__libc_init_array>:
  400248:	b570      	push	{r4, r5, r6, lr}
  40024a:	4e0f      	ldr	r6, [pc, #60]	; (400288 <__libc_init_array+0x40>)
  40024c:	4d0f      	ldr	r5, [pc, #60]	; (40028c <__libc_init_array+0x44>)
  40024e:	1b76      	subs	r6, r6, r5
  400250:	10b6      	asrs	r6, r6, #2
  400252:	bf18      	it	ne
  400254:	2400      	movne	r4, #0
  400256:	d005      	beq.n	400264 <__libc_init_array+0x1c>
  400258:	3401      	adds	r4, #1
  40025a:	f855 3b04 	ldr.w	r3, [r5], #4
  40025e:	4798      	blx	r3
  400260:	42a6      	cmp	r6, r4
  400262:	d1f9      	bne.n	400258 <__libc_init_array+0x10>
  400264:	4e0a      	ldr	r6, [pc, #40]	; (400290 <__libc_init_array+0x48>)
  400266:	4d0b      	ldr	r5, [pc, #44]	; (400294 <__libc_init_array+0x4c>)
  400268:	1b76      	subs	r6, r6, r5
  40026a:	f000 f8a7 	bl	4003bc <_init>
  40026e:	10b6      	asrs	r6, r6, #2
  400270:	bf18      	it	ne
  400272:	2400      	movne	r4, #0
  400274:	d006      	beq.n	400284 <__libc_init_array+0x3c>
  400276:	3401      	adds	r4, #1
  400278:	f855 3b04 	ldr.w	r3, [r5], #4
  40027c:	4798      	blx	r3
  40027e:	42a6      	cmp	r6, r4
  400280:	d1f9      	bne.n	400276 <__libc_init_array+0x2e>
  400282:	bd70      	pop	{r4, r5, r6, pc}
  400284:	bd70      	pop	{r4, r5, r6, pc}
  400286:	bf00      	nop
  400288:	004003c8 	.word	0x004003c8
  40028c:	004003c8 	.word	0x004003c8
  400290:	004003d0 	.word	0x004003d0
  400294:	004003c8 	.word	0x004003c8

00400298 <register_fini>:
  400298:	4b02      	ldr	r3, [pc, #8]	; (4002a4 <register_fini+0xc>)
  40029a:	b113      	cbz	r3, 4002a2 <register_fini+0xa>
  40029c:	4802      	ldr	r0, [pc, #8]	; (4002a8 <register_fini+0x10>)
  40029e:	f000 b805 	b.w	4002ac <atexit>
  4002a2:	4770      	bx	lr
  4002a4:	00000000 	.word	0x00000000
  4002a8:	004002b9 	.word	0x004002b9

004002ac <atexit>:
  4002ac:	2300      	movs	r3, #0
  4002ae:	4601      	mov	r1, r0
  4002b0:	461a      	mov	r2, r3
  4002b2:	4618      	mov	r0, r3
  4002b4:	f000 b81e 	b.w	4002f4 <__register_exitproc>

004002b8 <__libc_fini_array>:
  4002b8:	b538      	push	{r3, r4, r5, lr}
  4002ba:	4c0a      	ldr	r4, [pc, #40]	; (4002e4 <__libc_fini_array+0x2c>)
  4002bc:	4d0a      	ldr	r5, [pc, #40]	; (4002e8 <__libc_fini_array+0x30>)
  4002be:	1b64      	subs	r4, r4, r5
  4002c0:	10a4      	asrs	r4, r4, #2
  4002c2:	d00a      	beq.n	4002da <__libc_fini_array+0x22>
  4002c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4002c8:	3b01      	subs	r3, #1
  4002ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4002ce:	3c01      	subs	r4, #1
  4002d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4002d4:	4798      	blx	r3
  4002d6:	2c00      	cmp	r4, #0
  4002d8:	d1f9      	bne.n	4002ce <__libc_fini_array+0x16>
  4002da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4002de:	f000 b877 	b.w	4003d0 <_fini>
  4002e2:	bf00      	nop
  4002e4:	004003e0 	.word	0x004003e0
  4002e8:	004003dc 	.word	0x004003dc

004002ec <__retarget_lock_acquire_recursive>:
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <__retarget_lock_release_recursive>:
  4002f0:	4770      	bx	lr
  4002f2:	bf00      	nop

004002f4 <__register_exitproc>:
  4002f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4002f8:	4d2c      	ldr	r5, [pc, #176]	; (4003ac <__register_exitproc+0xb8>)
  4002fa:	4606      	mov	r6, r0
  4002fc:	6828      	ldr	r0, [r5, #0]
  4002fe:	4698      	mov	r8, r3
  400300:	460f      	mov	r7, r1
  400302:	4691      	mov	r9, r2
  400304:	f7ff fff2 	bl	4002ec <__retarget_lock_acquire_recursive>
  400308:	4b29      	ldr	r3, [pc, #164]	; (4003b0 <__register_exitproc+0xbc>)
  40030a:	681c      	ldr	r4, [r3, #0]
  40030c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400310:	2b00      	cmp	r3, #0
  400312:	d03e      	beq.n	400392 <__register_exitproc+0x9e>
  400314:	685a      	ldr	r2, [r3, #4]
  400316:	2a1f      	cmp	r2, #31
  400318:	dc1c      	bgt.n	400354 <__register_exitproc+0x60>
  40031a:	f102 0e01 	add.w	lr, r2, #1
  40031e:	b176      	cbz	r6, 40033e <__register_exitproc+0x4a>
  400320:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400324:	2401      	movs	r4, #1
  400326:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40032a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40032e:	4094      	lsls	r4, r2
  400330:	4320      	orrs	r0, r4
  400332:	2e02      	cmp	r6, #2
  400334:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400338:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40033c:	d023      	beq.n	400386 <__register_exitproc+0x92>
  40033e:	3202      	adds	r2, #2
  400340:	f8c3 e004 	str.w	lr, [r3, #4]
  400344:	6828      	ldr	r0, [r5, #0]
  400346:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40034a:	f7ff ffd1 	bl	4002f0 <__retarget_lock_release_recursive>
  40034e:	2000      	movs	r0, #0
  400350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400354:	4b17      	ldr	r3, [pc, #92]	; (4003b4 <__register_exitproc+0xc0>)
  400356:	b30b      	cbz	r3, 40039c <__register_exitproc+0xa8>
  400358:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40035c:	f3af 8000 	nop.w
  400360:	4603      	mov	r3, r0
  400362:	b1d8      	cbz	r0, 40039c <__register_exitproc+0xa8>
  400364:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400368:	6002      	str	r2, [r0, #0]
  40036a:	2100      	movs	r1, #0
  40036c:	6041      	str	r1, [r0, #4]
  40036e:	460a      	mov	r2, r1
  400370:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  400374:	f04f 0e01 	mov.w	lr, #1
  400378:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40037c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400380:	2e00      	cmp	r6, #0
  400382:	d0dc      	beq.n	40033e <__register_exitproc+0x4a>
  400384:	e7cc      	b.n	400320 <__register_exitproc+0x2c>
  400386:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40038a:	430c      	orrs	r4, r1
  40038c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400390:	e7d5      	b.n	40033e <__register_exitproc+0x4a>
  400392:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  400396:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40039a:	e7bb      	b.n	400314 <__register_exitproc+0x20>
  40039c:	6828      	ldr	r0, [r5, #0]
  40039e:	f7ff ffa7 	bl	4002f0 <__retarget_lock_release_recursive>
  4003a2:	f04f 30ff 	mov.w	r0, #4294967295
  4003a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4003aa:	bf00      	nop
  4003ac:	20000428 	.word	0x20000428
  4003b0:	004003b8 	.word	0x004003b8
  4003b4:	00000000 	.word	0x00000000

004003b8 <_global_impure_ptr>:
  4003b8:	20000000                                ... 

004003bc <_init>:
  4003bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003be:	bf00      	nop
  4003c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4003c2:	bc08      	pop	{r3}
  4003c4:	469e      	mov	lr, r3
  4003c6:	4770      	bx	lr

004003c8 <__init_array_start>:
  4003c8:	00400299 	.word	0x00400299

004003cc <__frame_dummy_init_array_entry>:
  4003cc:	004000f1                                ..@.

004003d0 <_fini>:
  4003d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003d2:	bf00      	nop
  4003d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4003d6:	bc08      	pop	{r3}
  4003d8:	469e      	mov	lr, r3
  4003da:	4770      	bx	lr

004003dc <__fini_array_start>:
  4003dc:	004000cd 	.word	0x004000cd
