# system info processor on 2018.02.06.13:41:03
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1517953232
#
#
# Files generated for processor on 2018.02.06.13:41:03
files:
filepath,kind,attributes,module,is_top
simulation/processor.v,VERILOG,,processor,true
simulation/submodules/processor_cpu.sdc,SDC,,processor_cpu,false
simulation/submodules/processor_cpu.vo,VERILOG,,processor_cpu,false
simulation/submodules/processor_cpu_ic_tag_ram.dat,DAT,,processor_cpu,false
simulation/submodules/processor_cpu_ic_tag_ram.hex,HEX,,processor_cpu,false
simulation/submodules/processor_cpu_ic_tag_ram.mif,MIF,,processor_cpu,false
simulation/submodules/processor_cpu_jtag_debug_module_sysclk.v,VERILOG,,processor_cpu,false
simulation/submodules/processor_cpu_jtag_debug_module_tck.v,VERILOG,,processor_cpu,false
simulation/submodules/processor_cpu_jtag_debug_module_wrapper.v,VERILOG,,processor_cpu,false
simulation/submodules/processor_cpu_nios2_waves.do,OTHER,,processor_cpu,false
simulation/submodules/processor_cpu_ociram_default_contents.dat,DAT,,processor_cpu,false
simulation/submodules/processor_cpu_ociram_default_contents.hex,HEX,,processor_cpu,false
simulation/submodules/processor_cpu_ociram_default_contents.mif,MIF,,processor_cpu,false
simulation/submodules/processor_cpu_oci_test_bench.v,VERILOG,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_a.dat,DAT,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_a.hex,HEX,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_a.mif,MIF,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_b.dat,DAT,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_b.hex,HEX,,processor_cpu,false
simulation/submodules/processor_cpu_rf_ram_b.mif,MIF,,processor_cpu,false
simulation/submodules/processor_cpu_test_bench.v,VERILOG,,processor_cpu,false
simulation/submodules/processor_jtag_uart.v,VERILOG,,processor_jtag_uart,false
simulation/submodules/processor_led_pio.v,VERILOG,,processor_led_pio,false
simulation/submodules/processor_onchip_mem.hex,HEX,,processor_onchip_mem,false
simulation/submodules/processor_onchip_mem.v,VERILOG,,processor_onchip_mem,false
simulation/submodules/processor_switches_pio.v,VERILOG,,processor_switches_pio,false
simulation/submodules/processor_sys_clk_timer.v,VERILOG,,processor_sys_clk_timer,false
simulation/submodules/processor_sysid.v,VERILOG,,processor_sysid,false
simulation/submodules/processor_mm_interconnect_0.v,VERILOG,,processor_mm_interconnect_0,false
simulation/submodules/processor_irq_mapper.sv,SYSTEM_VERILOG,,processor_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/processor_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_router,false
simulation/submodules/processor_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_router_001,false
simulation/submodules/processor_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_router_002,false
simulation/submodules/processor_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/processor_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_demux,false
simulation/submodules/processor_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/processor_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_mux,false
simulation/submodules/processor_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/processor_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_demux,false
simulation/submodules/processor_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/processor_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_mux,false
simulation/submodules/processor_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,processor_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
processor.cpu,processor_cpu
processor.jtag_uart,processor_jtag_uart
processor.led_pio,processor_led_pio
processor.onchip_mem,processor_onchip_mem
processor.switches_pio,processor_switches_pio
processor.sys_clk_timer,processor_sys_clk_timer
processor.sysid,processor_sysid
processor.mm_interconnect_0,processor_mm_interconnect_0
processor.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.switches_pio_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
processor.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
processor.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.cpu_jtag_debug_module_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.sys_clk_timer_s1_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.led_pio_s1_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.switches_pio_s1_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.cpu_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.sys_clk_timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.switches_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.router,processor_mm_interconnect_0_router
processor.mm_interconnect_0.router_001,processor_mm_interconnect_0_router_001
processor.mm_interconnect_0.router_002,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_003,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_006,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_007,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_008,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_004,processor_mm_interconnect_0_router_004
processor.mm_interconnect_0.router_005,processor_mm_interconnect_0_router_004
processor.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
processor.mm_interconnect_0.cmd_demux,processor_mm_interconnect_0_cmd_demux
processor.mm_interconnect_0.cmd_demux_001,processor_mm_interconnect_0_cmd_demux_001
processor.mm_interconnect_0.cmd_mux,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_001,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_004,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_005,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_006,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_002,processor_mm_interconnect_0_cmd_mux_002
processor.mm_interconnect_0.cmd_mux_003,processor_mm_interconnect_0_cmd_mux_002
processor.mm_interconnect_0.rsp_demux,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_001,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_004,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_005,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_006,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_002,processor_mm_interconnect_0_rsp_demux_002
processor.mm_interconnect_0.rsp_demux_003,processor_mm_interconnect_0_rsp_demux_002
processor.mm_interconnect_0.rsp_mux,processor_mm_interconnect_0_rsp_mux
processor.mm_interconnect_0.rsp_mux_001,processor_mm_interconnect_0_rsp_mux_001
processor.mm_interconnect_0.avalon_st_adapter,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_001,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_002,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_003,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_004,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_005,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_006,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.irq_mapper,processor_irq_mapper
processor.rst_controller,altera_reset_controller
