<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv</a>


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:2</a>: syntax error, unexpected pure
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:12</a>: syntax error, unexpected pure
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: extends
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:23</a>: syntax error, unexpected $end
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv</a>


</pre>