{"vcs1":{"timestamp_begin":1681736706.490910188, "rt":0.89, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1681736707.417908494, "rt":0.89, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681736708.334437273, "rt":1.00, "ut":0.06, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681736706.184504927}
{"VCS_COMP_START_TIME": 1681736706.184504927}
{"VCS_COMP_END_TIME": 1681736710.121407491}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340912}}
{"stitch_vcselab": {"peak_mem": 239064}}
