{
  "design": {
    "design_info": {
      "boundary_crc": "0x74DE68F6BAEE969A",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../mo8-digitaal-zender.gen/sources_1/bd/blockdesign",
      "name": "blockdesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "keypad_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "Col_0_0": {
        "direction": "I"
      },
      "Col_1_0": {
        "direction": "I"
      },
      "Col_2_0": {
        "direction": "I"
      },
      "Col_3_0": {
        "direction": "I"
      },
      "Row_0_0": {
        "direction": "O"
      },
      "Row_1_0": {
        "direction": "O"
      },
      "Row_2_0": {
        "direction": "O"
      },
      "Data_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "blockdesign_clk_wiz_0_0",
        "xci_path": "ip\\blockdesign_clk_wiz_0_0\\blockdesign_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "197.700"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "100.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "keypad_0": {
        "vlnv": "xilinx.com:module_ref:keypad:1.0",
        "xci_name": "blockdesign_keypad_0_0",
        "xci_path": "ip\\blockdesign_keypad_0_0\\blockdesign_keypad_0_0.xci",
        "inst_hier_path": "keypad_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "keypad",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Col_0": {
            "direction": "I"
          },
          "Col_1": {
            "direction": "I"
          },
          "Col_2": {
            "direction": "I"
          },
          "Col_3": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "Row_0": {
            "direction": "O"
          },
          "Row_1": {
            "direction": "O"
          },
          "Row_2": {
            "direction": "O"
          },
          "Data": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Col_0_0_1": {
        "ports": [
          "Col_0_0",
          "keypad_0/Col_0"
        ]
      },
      "Col_1_0_1": {
        "ports": [
          "Col_1_0",
          "keypad_0/Col_1"
        ]
      },
      "Col_2_0_1": {
        "ports": [
          "Col_2_0",
          "keypad_0/Col_2"
        ]
      },
      "Col_3_0_1": {
        "ports": [
          "Col_3_0",
          "keypad_0/Col_3"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "keypad_0/clk"
        ]
      },
      "keypad_0_Data": {
        "ports": [
          "keypad_0/Data",
          "Data_0"
        ]
      },
      "keypad_0_Row_0": {
        "ports": [
          "keypad_0/Row_0",
          "Row_0_0"
        ]
      },
      "keypad_0_Row_1": {
        "ports": [
          "keypad_0/Row_1",
          "Row_1_0"
        ]
      },
      "keypad_0_Row_2": {
        "ports": [
          "keypad_0/Row_2",
          "Row_2_0"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}