<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</text>
<text>Date: Wed Mar 26 15:11:27 2025
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[4] </cell>
 <cell>(222, 54)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</cell>
 <cell>1719</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[3] </cell>
 <cell>(221, 54)</cell>
 <cell>DMMainPorts_1/Uart0BitClockDiv/clko_i_RNI5BT7/U0_YNn_GSouth</cell>
 <cell>32</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[5] </cell>
 <cell>(223, 54)</cell>
 <cell>DMMainPorts_1/Uart1BitClockDiv/clko_i_RNI6TMC/U0_YNn_GSouth</cell>
 <cell>32</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[7] </cell>
 <cell>(225, 54)</cell>
 <cell>DMMainPorts_1/Uart2BitClockDiv/clko_i_RNI7FG1/U0_YNn_GSouth</cell>
 <cell>32</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[2] </cell>
 <cell>(220, 54)</cell>
 <cell>DMMainPorts_1/Uart3BitClockDiv/clko_i_RNI81A6/U0_YNn_GSouth</cell>
 <cell>30</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[1] </cell>
 <cell>(219, 54)</cell>
 <cell>DMMainPorts_1/Uart1TxBitClockDiv/div_i_RNICMT5/U0_YNn_GSouth</cell>
 <cell>9</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[6] </cell>
 <cell>(224, 54)</cell>
 <cell>DMMainPorts_1/Uart0TxBitClockDiv/div_i_RNIB3I7/U0_YNn_GSouth</cell>
 <cell>9</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[0] </cell>
 <cell>(218, 54)</cell>
 <cell>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DMMainPorts_1/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>(284, 34)</cell>
 <cell>GB[3] </cell>
 <cell>DMMainPorts_1/Uart0BitClockDiv/clko_i_2</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DMMainPorts_1/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>(378, 31)</cell>
 <cell>GB[5] </cell>
 <cell>DMMainPorts_1/Uart1BitClockDiv/clko_i_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>DMMainPorts_1/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>(379, 25)</cell>
 <cell>GB[7] </cell>
 <cell>DMMainPorts_1/Uart2BitClockDiv/clko_i_1</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>DMMainPorts_1/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>(361, 52)</cell>
 <cell>GB[2] </cell>
 <cell>DMMainPorts_1/Uart3BitClockDiv/clko_i_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>(252, 52)</cell>
 <cell>GB[1] </cell>
 <cell>DMMainPorts_1/Uart1TxBitClockDiv/div_i_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>(339, 31)</cell>
 <cell>GB[6] </cell>
 <cell>DMMainPorts_1/Uart0TxBitClockDiv/div_i_2</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE0 (372, 92)</cell>
 <cell>GB[4] </cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE1 (390, 92)</cell>
 <cell>GB[0] </cell>
 <cell>EvalSandbox_MSS_0/CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLK0_PAD</cell>
 <cell>H16</cell>
 <cell>MSIO11NB2/I2C_1_SCL/GPIO_1_A/CCC_NE0_CLKI2</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:Y</cell>
 <cell>(399, 16)</cell>
 <cell>CLK0_PAD =&gt; CLK2_PAD</cell>
 <cell>CCC-NE0 (372, 92)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_net</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>(372, 92)</cell>
 <cell>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0</cell>
 <cell>CCC-NE1 (390, 92)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_net</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> RGB Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[4] </cell>
 <cell>(222, 54)</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</cell>
 <cell>1719</cell>
 <cell>1</cell>
 <cell>(218, 57)</cell>
 <cell>25</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(218, 90)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[3] </cell>
 <cell>(221, 54)</cell>
 <cell>DMMainPorts_1/Uart0BitClockDiv/clko_i_RNI5BT7/U0_YNn_GSouth</cell>
 <cell>32</cell>
 <cell>1</cell>
 <cell>(219, 30)</cell>
 <cell>22</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(219, 33)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[5] </cell>
 <cell>(223, 54)</cell>
 <cell>DMMainPorts_1/Uart1BitClockDiv/clko_i_RNI6TMC/U0_YNn_GSouth</cell>
 <cell>32</cell>
 <cell>1</cell>
 <cell>(219, 51)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(220, 48)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(221, 42)</cell>
 <cell>6</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[7] </cell>
 <cell>(225, 54)</cell>
 <cell>DMMainPorts_1/Uart2BitClockDiv/clko_i_RNI7FG1/U0_YNn_GSouth</cell>
 <cell>32</cell>
 <cell>1</cell>
 <cell>(218, 39)</cell>
 <cell>26</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(218, 42)</cell>
 <cell>6</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[2] </cell>
 <cell>(220, 54)</cell>
 <cell>DMMainPorts_1/Uart3BitClockDiv/clko_i_RNI81A6/U0_YNn_GSouth</cell>
 <cell>30</cell>
 <cell>1</cell>
 <cell>(220, 30)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(220, 33)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(220, 51)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(221, 48)</cell>
 <cell>5</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[1] </cell>
 <cell>(219, 54)</cell>
 <cell>DMMainPorts_1/Uart1TxBitClockDiv/div_i_RNICMT5/U0_YNn_GSouth</cell>
 <cell>9</cell>
 <cell>1</cell>
 <cell>(218, 48)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(219, 42)</cell>
 <cell>6</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[6] </cell>
 <cell>(224, 54)</cell>
 <cell>DMMainPorts_1/Uart0TxBitClockDiv/div_i_RNIB3I7/U0_YNn_GSouth</cell>
 <cell>9</cell>
 <cell> </cell>
 <cell>(222, 48)</cell>
 <cell>9</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[0] </cell>
 <cell>(218, 54)</cell>
 <cell>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(218, 102)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to Single Event Effects (SEEs) and have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals to dedicated global resources. Refer to the RTG4 Clocking Resources User Guide and RTG4 Radiation-Mitigated Clock and Reset Network Usage Application Note for more information.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DMMainPorts_1/DMDacsF_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsF_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsF_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>DMMainPorts_1/Uart2TxBitClockDiv/div_i_1</cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/BitCnt[3]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/TxD:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/LastGo:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/BitCnt[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/Busy_i:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/IBufStartTx/Temp1:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/BitCnt[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/IBufStartTx/O:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS422_Tx2/UartTxUart/BitCnt[2]:CLK</cell>
</row>
<row>
 <cell>3</cell>
 <cell>DMMainPorts_1/DMDacsE_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsE_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsE_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>4</cell>
 <cell>DMMainPorts_1/DMDacsA_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsA_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsA_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>5</cell>
 <cell>DMMainPorts_1/DMDacsC_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsC_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsC_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>6</cell>
 <cell>DMMainPorts_1/DMDacsD_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsD_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsD_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>7</cell>
 <cell>DMMainPorts_1/DMDacsB_i/Spi/un1_rst_1:Y</cell>
 <cell>DMMainPorts_1/DMDacsB_i/Spi/un1_rst_1_Z</cell>
 <cell>DMMainPorts_1/DMDacsB_i/Spi/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>8</cell>
 <cell>DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>DMMainPorts_1/Uart3TxBitClockDiv/div_i_Z</cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/BitCnt[1]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/LastGo:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/Busy_i:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/BitCnt[0]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/IBufStartTx/Temp1:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/BitCnt[3]:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/IBufStartTx/O:CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>DMMainPorts_1/RS433_Tx3/UartTxUart/BitCnt[2]:CLK</cell>
</row>
</table>
</section>
</doc>
