// Seed: 3017755841
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    output tri0 id_2
    , id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  parameter id_6 = 1;
  wire id_7;
endmodule
module module_3 #(
    parameter id_1 = 32'd58,
    parameter id_3 = 32'd98,
    parameter id_5 = 32'd36,
    parameter id_6 = 32'd8
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6,
    id_7
);
  input wire id_7;
  input wire _id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire _id_1;
  logic [7:0][id_1 : id_3] id_8;
  parameter id_9 = 1'd0;
  assign id_8[id_6] = 1 ? id_2 : id_2 != id_5;
  always @(1'b0) $unsigned(2);
  ;
  logic [-1 'd0 ^  id_3 : id_5] id_10;
  module_2 modCall_1 (
      id_9,
      id_10,
      id_4,
      id_9,
      id_10
  );
endmodule
