/*
 * Generated by Bluespec Compiler
 * 
 */
#include "bluesim_primitives.h"
#include "mkCircuit.h"


/* String declarations */
static std::string const __str_literal_1("f", 1u);
static std::string const __str_literal_2("h", 1u);
static std::string const __str_literal_3("w", 1u);


/* Constructor */
MOD_mkCircuit::MOD_mkCircuit(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_f_rf(simHdl, "f_rf", this, __str_literal_1, 10u, 10u, 0u, 1023u, (tUInt8)0u),
    INST_h_rf(simHdl, "h_rf", this, __str_literal_2, 10u, 32u, 0u, 1023u, (tUInt8)0u),
    INST_hg(simHdl, "hg", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_busyReg(simHdl, "hg_busyReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_feature_lock_entryVec_0(simHdl, "hg_feature_lock_entryVec_0", this, 11u, 682u, (tUInt8)0u),
    INST_hg_feature_lock_entryVec_1(simHdl, "hg_feature_lock_entryVec_1", this, 11u, 682u, (tUInt8)0u),
    INST_hg_feature_lock_entryVec_2(simHdl, "hg_feature_lock_entryVec_2", this, 11u, 682u, (tUInt8)0u),
    INST_hg_feature_lock_entryVec_3(simHdl, "hg_feature_lock_entryVec_3", this, 11u, 682u, (tUInt8)0u),
    INST_hg_feature_lock_lockVec_0_cnt(simHdl,
				       "hg_feature_lock_lockVec_0_cnt",
				       this,
				       2u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_hg_feature_lock_lockVec_0_held(simHdl, "hg_feature_lock_lockVec_0_held", this, 2u, 4u, 1u, 0u),
    INST_hg_feature_lock_lockVec_0_nextId(simHdl,
					  "hg_feature_lock_lockVec_0_nextId",
					  this,
					  2u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_hg_feature_lock_lockVec_1_cnt(simHdl,
				       "hg_feature_lock_lockVec_1_cnt",
				       this,
				       2u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_hg_feature_lock_lockVec_1_held(simHdl, "hg_feature_lock_lockVec_1_held", this, 2u, 4u, 1u, 0u),
    INST_hg_feature_lock_lockVec_1_nextId(simHdl,
					  "hg_feature_lock_lockVec_1_nextId",
					  this,
					  2u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_hg_feature_lock_lockVec_2_cnt(simHdl,
				       "hg_feature_lock_lockVec_2_cnt",
				       this,
				       2u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_hg_feature_lock_lockVec_2_held(simHdl, "hg_feature_lock_lockVec_2_held", this, 2u, 4u, 1u, 0u),
    INST_hg_feature_lock_lockVec_2_nextId(simHdl,
					  "hg_feature_lock_lockVec_2_nextId",
					  this,
					  2u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_hg_feature_lock_lockVec_3_cnt(simHdl,
				       "hg_feature_lock_lockVec_3_cnt",
				       this,
				       2u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_hg_feature_lock_lockVec_3_held(simHdl, "hg_feature_lock_lockVec_3_held", this, 2u, 4u, 1u, 0u),
    INST_hg_feature_lock_lockVec_3_nextId(simHdl,
					  "hg_feature_lock_lockVec_3_nextId",
					  this,
					  2u,
					  (tUInt8)0u,
					  (tUInt8)0u),
    INST_hg_feature_lock_region(simHdl, "hg_feature_lock_region", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hg_fifo_Stage__1_TO_Stage__2(simHdl, "hg_fifo_Stage__1_TO_Stage__2", this, 48u, 2u, 1u, 0u),
    INST_hg_fifo_Stage__2_TO_Stage__3(simHdl, "hg_fifo_Stage__2_TO_Stage__3", this, 3u, 2u, 1u, 0u),
    INST_hg_fifo_Start_TO_Stage__1(simHdl, "hg_fifo_Start_TO_Stage__1", this, 45u, 2u, 1u, 0u),
    INST_hg_fifo__input__TO_Start(simHdl, "hg_fifo__input__TO_Start", this, 13u, 2u, 1u, 0u),
    INST_hg_h_lock_entryVec_0(simHdl, "hg_h_lock_entryVec_0", this, 11u, 682u, (tUInt8)0u),
    INST_hg_h_lock_entryVec_1(simHdl, "hg_h_lock_entryVec_1", this, 11u, 682u, (tUInt8)0u),
    INST_hg_h_lock_entryVec_2(simHdl, "hg_h_lock_entryVec_2", this, 11u, 682u, (tUInt8)0u),
    INST_hg_h_lock_entryVec_3(simHdl, "hg_h_lock_entryVec_3", this, 11u, 682u, (tUInt8)0u),
    INST_hg_h_lock_lockVec_0_cnt(simHdl, "hg_h_lock_lockVec_0_cnt", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_h_lock_lockVec_0_held(simHdl, "hg_h_lock_lockVec_0_held", this, 2u, 4u, 1u, 0u),
    INST_hg_h_lock_lockVec_0_nextId(simHdl,
				    "hg_h_lock_lockVec_0_nextId",
				    this,
				    2u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_hg_h_lock_lockVec_1_cnt(simHdl, "hg_h_lock_lockVec_1_cnt", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_h_lock_lockVec_1_held(simHdl, "hg_h_lock_lockVec_1_held", this, 2u, 4u, 1u, 0u),
    INST_hg_h_lock_lockVec_1_nextId(simHdl,
				    "hg_h_lock_lockVec_1_nextId",
				    this,
				    2u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_hg_h_lock_lockVec_2_cnt(simHdl, "hg_h_lock_lockVec_2_cnt", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_h_lock_lockVec_2_held(simHdl, "hg_h_lock_lockVec_2_held", this, 2u, 4u, 1u, 0u),
    INST_hg_h_lock_lockVec_2_nextId(simHdl,
				    "hg_h_lock_lockVec_2_nextId",
				    this,
				    2u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_hg_h_lock_lockVec_3_cnt(simHdl, "hg_h_lock_lockVec_3_cnt", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_hg_h_lock_lockVec_3_held(simHdl, "hg_h_lock_lockVec_3_held", this, 2u, 4u, 1u, 0u),
    INST_hg_h_lock_lockVec_3_nextId(simHdl,
				    "hg_h_lock_lockVec_3_nextId",
				    this,
				    2u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_hg_h_lock_region(simHdl, "hg_h_lock_region", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hg_outputQueue(simHdl, "hg_outputQueue", this, 4u, 2u, 1u, 0u),
    INST_hg_weight_lock_entryVec_0(simHdl, "hg_weight_lock_entryVec_0", this, 11u, 682u, (tUInt8)0u),
    INST_hg_weight_lock_entryVec_1(simHdl, "hg_weight_lock_entryVec_1", this, 11u, 682u, (tUInt8)0u),
    INST_hg_weight_lock_entryVec_2(simHdl, "hg_weight_lock_entryVec_2", this, 11u, 682u, (tUInt8)0u),
    INST_hg_weight_lock_entryVec_3(simHdl, "hg_weight_lock_entryVec_3", this, 11u, 682u, (tUInt8)0u),
    INST_hg_weight_lock_lockVec_0_cnt(simHdl,
				      "hg_weight_lock_lockVec_0_cnt",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_hg_weight_lock_lockVec_0_held(simHdl, "hg_weight_lock_lockVec_0_held", this, 2u, 4u, 1u, 0u),
    INST_hg_weight_lock_lockVec_0_nextId(simHdl,
					 "hg_weight_lock_lockVec_0_nextId",
					 this,
					 2u,
					 (tUInt8)0u,
					 (tUInt8)0u),
    INST_hg_weight_lock_lockVec_1_cnt(simHdl,
				      "hg_weight_lock_lockVec_1_cnt",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_hg_weight_lock_lockVec_1_held(simHdl, "hg_weight_lock_lockVec_1_held", this, 2u, 4u, 1u, 0u),
    INST_hg_weight_lock_lockVec_1_nextId(simHdl,
					 "hg_weight_lock_lockVec_1_nextId",
					 this,
					 2u,
					 (tUInt8)0u,
					 (tUInt8)0u),
    INST_hg_weight_lock_lockVec_2_cnt(simHdl,
				      "hg_weight_lock_lockVec_2_cnt",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_hg_weight_lock_lockVec_2_held(simHdl, "hg_weight_lock_lockVec_2_held", this, 2u, 4u, 1u, 0u),
    INST_hg_weight_lock_lockVec_2_nextId(simHdl,
					 "hg_weight_lock_lockVec_2_nextId",
					 this,
					 2u,
					 (tUInt8)0u,
					 (tUInt8)0u),
    INST_hg_weight_lock_lockVec_3_cnt(simHdl,
				      "hg_weight_lock_lockVec_3_cnt",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_hg_weight_lock_lockVec_3_held(simHdl, "hg_weight_lock_lockVec_3_held", this, 2u, 4u, 1u, 0u),
    INST_hg_weight_lock_lockVec_3_nextId(simHdl,
					 "hg_weight_lock_lockVec_3_nextId",
					 this,
					 2u,
					 (tUInt8)0u,
					 (tUInt8)0u),
    INST_hg_weight_lock_region(simHdl, "hg_weight_lock_region", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_w_rf(simHdl, "w_rf", this, __str_literal_3, 10u, 32u, 0u, 1023u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  PORT_EN__inthg_req = false;
  symbol_count = 87u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCircuit::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h8408", SYM_DEF, &DEF_b__h8408, 10u);
  init_symbol(&symbols[1u], "b__h8449", SYM_DEF, &DEF_b__h8449, 10u);
  init_symbol(&symbols[2u], "b__h8480", SYM_DEF, &DEF_b__h8480, 10u);
  init_symbol(&symbols[3u], "b__h8511", SYM_DEF, &DEF_b__h8511, 10u);
  init_symbol(&symbols[4u], "EN__inthg_req", SYM_PORT, &PORT_EN__inthg_req, 1u);
  init_symbol(&symbols[5u], "f_rf", SYM_MODULE, &INST_f_rf);
  init_symbol(&symbols[6u], "h_rf", SYM_MODULE, &INST_h_rf);
  init_symbol(&symbols[7u], "hg", SYM_MODULE, &INST_hg);
  init_symbol(&symbols[8u], "hg_busyReg", SYM_MODULE, &INST_hg_busyReg);
  init_symbol(&symbols[9u], "hg_busyReg__h7113", SYM_DEF, &DEF_hg_busyReg__h7113, 1u);
  init_symbol(&symbols[10u],
	      "hg_feature_lock_entryVec_0",
	      SYM_MODULE,
	      &INST_hg_feature_lock_entryVec_0);
  init_symbol(&symbols[11u],
	      "hg_feature_lock_entryVec_1",
	      SYM_MODULE,
	      &INST_hg_feature_lock_entryVec_1);
  init_symbol(&symbols[12u],
	      "hg_feature_lock_entryVec_2",
	      SYM_MODULE,
	      &INST_hg_feature_lock_entryVec_2);
  init_symbol(&symbols[13u],
	      "hg_feature_lock_entryVec_3",
	      SYM_MODULE,
	      &INST_hg_feature_lock_entryVec_3);
  init_symbol(&symbols[14u],
	      "hg_feature_lock_lockVec_0_cnt",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_0_cnt);
  init_symbol(&symbols[15u],
	      "hg_feature_lock_lockVec_0_held",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_0_held);
  init_symbol(&symbols[16u],
	      "hg_feature_lock_lockVec_0_nextId",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_0_nextId);
  init_symbol(&symbols[17u],
	      "hg_feature_lock_lockVec_1_cnt",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_1_cnt);
  init_symbol(&symbols[18u],
	      "hg_feature_lock_lockVec_1_held",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_1_held);
  init_symbol(&symbols[19u],
	      "hg_feature_lock_lockVec_1_nextId",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_1_nextId);
  init_symbol(&symbols[20u],
	      "hg_feature_lock_lockVec_2_cnt",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_2_cnt);
  init_symbol(&symbols[21u],
	      "hg_feature_lock_lockVec_2_held",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_2_held);
  init_symbol(&symbols[22u],
	      "hg_feature_lock_lockVec_2_nextId",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_2_nextId);
  init_symbol(&symbols[23u],
	      "hg_feature_lock_lockVec_3_cnt",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_3_cnt);
  init_symbol(&symbols[24u],
	      "hg_feature_lock_lockVec_3_held",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_3_held);
  init_symbol(&symbols[25u],
	      "hg_feature_lock_lockVec_3_nextId",
	      SYM_MODULE,
	      &INST_hg_feature_lock_lockVec_3_nextId);
  init_symbol(&symbols[26u], "hg_feature_lock_region", SYM_MODULE, &INST_hg_feature_lock_region);
  init_symbol(&symbols[27u], "hg_fifo__input__TO_Start", SYM_MODULE, &INST_hg_fifo__input__TO_Start);
  init_symbol(&symbols[28u],
	      "hg_fifo_Stage__1_TO_Stage__2",
	      SYM_MODULE,
	      &INST_hg_fifo_Stage__1_TO_Stage__2);
  init_symbol(&symbols[29u],
	      "hg_fifo_Stage__2_TO_Stage__3",
	      SYM_MODULE,
	      &INST_hg_fifo_Stage__2_TO_Stage__3);
  init_symbol(&symbols[30u],
	      "hg_fifo_Start_TO_Stage__1",
	      SYM_MODULE,
	      &INST_hg_fifo_Start_TO_Stage__1);
  init_symbol(&symbols[31u], "hg_h_lock_entryVec_0", SYM_MODULE, &INST_hg_h_lock_entryVec_0);
  init_symbol(&symbols[32u], "hg_h_lock_entryVec_1", SYM_MODULE, &INST_hg_h_lock_entryVec_1);
  init_symbol(&symbols[33u], "hg_h_lock_entryVec_2", SYM_MODULE, &INST_hg_h_lock_entryVec_2);
  init_symbol(&symbols[34u], "hg_h_lock_entryVec_3", SYM_MODULE, &INST_hg_h_lock_entryVec_3);
  init_symbol(&symbols[35u], "hg_h_lock_lockVec_0_cnt", SYM_MODULE, &INST_hg_h_lock_lockVec_0_cnt);
  init_symbol(&symbols[36u], "hg_h_lock_lockVec_0_held", SYM_MODULE, &INST_hg_h_lock_lockVec_0_held);
  init_symbol(&symbols[37u],
	      "hg_h_lock_lockVec_0_nextId",
	      SYM_MODULE,
	      &INST_hg_h_lock_lockVec_0_nextId);
  init_symbol(&symbols[38u], "hg_h_lock_lockVec_1_cnt", SYM_MODULE, &INST_hg_h_lock_lockVec_1_cnt);
  init_symbol(&symbols[39u], "hg_h_lock_lockVec_1_held", SYM_MODULE, &INST_hg_h_lock_lockVec_1_held);
  init_symbol(&symbols[40u],
	      "hg_h_lock_lockVec_1_nextId",
	      SYM_MODULE,
	      &INST_hg_h_lock_lockVec_1_nextId);
  init_symbol(&symbols[41u], "hg_h_lock_lockVec_2_cnt", SYM_MODULE, &INST_hg_h_lock_lockVec_2_cnt);
  init_symbol(&symbols[42u], "hg_h_lock_lockVec_2_held", SYM_MODULE, &INST_hg_h_lock_lockVec_2_held);
  init_symbol(&symbols[43u],
	      "hg_h_lock_lockVec_2_nextId",
	      SYM_MODULE,
	      &INST_hg_h_lock_lockVec_2_nextId);
  init_symbol(&symbols[44u], "hg_h_lock_lockVec_3_cnt", SYM_MODULE, &INST_hg_h_lock_lockVec_3_cnt);
  init_symbol(&symbols[45u], "hg_h_lock_lockVec_3_held", SYM_MODULE, &INST_hg_h_lock_lockVec_3_held);
  init_symbol(&symbols[46u],
	      "hg_h_lock_lockVec_3_nextId",
	      SYM_MODULE,
	      &INST_hg_h_lock_lockVec_3_nextId);
  init_symbol(&symbols[47u], "hg_h_lock_region", SYM_MODULE, &INST_hg_h_lock_region);
  init_symbol(&symbols[48u], "hg_outputQueue", SYM_MODULE, &INST_hg_outputQueue);
  init_symbol(&symbols[49u],
	      "hg_weight_lock_entryVec_0",
	      SYM_MODULE,
	      &INST_hg_weight_lock_entryVec_0);
  init_symbol(&symbols[50u],
	      "hg_weight_lock_entryVec_1",
	      SYM_MODULE,
	      &INST_hg_weight_lock_entryVec_1);
  init_symbol(&symbols[51u],
	      "hg_weight_lock_entryVec_2",
	      SYM_MODULE,
	      &INST_hg_weight_lock_entryVec_2);
  init_symbol(&symbols[52u],
	      "hg_weight_lock_entryVec_3",
	      SYM_MODULE,
	      &INST_hg_weight_lock_entryVec_3);
  init_symbol(&symbols[53u],
	      "hg_weight_lock_lockVec_0_cnt",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_0_cnt);
  init_symbol(&symbols[54u],
	      "hg_weight_lock_lockVec_0_held",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_0_held);
  init_symbol(&symbols[55u],
	      "hg_weight_lock_lockVec_0_nextId",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_0_nextId);
  init_symbol(&symbols[56u],
	      "hg_weight_lock_lockVec_1_cnt",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_1_cnt);
  init_symbol(&symbols[57u],
	      "hg_weight_lock_lockVec_1_held",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_1_held);
  init_symbol(&symbols[58u],
	      "hg_weight_lock_lockVec_1_nextId",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_1_nextId);
  init_symbol(&symbols[59u],
	      "hg_weight_lock_lockVec_2_cnt",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_2_cnt);
  init_symbol(&symbols[60u],
	      "hg_weight_lock_lockVec_2_held",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_2_held);
  init_symbol(&symbols[61u],
	      "hg_weight_lock_lockVec_2_nextId",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_2_nextId);
  init_symbol(&symbols[62u],
	      "hg_weight_lock_lockVec_3_cnt",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_3_cnt);
  init_symbol(&symbols[63u],
	      "hg_weight_lock_lockVec_3_held",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_3_held);
  init_symbol(&symbols[64u],
	      "hg_weight_lock_lockVec_3_nextId",
	      SYM_MODULE,
	      &INST_hg_weight_lock_lockVec_3_nextId);
  init_symbol(&symbols[65u], "hg_weight_lock_region", SYM_MODULE, &INST_hg_weight_lock_region);
  init_symbol(&symbols[66u], "RL_hg_feature_lock_freelock", SYM_RULE);
  init_symbol(&symbols[67u], "RL_hg_feature_lock_freelock_1", SYM_RULE);
  init_symbol(&symbols[68u], "RL_hg_feature_lock_freelock_2", SYM_RULE);
  init_symbol(&symbols[69u], "RL_hg_feature_lock_freelock_3", SYM_RULE);
  init_symbol(&symbols[70u], "RL_hg_h_lock_freelock", SYM_RULE);
  init_symbol(&symbols[71u], "RL_hg_h_lock_freelock_1", SYM_RULE);
  init_symbol(&symbols[72u], "RL_hg_h_lock_freelock_2", SYM_RULE);
  init_symbol(&symbols[73u], "RL_hg_h_lock_freelock_3", SYM_RULE);
  init_symbol(&symbols[74u], "RL_hg_s_Stage__1_execute", SYM_RULE);
  init_symbol(&symbols[75u], "RL_hg_s_Stage__2_execute", SYM_RULE);
  init_symbol(&symbols[76u], "RL_hg_s_Stage__3_execute", SYM_RULE);
  init_symbol(&symbols[77u], "RL_hg_s_Start_execute", SYM_RULE);
  init_symbol(&symbols[78u], "RL_hg_weight_lock_freelock", SYM_RULE);
  init_symbol(&symbols[79u], "RL_hg_weight_lock_freelock_1", SYM_RULE);
  init_symbol(&symbols[80u], "RL_hg_weight_lock_freelock_2", SYM_RULE);
  init_symbol(&symbols[81u], "RL_hg_weight_lock_freelock_3", SYM_RULE);
  init_symbol(&symbols[82u], "WILL_FIRE__inthg_req", SYM_DEF, &DEF_WILL_FIRE__inthg_req, 1u);
  init_symbol(&symbols[83u], "w_rf", SYM_MODULE, &INST_w_rf);
  init_symbol(&symbols[84u], "x__h10519", SYM_DEF, &DEF_x__h10519, 2u);
  init_symbol(&symbols[85u], "x__h8976", SYM_DEF, &DEF_x__h8976, 2u);
  init_symbol(&symbols[86u], "x__h9842", SYM_DEF, &DEF_x__h9842, 2u);
}


/* Rule actions */

void MOD_mkCircuit::RL_hg_feature_lock_freelock()
{
  tUInt8 DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty_AN_ETC___d5;
  DEF_hg_feature_lock_entryVec_0___d3 = INST_hg_feature_lock_entryVec_0.METH_read();
  DEF_hg_feature_lock_entryVec_0_BIT_10___d4 = (tUInt8)(DEF_hg_feature_lock_entryVec_0___d3 >> 10u);
  DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2 = !INST_hg_feature_lock_lockVec_0_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty_AN_ETC___d5 = DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2 && DEF_hg_feature_lock_entryVec_0_BIT_10___d4;
  if (DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty_AN_ETC___d5)
    INST_hg_feature_lock_entryVec_0.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_feature_lock_freelock_1()
{
  tUInt8 DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty_AN_ETC___d11;
  DEF_hg_feature_lock_entryVec_1___d9 = INST_hg_feature_lock_entryVec_1.METH_read();
  DEF_hg_feature_lock_entryVec_1_BIT_10___d10 = (tUInt8)(DEF_hg_feature_lock_entryVec_1___d9 >> 10u);
  DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8 = !INST_hg_feature_lock_lockVec_1_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty_AN_ETC___d11 = DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8 && DEF_hg_feature_lock_entryVec_1_BIT_10___d10;
  if (DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty_AN_ETC___d11)
    INST_hg_feature_lock_entryVec_1.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_feature_lock_freelock_2()
{
  tUInt8 DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2_ETC___d16;
  DEF_hg_feature_lock_entryVec_2___d14 = INST_hg_feature_lock_entryVec_2.METH_read();
  DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15 = (tUInt8)(DEF_hg_feature_lock_entryVec_2___d14 >> 10u);
  DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13 = !INST_hg_feature_lock_lockVec_2_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2_ETC___d16 = DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13 && DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15;
  if (DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2_ETC___d16)
    INST_hg_feature_lock_entryVec_2.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_feature_lock_freelock_3()
{
  tUInt8 DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7_ETC___d21;
  DEF_hg_feature_lock_entryVec_3___d19 = INST_hg_feature_lock_entryVec_3.METH_read();
  DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20 = (tUInt8)(DEF_hg_feature_lock_entryVec_3___d19 >> 10u);
  DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18 = !INST_hg_feature_lock_lockVec_3_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7_ETC___d21 = DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18 && DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20;
  if (DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7_ETC___d21)
    INST_hg_feature_lock_entryVec_3.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_weight_lock_freelock()
{
  tUInt8 DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2__ETC___d26;
  DEF_hg_weight_lock_entryVec_0___d24 = INST_hg_weight_lock_entryVec_0.METH_read();
  DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25 = (tUInt8)(DEF_hg_weight_lock_entryVec_0___d24 >> 10u);
  DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23 = !INST_hg_weight_lock_lockVec_0_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2__ETC___d26 = DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23 && DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25;
  if (DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2__ETC___d26)
    INST_hg_weight_lock_entryVec_0.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_weight_lock_freelock_1()
{
  tUInt8 DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7__ETC___d31;
  DEF_hg_weight_lock_entryVec_1___d29 = INST_hg_weight_lock_entryVec_1.METH_read();
  DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30 = (tUInt8)(DEF_hg_weight_lock_entryVec_1___d29 >> 10u);
  DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28 = !INST_hg_weight_lock_lockVec_1_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7__ETC___d31 = DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28 && DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30;
  if (DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7__ETC___d31)
    INST_hg_weight_lock_entryVec_1.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_weight_lock_freelock_2()
{
  tUInt8 DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2__ETC___d36;
  DEF_hg_weight_lock_entryVec_2___d34 = INST_hg_weight_lock_entryVec_2.METH_read();
  DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35 = (tUInt8)(DEF_hg_weight_lock_entryVec_2___d34 >> 10u);
  DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33 = !INST_hg_weight_lock_lockVec_2_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2__ETC___d36 = DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33 && DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35;
  if (DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2__ETC___d36)
    INST_hg_weight_lock_entryVec_2.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_weight_lock_freelock_3()
{
  tUInt8 DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7__ETC___d41;
  DEF_hg_weight_lock_entryVec_3___d39 = INST_hg_weight_lock_entryVec_3.METH_read();
  DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40 = (tUInt8)(DEF_hg_weight_lock_entryVec_3___d39 >> 10u);
  DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38 = !INST_hg_weight_lock_lockVec_3_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7__ETC___d41 = DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38 && DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40;
  if (DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7__ETC___d41)
    INST_hg_weight_lock_entryVec_3.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_h_lock_freelock()
{
  tUInt8 DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2_3_AND_ETC___d46;
  DEF_hg_h_lock_entryVec_0___d44 = INST_hg_h_lock_entryVec_0.METH_read();
  DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 = (tUInt8)(DEF_hg_h_lock_entryVec_0___d44 >> 10u);
  DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43 = !INST_hg_h_lock_lockVec_0_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2_3_AND_ETC___d46 = DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43 && DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
  if (DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2_3_AND_ETC___d46)
    INST_hg_h_lock_entryVec_0.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_h_lock_freelock_1()
{
  tUInt8 DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7_8_AND_ETC___d51;
  DEF_hg_h_lock_entryVec_1___d49 = INST_hg_h_lock_entryVec_1.METH_read();
  DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 = (tUInt8)(DEF_hg_h_lock_entryVec_1___d49 >> 10u);
  DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48 = !INST_hg_h_lock_lockVec_1_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7_8_AND_ETC___d51 = DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48 && DEF_hg_h_lock_entryVec_1_9_BIT_10___d50;
  if (DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7_8_AND_ETC___d51)
    INST_hg_h_lock_entryVec_1.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_h_lock_freelock_2()
{
  tUInt8 DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2_3_AND_ETC___d56;
  DEF_hg_h_lock_entryVec_2___d54 = INST_hg_h_lock_entryVec_2.METH_read();
  DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 = (tUInt8)(DEF_hg_h_lock_entryVec_2___d54 >> 10u);
  DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53 = !INST_hg_h_lock_lockVec_2_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2_3_AND_ETC___d56 = DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53 && DEF_hg_h_lock_entryVec_2_4_BIT_10___d55;
  if (DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2_3_AND_ETC___d56)
    INST_hg_h_lock_entryVec_2.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_h_lock_freelock_3()
{
  tUInt8 DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7_8_AND_ETC___d61;
  DEF_hg_h_lock_entryVec_3___d59 = INST_hg_h_lock_entryVec_3.METH_read();
  DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 = (tUInt8)(DEF_hg_h_lock_entryVec_3___d59 >> 10u);
  DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58 = !INST_hg_h_lock_lockVec_3_held.METH_notEmpty();
  DEF__0_CONCAT_DONTCARE___d6 = 682u;
  DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7_8_AND_ETC___d61 = DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58 && DEF_hg_h_lock_entryVec_3_9_BIT_10___d60;
  if (DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7_8_AND_ETC___d61)
    INST_hg_h_lock_entryVec_3.METH_write(DEF__0_CONCAT_DONTCARE___d6);
}

void MOD_mkCircuit::RL_hg_s_Start_execute()
{
  tUInt8 DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0__ETC___d161;
  tUInt32 DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d160;
  tUInt64 DEF_f_rf_sub_hg_fifo__input__TO_Start_first__3_BIT_ETC___d164;
  tUInt8 DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0___d159;
  tUInt32 DEF_b__h8314;
  tUInt32 DEF_b__h8326;
  DEF_hg_fifo__input__TO_Start_first____d63 = INST_hg_fifo__input__TO_Start.METH_first();
  DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64 = (tUInt32)(DEF_hg_fifo__input__TO_Start_first____d63 >> 3u);
  DEF_b__h8326 = INST_w_rf.METH_sub(DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64);
  DEF_b__h8314 = INST_f_rf.METH_sub(DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64);
  DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0___d159 = (tUInt8)((tUInt8)7u & DEF_hg_fifo__input__TO_Start_first____d63);
  DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65 = DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64 < 1000u;
  DEF_f_rf_sub_hg_fifo__input__TO_Start_first__3_BIT_ETC___d164 = 35184372088831llu & (((((tUInt64)(DEF_b__h8314)) << 35u) | (((tUInt64)(DEF_b__h8326)) << 3u)) | (tUInt64)(DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0___d159));
  DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d160 = 8191u & (((1023u & (DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64 + 1u)) << 3u) | (tUInt32)(DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0___d159));
  DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0__ETC___d161 = (tUInt8)15u & ((DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0___d159 << 1u) | (tUInt8)1u);
  DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74 = !DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65;
  if (DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65)
    INST_hg_fifo__input__TO_Start.METH_enq(DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d160);
  if (DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74)
    INST_hg_busyReg.METH_write((tUInt8)0u);
  if (DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74)
    INST_hg_outputQueue.METH_enq(DEF_hg_fifo__input__TO_Start_first__3_BITS_2_TO_0__ETC___d161);
  if (DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65)
    INST_hg_fifo_Start_TO_Stage__1.METH_enq(DEF_f_rf_sub_hg_fifo__input__TO_Start_first__3_BIT_ETC___d164);
  INST_hg_fifo__input__TO_Start.METH_deq();
}

void MOD_mkCircuit::RL_hg_s_Stage__1_execute()
{
  tUInt8 DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265;
  tUInt32 DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267;
  tUInt64 DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_ETC___d280;
  tUInt8 DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276;
  tUInt8 DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275;
  tUInt8 DEF_b__h9577;
  tUInt8 DEF_b__h9653;
  tUInt8 DEF_b__h9729;
  tUInt8 DEF_b__h9805;
  tUInt32 DEF_b__h9009;
  tUInt32 DEF_h_rf_sub_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d235;
  tUInt32 DEF_unsigned_h_rf_sub_hg_fifo_Start_TO_Stage__1_f_ETC___d236;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF_hg_h_lock_lockVec_3_cnt_59_PLUS_1___d260;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF_hg_h_lock_lockVec_3_nextId_57_PLUS_1___d258;
  tUInt8 DEF__dfoo4;
  tUInt8 DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273;
  tUInt8 DEF_b__h9504;
  tUInt8 DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256;
  tUInt8 DEF__dfoo6;
  tUInt8 DEF__dfoo7;
  tUInt8 DEF_hg_h_lock_lockVec_2_cnt_53_PLUS_1___d254;
  tUInt8 DEF__dfoo8;
  tUInt8 DEF_hg_h_lock_lockVec_2_nextId_51_PLUS_1___d252;
  tUInt8 DEF__dfoo10;
  tUInt8 DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271;
  tUInt8 DEF_b__h9483;
  tUInt8 DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250;
  tUInt8 DEF__dfoo12;
  tUInt8 DEF__dfoo13;
  tUInt8 DEF_hg_h_lock_lockVec_1_cnt_47_PLUS_1___d248;
  tUInt8 DEF__dfoo14;
  tUInt8 DEF_hg_h_lock_lockVec_1_nextId_45_PLUS_1___d246;
  tUInt8 DEF__dfoo16;
  tUInt8 DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269;
  tUInt8 DEF_b__h9462;
  tUInt8 DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244;
  tUInt8 DEF__dfoo18;
  tUInt8 DEF__dfoo19;
  tUInt8 DEF_hg_h_lock_lockVec_0_cnt_41_PLUS_1___d242;
  tUInt8 DEF__dfoo20;
  tUInt8 DEF_hg_h_lock_lockVec_0_nextId_39_PLUS_1___d240;
  tUInt8 DEF__dfoo22;
  tUInt8 DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266;
  tUInt8 DEF_b__h9441;
  tUInt8 DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238;
  tUInt8 DEF__dfoo24;
  tUInt8 DEF__dfoo23;
  tUInt8 DEF__dfoo21;
  tUInt8 DEF__dfoo17;
  tUInt8 DEF__dfoo15;
  tUInt8 DEF__dfoo11;
  tUInt8 DEF__dfoo9;
  tUInt8 DEF__dfoo5;
  tUInt8 DEF__dfoo3;
  DEF_b__h9441 = INST_hg_h_lock_lockVec_0_nextId.METH_read();
  DEF_hg_h_lock_lockVec_0_nextId_39_PLUS_1___d240 = (tUInt8)3u & (DEF_b__h9441 + (tUInt8)1u);
  DEF_b__h9462 = INST_hg_h_lock_lockVec_1_nextId.METH_read();
  DEF_hg_h_lock_lockVec_1_nextId_45_PLUS_1___d246 = (tUInt8)3u & (DEF_b__h9462 + (tUInt8)1u);
  DEF_b__h9483 = INST_hg_h_lock_lockVec_2_nextId.METH_read();
  DEF_hg_h_lock_lockVec_2_nextId_51_PLUS_1___d252 = (tUInt8)3u & (DEF_b__h9483 + (tUInt8)1u);
  DEF_b__h9504 = INST_hg_h_lock_lockVec_3_nextId.METH_read();
  DEF_hg_h_lock_lockVec_3_nextId_57_PLUS_1___d258 = (tUInt8)3u & (DEF_b__h9504 + (tUInt8)1u);
  DEF_hg_fifo_Start_TO_Stage__1_first____d168 = INST_hg_fifo_Start_TO_Stage__1.METH_first();
  DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169 = (tUInt32)(DEF_hg_fifo_Start_TO_Stage__1_first____d168 >> 35u);
  DEF_b__h9009 = INST_h_rf.METH_sub(DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169);
  DEF_h_rf_sub_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d235 = DEF_b__h9009 + ((tUInt32)(DEF_hg_fifo_Start_TO_Stage__1_first____d168 >> 3u));
  DEF_unsigned_h_rf_sub_hg_fifo_Start_TO_Stage__1_f_ETC___d236 = DEF_h_rf_sub_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d235;
  DEF_hg_h_lock_entryVec_3___d59 = INST_hg_h_lock_entryVec_3.METH_read();
  DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 = (tUInt8)(DEF_hg_h_lock_entryVec_3___d59 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 = !DEF_hg_h_lock_entryVec_3_9_BIT_10___d60;
  DEF_hg_h_lock_entryVec_1___d49 = INST_hg_h_lock_entryVec_1.METH_read();
  DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 = (tUInt8)(DEF_hg_h_lock_entryVec_1___d49 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 = !DEF_hg_h_lock_entryVec_1_9_BIT_10___d50;
  DEF_hg_h_lock_entryVec_2___d54 = INST_hg_h_lock_entryVec_2.METH_read();
  DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 = (tUInt8)(DEF_hg_h_lock_entryVec_2___d54 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 = !DEF_hg_h_lock_entryVec_2_4_BIT_10___d55;
  DEF_hg_h_lock_entryVec_0___d44 = INST_hg_h_lock_entryVec_0.METH_read();
  DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 = (tUInt8)(DEF_hg_h_lock_entryVec_0___d44 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 = !DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
  DEF_b__h9805 = INST_hg_h_lock_lockVec_3_cnt.METH_read();
  DEF_hg_h_lock_lockVec_3_cnt_59_PLUS_1___d260 = (tUInt8)3u & (DEF_b__h9805 + (tUInt8)1u);
  DEF_b__h9729 = INST_hg_h_lock_lockVec_2_cnt.METH_read();
  DEF_hg_h_lock_lockVec_2_cnt_53_PLUS_1___d254 = (tUInt8)3u & (DEF_b__h9729 + (tUInt8)1u);
  DEF_b__h9653 = INST_hg_h_lock_lockVec_1_cnt.METH_read();
  DEF_hg_h_lock_lockVec_1_cnt_47_PLUS_1___d248 = (tUInt8)3u & (DEF_b__h9653 + (tUInt8)1u);
  DEF_b__h9577 = INST_hg_h_lock_lockVec_0_cnt.METH_read();
  DEF_hg_h_lock_lockVec_0_cnt_41_PLUS_1___d242 = (tUInt8)3u & (DEF_b__h9577 + (tUInt8)1u);
  DEF_b__h8511 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_3___d59);
  DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170 = DEF_b__h8511 == DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
  DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171 = DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 && DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170;
  DEF_b__h8408 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_0___d44);
  DEF_b__h8480 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_2___d54);
  DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173 = DEF_b__h8480 == DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
  DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174 = DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 && DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173;
  DEF_b__h8449 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_1___d49);
  DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176 = DEF_b__h8449 == DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
  DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177 = DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 && DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176;
  DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226 = DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 || (DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 || (DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 || DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190));
  DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179 = DEF_b__h8408 == DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
  DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171 || (DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174 || (DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177 || (DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 && DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179)));
  DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 || !DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179;
  DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267 = 2047u & ((((tUInt32)((tUInt8)1u)) << 10u) | DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169);
  DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206 = DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 && DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
  DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207 = DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 && DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206;
  DEF_x__h9842 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207 && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 ? (tUInt8)3u : (DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206 && DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 ? (tUInt8)2u : (DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 && DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 ? (tUInt8)1u : (tUInt8)0u));
  switch (DEF_x__h9842) {
  case (tUInt8)0u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276 = DEF_b__h9441;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276 = DEF_b__h9462;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276 = DEF_b__h9483;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276 = DEF_b__h9504;
    break;
  default:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276 = (tUInt8)2u;
  }
  DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193 = (DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 || !DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176) && DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192;
  DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194 = (DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 || !DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173) && DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193;
  DEF_x__h8976 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194 && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171 ? (tUInt8)3u : (DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193 && DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174 ? (tUInt8)2u : (DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192 && DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177 ? (tUInt8)1u : (tUInt8)0u));
  DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 = DEF_x__h8976 == (tUInt8)0u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
  DEF__dfoo24 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 ? DEF_b__h9441 : DEF_b__h9441;
  DEF__dfoo22 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 ? DEF_hg_h_lock_lockVec_0_nextId_39_PLUS_1___d240 : DEF_hg_h_lock_lockVec_0_nextId_39_PLUS_1___d240;
  DEF__dfoo20 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 ? DEF_hg_h_lock_lockVec_0_cnt_41_PLUS_1___d242 : DEF_hg_h_lock_lockVec_0_cnt_41_PLUS_1___d242;
  DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 = DEF_x__h8976 == (tUInt8)1u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
  DEF__dfoo18 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 ? DEF_b__h9462 : DEF_b__h9462;
  DEF__dfoo16 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 ? DEF_hg_h_lock_lockVec_1_nextId_45_PLUS_1___d246 : DEF_hg_h_lock_lockVec_1_nextId_45_PLUS_1___d246;
  DEF__dfoo14 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 ? DEF_hg_h_lock_lockVec_1_cnt_47_PLUS_1___d248 : DEF_hg_h_lock_lockVec_1_cnt_47_PLUS_1___d248;
  DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 = DEF_x__h8976 == (tUInt8)2u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
  DEF__dfoo12 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 ? DEF_b__h9483 : DEF_b__h9483;
  DEF__dfoo10 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 ? DEF_hg_h_lock_lockVec_2_nextId_51_PLUS_1___d252 : DEF_hg_h_lock_lockVec_2_nextId_51_PLUS_1___d252;
  DEF__dfoo8 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 ? DEF_hg_h_lock_lockVec_2_cnt_53_PLUS_1___d254 : DEF_hg_h_lock_lockVec_2_cnt_53_PLUS_1___d254;
  DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 = DEF_x__h8976 == (tUInt8)3u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
  DEF__dfoo6 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 ? DEF_b__h9504 : DEF_b__h9504;
  DEF__dfoo4 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 ? DEF_hg_h_lock_lockVec_3_nextId_57_PLUS_1___d258 : DEF_hg_h_lock_lockVec_3_nextId_57_PLUS_1___d258;
  DEF__dfoo2 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 ? DEF_hg_h_lock_lockVec_3_cnt_59_PLUS_1___d260 : DEF_hg_h_lock_lockVec_3_cnt_59_PLUS_1___d260;
  switch (DEF_x__h8976) {
  case (tUInt8)0u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 = DEF_b__h9441;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 = DEF_b__h9462;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 = DEF_b__h9483;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 = DEF_b__h9504;
    break;
  default:
    DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 = (tUInt8)2u;
  }
  DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_ETC___d280 = 281474976710655llu & (((((((tUInt64)(DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169)) << 38u) | (((tUInt64)(DEF_h_rf_sub_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d235)) << 6u)) | (((tUInt64)((tUInt8)1u)) << 5u)) | (((tUInt64)(DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183 ? DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d275 : DEF_SEL_ARR_hg_h_lock_lockVec_0_nextId_39_hg_h_loc_ETC___d276)) << 3u)) | (tUInt64)((tUInt8)((tUInt8)7u & DEF_hg_fifo_Start_TO_Stage__1_first____d168)));
  DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265 = ((DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 || !DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170) && DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194) && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226;
  DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266 = DEF_x__h9842 == (tUInt8)0u && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265;
  DEF__dfoo21 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266;
  DEF__dfoo23 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266;
  DEF__dfoo19 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d238 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266;
  DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269 = DEF_x__h9842 == (tUInt8)1u && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265;
  DEF__dfoo15 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269;
  DEF__dfoo17 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269;
  DEF__dfoo13 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d244 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269;
  DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271 = DEF_x__h9842 == (tUInt8)2u && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265;
  DEF__dfoo9 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271;
  DEF__dfoo11 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271;
  DEF__dfoo7 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d250 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271;
  DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273 = DEF_x__h9842 == (tUInt8)3u && DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d265;
  DEF__dfoo3 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273;
  DEF__dfoo5 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273;
  DEF__dfoo1 = DEF_IF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_N_ETC___d256 || DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "32", DEF_unsigned_h_rf_sub_hg_fifo_Start_TO_Stage__1_f_ETC___d236);
  if (DEF__dfoo23)
    INST_hg_h_lock_lockVec_0_held.METH_enq(DEF__dfoo24);
  if (DEF__dfoo21)
    INST_hg_h_lock_lockVec_0_nextId.METH_write(DEF__dfoo22);
  if (DEF__dfoo19)
    INST_hg_h_lock_lockVec_0_cnt.METH_write(DEF__dfoo20);
  if (DEF__dfoo15)
    INST_hg_h_lock_lockVec_1_nextId.METH_write(DEF__dfoo16);
  if (DEF__dfoo17)
    INST_hg_h_lock_lockVec_1_held.METH_enq(DEF__dfoo18);
  if (DEF__dfoo13)
    INST_hg_h_lock_lockVec_1_cnt.METH_write(DEF__dfoo14);
  if (DEF__dfoo11)
    INST_hg_h_lock_lockVec_2_held.METH_enq(DEF__dfoo12);
  if (DEF__dfoo9)
    INST_hg_h_lock_lockVec_2_nextId.METH_write(DEF__dfoo10);
  if (DEF__dfoo7)
    INST_hg_h_lock_lockVec_2_cnt.METH_write(DEF__dfoo8);
  if (DEF__dfoo5)
    INST_hg_h_lock_lockVec_3_held.METH_enq(DEF__dfoo6);
  if (DEF__dfoo1)
    INST_hg_h_lock_lockVec_3_cnt.METH_write(DEF__dfoo2);
  if (DEF__dfoo3)
    INST_hg_h_lock_lockVec_3_nextId.METH_write(DEF__dfoo4);
  if (DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d266)
    INST_hg_h_lock_entryVec_0.METH_write(DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267);
  if (DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d269)
    INST_hg_h_lock_entryVec_1.METH_write(DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267);
  if (DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d271)
    INST_hg_h_lock_entryVec_2.METH_write(DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267);
  if (DEF_IF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lo_ETC___d273)
    INST_hg_h_lock_entryVec_3.METH_write(DEF__1_CONCAT_hg_fifo_Start_TO_Stage__1_first__68_B_ETC___d267);
  INST_hg_fifo_Start_TO_Stage__1.METH_deq();
  INST_hg_fifo_Stage__1_TO_Stage__2.METH_enq(DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_ETC___d280);
}

void MOD_mkCircuit::RL_hg_s_Stage__2_execute()
{
  tUInt8 DEF_hg_h_lock_lockVec_0_held_first__18_EQ_IF_hg_fi_ETC___d329;
  tUInt8 DEF_hg_h_lock_lockVec_1_held_first__30_EQ_IF_hg_fi_ETC___d334;
  tUInt8 DEF_hg_h_lock_lockVec_2_held_first__35_EQ_IF_hg_fi_ETC___d339;
  tUInt8 DEF_hg_h_lock_lockVec_3_held_first__40_EQ_IF_hg_fi_ETC___d344;
  tUInt8 DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327;
  tUInt8 DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321;
  tUInt8 DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_2__ETC___d345;
  tUInt32 DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_37_ETC___d317;
  DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 = INST_hg_fifo_Stage__1_TO_Stage__2.METH_first();
  DEF_hg_h_lock_entryVec_3___d59 = INST_hg_h_lock_entryVec_3.METH_read();
  DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 = (tUInt8)(DEF_hg_h_lock_entryVec_3___d59 >> 10u);
  DEF_hg_h_lock_entryVec_2___d54 = INST_hg_h_lock_entryVec_2.METH_read();
  DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 = (tUInt8)(DEF_hg_h_lock_entryVec_2___d54 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 = !DEF_hg_h_lock_entryVec_2_4_BIT_10___d55;
  DEF_hg_h_lock_entryVec_1___d49 = INST_hg_h_lock_entryVec_1.METH_read();
  DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 = (tUInt8)(DEF_hg_h_lock_entryVec_1___d49 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 = !DEF_hg_h_lock_entryVec_1_9_BIT_10___d50;
  DEF_hg_h_lock_entryVec_0___d44 = INST_hg_h_lock_entryVec_0.METH_read();
  DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 = (tUInt8)(DEF_hg_h_lock_entryVec_0___d44 >> 10u);
  DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 = !DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
  DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_37_ETC___d317 = (tUInt32)(DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 >> 6u);
  DEF_b__h8480 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_2___d54);
  DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284 = (tUInt32)(DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 >> 38u);
  DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288 = DEF_b__h8480 == DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
  DEF_b__h8511 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_3___d59);
  DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285 = DEF_b__h8511 == DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
  DEF_b__h8449 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_1___d49);
  DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291 = DEF_b__h8449 == DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
  DEF_b__h8408 = (tUInt32)(1023u & DEF_hg_h_lock_entryVec_0___d44);
  DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_2__ETC___d345 = (tUInt8)((tUInt8)7u & DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283);
  DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321 = (tUInt8)((tUInt8)1u & (DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 >> 5u)) ? (tUInt8)((tUInt8)3u & (DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 >> 3u)) : (tUInt8)0u;
  DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294 = DEF_b__h8408 == DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
  DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300 = DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 && DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285;
  DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302 = DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 && DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288;
  DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304 = DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 && DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291;
  DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300 || (DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302 || (DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304 || (DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 && DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294)));
  DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 || !DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294;
  DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297 = (DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 || !DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291) && DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296;
  DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298 = (DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 || !DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288) && DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297;
  DEF_x__h10519 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298 && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300 ? (tUInt8)3u : (DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297 && DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302 ? (tUInt8)2u : (DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296 && DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304 ? (tUInt8)1u : (tUInt8)0u));
  DEF_hg_h_lock_lockVec_3_held_first__40_EQ_IF_hg_fi_ETC___d344 = INST_hg_h_lock_lockVec_3_held.METH_first() == DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321 && (DEF_x__h10519 == (tUInt8)3u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327);
  DEF_hg_h_lock_lockVec_2_held_first__35_EQ_IF_hg_fi_ETC___d339 = INST_hg_h_lock_lockVec_2_held.METH_first() == DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321 && (DEF_x__h10519 == (tUInt8)2u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327);
  DEF_hg_h_lock_lockVec_1_held_first__30_EQ_IF_hg_fi_ETC___d334 = INST_hg_h_lock_lockVec_1_held.METH_first() == DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321 && (DEF_x__h10519 == (tUInt8)1u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327);
  DEF_hg_h_lock_lockVec_0_held_first__18_EQ_IF_hg_fi_ETC___d329 = INST_hg_h_lock_lockVec_0_held.METH_first() == DEF_IF_hg_fifo_Stage__1_TO_Stage__2_first__83_BIT__ETC___d321 && (DEF_x__h10519 == (tUInt8)0u && DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d327);
  INST_h_rf.METH_upd(DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284,
		     DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_37_ETC___d317);
  if (DEF_hg_h_lock_lockVec_0_held_first__18_EQ_IF_hg_fi_ETC___d329)
    INST_hg_h_lock_lockVec_0_held.METH_deq();
  if (DEF_hg_h_lock_lockVec_1_held_first__30_EQ_IF_hg_fi_ETC___d334)
    INST_hg_h_lock_lockVec_1_held.METH_deq();
  if (DEF_hg_h_lock_lockVec_2_held_first__35_EQ_IF_hg_fi_ETC___d339)
    INST_hg_h_lock_lockVec_2_held.METH_deq();
  if (DEF_hg_h_lock_lockVec_3_held_first__40_EQ_IF_hg_fi_ETC___d344)
    INST_hg_h_lock_lockVec_3_held.METH_deq();
  INST_hg_fifo_Stage__1_TO_Stage__2.METH_deq();
  INST_hg_fifo_Stage__2_TO_Stage__3.METH_enq(DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_2__ETC___d345);
}

void MOD_mkCircuit::RL_hg_s_Stage__3_execute()
{
  INST_hg_fifo_Stage__2_TO_Stage__3.METH_deq();
}


/* Methods */

tUInt8 MOD_mkCircuit::METH__inthg_req(tUInt32 ARG__inthg_req_counter)
{
  tUInt8 DEF_hg_47_PLUS_1___d349;
  tUInt32 DEF_inthg_req_counter_CONCAT_hg_47___d348;
  tUInt8 DEF_b__h10847;
  tUInt8 PORT__inthg_req;
  PORT_EN__inthg_req = (tUInt8)1u;
  DEF_WILL_FIRE__inthg_req = (tUInt8)1u;
  DEF_b__h10847 = INST_hg.METH_read();
  PORT__inthg_req = DEF_b__h10847;
  DEF_inthg_req_counter_CONCAT_hg_47___d348 = 8191u & ((ARG__inthg_req_counter << 3u) | (tUInt32)(DEF_b__h10847));
  DEF_hg_47_PLUS_1___d349 = (tUInt8)7u & (DEF_b__h10847 + (tUInt8)1u);
  INST_hg_fifo__input__TO_Start.METH_enq(DEF_inthg_req_counter_CONCAT_hg_47___d348);
  INST_hg_busyReg.METH_write((tUInt8)1u);
  INST_hg.METH_write(DEF_hg_47_PLUS_1___d349);
  return PORT__inthg_req;
}

tUInt8 MOD_mkCircuit::METH_RDY__inthg_req()
{
  tUInt8 DEF_CAN_FIRE__inthg_req;
  tUInt8 PORT_RDY__inthg_req;
  DEF_hg_fifo__input__TO_Start_i_notFull____d66 = INST_hg_fifo__input__TO_Start.METH_i_notFull();
  DEF_hg_busyReg__h7113 = INST_hg_busyReg.METH_read();
  DEF_CAN_FIRE__inthg_req = !DEF_hg_busyReg__h7113 && DEF_hg_fifo__input__TO_Start_i_notFull____d66;
  PORT_RDY__inthg_req = DEF_CAN_FIRE__inthg_req;
  return PORT_RDY__inthg_req;
}

void MOD_mkCircuit::METH__inthg_resp()
{
  INST_hg_outputQueue.METH_deq();
}

tUInt8 MOD_mkCircuit::METH_RDY__inthg_resp()
{
  tUInt8 DEF_CAN_FIRE__inthg_resp;
  tUInt8 PORT_RDY__inthg_resp;
  DEF_hg_outputQueue_i_notEmpty____d351 = INST_hg_outputQueue.METH_i_notEmpty();
  DEF_CAN_FIRE__inthg_resp = DEF_hg_outputQueue_i_notEmpty____d351;
  PORT_RDY__inthg_resp = DEF_CAN_FIRE__inthg_resp;
  return PORT_RDY__inthg_resp;
}

tUInt8 MOD_mkCircuit::METH__inthg_checkHandle(tUInt8 ARG__inthg_checkHandle_handle)
{
  tUInt8 DEF_hg_outputQueue_first__52_BITS_3_TO_1___d353;
  tUInt8 PORT__inthg_checkHandle;
  DEF_hg_outputQueue_first____d352 = INST_hg_outputQueue.METH_first();
  DEF_hg_outputQueue_first__52_BITS_3_TO_1___d353 = (tUInt8)(DEF_hg_outputQueue_first____d352 >> 1u);
  PORT__inthg_checkHandle = ARG__inthg_checkHandle_handle == DEF_hg_outputQueue_first__52_BITS_3_TO_1___d353;
  return PORT__inthg_checkHandle;
}

tUInt8 MOD_mkCircuit::METH_RDY__inthg_checkHandle()
{
  tUInt8 DEF_CAN_FIRE__inthg_checkHandle;
  tUInt8 PORT_RDY__inthg_checkHandle;
  DEF_hg_outputQueue_i_notEmpty____d351 = INST_hg_outputQueue.METH_i_notEmpty();
  DEF_CAN_FIRE__inthg_checkHandle = DEF_hg_outputQueue_i_notEmpty____d351;
  PORT_RDY__inthg_checkHandle = DEF_CAN_FIRE__inthg_checkHandle;
  return PORT_RDY__inthg_checkHandle;
}

tUInt8 MOD_mkCircuit::METH__inthg_peek()
{
  tUInt8 PORT__inthg_peek;
  DEF_hg_outputQueue_first____d352 = INST_hg_outputQueue.METH_first();
  PORT__inthg_peek = (tUInt8)((tUInt8)1u & DEF_hg_outputQueue_first____d352);
  return PORT__inthg_peek;
}

tUInt8 MOD_mkCircuit::METH_RDY__inthg_peek()
{
  tUInt8 DEF_CAN_FIRE__inthg_peek;
  tUInt8 PORT_RDY__inthg_peek;
  DEF_hg_outputQueue_i_notEmpty____d351 = INST_hg_outputQueue.METH_i_notEmpty();
  DEF_CAN_FIRE__inthg_peek = DEF_hg_outputQueue_i_notEmpty____d351;
  PORT_RDY__inthg_peek = DEF_CAN_FIRE__inthg_peek;
  return PORT_RDY__inthg_peek;
}


/* Reset routines */

void MOD_mkCircuit::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_hg_weight_lock_region.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_3_nextId.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_3_held.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_3_cnt.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_2_nextId.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_2_held.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_2_cnt.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_1_nextId.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_1_held.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_1_cnt.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_0_nextId.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_0_held.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_lockVec_0_cnt.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_entryVec_3.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_entryVec_2.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_entryVec_1.reset_RST(ARG_rst_in);
  INST_hg_weight_lock_entryVec_0.reset_RST(ARG_rst_in);
  INST_hg_outputQueue.reset_RST(ARG_rst_in);
  INST_hg_h_lock_region.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_3_nextId.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_3_held.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_3_cnt.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_2_nextId.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_2_held.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_2_cnt.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_1_nextId.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_1_held.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_1_cnt.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_0_nextId.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_0_held.reset_RST(ARG_rst_in);
  INST_hg_h_lock_lockVec_0_cnt.reset_RST(ARG_rst_in);
  INST_hg_h_lock_entryVec_3.reset_RST(ARG_rst_in);
  INST_hg_h_lock_entryVec_2.reset_RST(ARG_rst_in);
  INST_hg_h_lock_entryVec_1.reset_RST(ARG_rst_in);
  INST_hg_h_lock_entryVec_0.reset_RST(ARG_rst_in);
  INST_hg_fifo__input__TO_Start.reset_RST(ARG_rst_in);
  INST_hg_fifo_Start_TO_Stage__1.reset_RST(ARG_rst_in);
  INST_hg_fifo_Stage__2_TO_Stage__3.reset_RST(ARG_rst_in);
  INST_hg_fifo_Stage__1_TO_Stage__2.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_region.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_3_nextId.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_3_held.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_3_cnt.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_2_nextId.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_2_held.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_2_cnt.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_1_nextId.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_1_held.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_1_cnt.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_0_nextId.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_0_held.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_lockVec_0_cnt.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_entryVec_3.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_entryVec_2.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_entryVec_1.reset_RST(ARG_rst_in);
  INST_hg_feature_lock_entryVec_0.reset_RST(ARG_rst_in);
  INST_hg_busyReg.reset_RST(ARG_rst_in);
  INST_hg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCircuit::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCircuit::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_f_rf.dump_state(indent + 2u);
  INST_h_rf.dump_state(indent + 2u);
  INST_hg.dump_state(indent + 2u);
  INST_hg_busyReg.dump_state(indent + 2u);
  INST_hg_feature_lock_entryVec_0.dump_state(indent + 2u);
  INST_hg_feature_lock_entryVec_1.dump_state(indent + 2u);
  INST_hg_feature_lock_entryVec_2.dump_state(indent + 2u);
  INST_hg_feature_lock_entryVec_3.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_0_cnt.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_0_held.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_0_nextId.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_1_cnt.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_1_held.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_1_nextId.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_2_cnt.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_2_held.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_2_nextId.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_3_cnt.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_3_held.dump_state(indent + 2u);
  INST_hg_feature_lock_lockVec_3_nextId.dump_state(indent + 2u);
  INST_hg_feature_lock_region.dump_state(indent + 2u);
  INST_hg_fifo_Stage__1_TO_Stage__2.dump_state(indent + 2u);
  INST_hg_fifo_Stage__2_TO_Stage__3.dump_state(indent + 2u);
  INST_hg_fifo_Start_TO_Stage__1.dump_state(indent + 2u);
  INST_hg_fifo__input__TO_Start.dump_state(indent + 2u);
  INST_hg_h_lock_entryVec_0.dump_state(indent + 2u);
  INST_hg_h_lock_entryVec_1.dump_state(indent + 2u);
  INST_hg_h_lock_entryVec_2.dump_state(indent + 2u);
  INST_hg_h_lock_entryVec_3.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_0_cnt.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_0_held.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_0_nextId.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_1_cnt.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_1_held.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_1_nextId.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_2_cnt.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_2_held.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_2_nextId.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_3_cnt.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_3_held.dump_state(indent + 2u);
  INST_hg_h_lock_lockVec_3_nextId.dump_state(indent + 2u);
  INST_hg_h_lock_region.dump_state(indent + 2u);
  INST_hg_outputQueue.dump_state(indent + 2u);
  INST_hg_weight_lock_entryVec_0.dump_state(indent + 2u);
  INST_hg_weight_lock_entryVec_1.dump_state(indent + 2u);
  INST_hg_weight_lock_entryVec_2.dump_state(indent + 2u);
  INST_hg_weight_lock_entryVec_3.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_0_cnt.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_0_held.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_0_nextId.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_1_cnt.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_1_held.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_1_nextId.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_2_cnt.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_2_held.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_2_nextId.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_3_cnt.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_3_held.dump_state(indent + 2u);
  INST_hg_weight_lock_lockVec_3_nextId.dump_state(indent + 2u);
  INST_hg_weight_lock_region.dump_state(indent + 2u);
  INST_w_rf.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCircuit::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 148u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE__inthg_req", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d6", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h8408", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h8449", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h8480", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h8511", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_busyReg__h7113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_0_BIT_10___d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_0___d3", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_1_BIT_10___d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_1___d9", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_2_4_BIT_10___d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_2___d14", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_3_9_BIT_10___d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_feature_lock_entryVec_3___d19", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo_Stage__1_TO_Stage__2_first____d283", 48u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo_Start_TO_Stage__1_first____d168", 45u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo__input__TO_Start_first____d63", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_fifo__input__TO_Start_i_notFull____d66", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_0_4_BIT_10___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_0___d44", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1_9_BIT_10___d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_1___d49", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2_4_BIT_10___d55", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_2___d54", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3_9_BIT_10___d60", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_h_lock_entryVec_3___d59", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_outputQueue_first____d352", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_outputQueue_i_notEmpty____d351", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_0_4_BIT_10___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_0___d24", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_1_9_BIT_10___d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_1___d29", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_2_4_BIT_10___d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_2___d34", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_3_9_BIT_10___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hg_weight_lock_entryVec_3___d39", 11u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10519", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8976", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9842", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN__inthg_req", 1u);
  num = INST_f_rf.dump_VCD_defs(num);
  num = INST_h_rf.dump_VCD_defs(num);
  num = INST_hg.dump_VCD_defs(num);
  num = INST_hg_busyReg.dump_VCD_defs(num);
  num = INST_hg_feature_lock_entryVec_0.dump_VCD_defs(num);
  num = INST_hg_feature_lock_entryVec_1.dump_VCD_defs(num);
  num = INST_hg_feature_lock_entryVec_2.dump_VCD_defs(num);
  num = INST_hg_feature_lock_entryVec_3.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_0_cnt.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_0_held.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_0_nextId.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_1_cnt.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_1_held.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_1_nextId.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_2_cnt.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_2_held.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_2_nextId.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_3_cnt.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_3_held.dump_VCD_defs(num);
  num = INST_hg_feature_lock_lockVec_3_nextId.dump_VCD_defs(num);
  num = INST_hg_feature_lock_region.dump_VCD_defs(num);
  num = INST_hg_fifo_Stage__1_TO_Stage__2.dump_VCD_defs(num);
  num = INST_hg_fifo_Stage__2_TO_Stage__3.dump_VCD_defs(num);
  num = INST_hg_fifo_Start_TO_Stage__1.dump_VCD_defs(num);
  num = INST_hg_fifo__input__TO_Start.dump_VCD_defs(num);
  num = INST_hg_h_lock_entryVec_0.dump_VCD_defs(num);
  num = INST_hg_h_lock_entryVec_1.dump_VCD_defs(num);
  num = INST_hg_h_lock_entryVec_2.dump_VCD_defs(num);
  num = INST_hg_h_lock_entryVec_3.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_0_cnt.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_0_held.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_0_nextId.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_1_cnt.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_1_held.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_1_nextId.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_2_cnt.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_2_held.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_2_nextId.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_3_cnt.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_3_held.dump_VCD_defs(num);
  num = INST_hg_h_lock_lockVec_3_nextId.dump_VCD_defs(num);
  num = INST_hg_h_lock_region.dump_VCD_defs(num);
  num = INST_hg_outputQueue.dump_VCD_defs(num);
  num = INST_hg_weight_lock_entryVec_0.dump_VCD_defs(num);
  num = INST_hg_weight_lock_entryVec_1.dump_VCD_defs(num);
  num = INST_hg_weight_lock_entryVec_2.dump_VCD_defs(num);
  num = INST_hg_weight_lock_entryVec_3.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_0_cnt.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_0_held.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_0_nextId.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_1_cnt.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_1_held.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_1_nextId.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_2_cnt.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_2_held.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_2_nextId.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_3_cnt.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_3_held.dump_VCD_defs(num);
  num = INST_hg_weight_lock_lockVec_3_nextId.dump_VCD_defs(num);
  num = INST_hg_weight_lock_region.dump_VCD_defs(num);
  num = INST_w_rf.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCircuit::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCircuit &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCircuit::vcd_defs(tVCDDumpType dt, MOD_mkCircuit &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 48u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 45u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 11u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2) != DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2, 1u);
	backing.DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2 = DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2;
      }
      ++num;
      if ((backing.DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8) != DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8, 1u);
	backing.DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8 = DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8;
      }
      ++num;
      if ((backing.DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13) != DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13, 1u);
	backing.DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13 = DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13;
      }
      ++num;
      if ((backing.DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18) != DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18, 1u);
	backing.DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18 = DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18;
      }
      ++num;
      if ((backing.DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74) != DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74, 1u);
	backing.DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74 = DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192) != DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296) != DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190) != DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193) != DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297) != DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187) != DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194) != DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298) != DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184) != DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226) != DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226 = DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209) != DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209, 1u);
	backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 = DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43) != DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43, 1u);
	backing.DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43 = DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48) != DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48, 1u);
	backing.DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48 = DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53) != DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53, 1u);
	backing.DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53 = DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53;
      }
      ++num;
      if ((backing.DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58) != DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58, 1u);
	backing.DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58 = DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58;
      }
      ++num;
      if ((backing.DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23) != DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23, 1u);
	backing.DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23 = DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23;
      }
      ++num;
      if ((backing.DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28) != DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28, 1u);
	backing.DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28 = DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28;
      }
      ++num;
      if ((backing.DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33) != DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33, 1u);
	backing.DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33 = DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33;
      }
      ++num;
      if ((backing.DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38) != DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38, 1u);
	backing.DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38 = DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE__inthg_req) != DEF_WILL_FIRE__inthg_req)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE__inthg_req, 1u);
	backing.DEF_WILL_FIRE__inthg_req = DEF_WILL_FIRE__inthg_req;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d6) != DEF__0_CONCAT_DONTCARE___d6)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d6, 11u);
	backing.DEF__0_CONCAT_DONTCARE___d6 = DEF__0_CONCAT_DONTCARE___d6;
      }
      ++num;
      if ((backing.DEF_b__h8408) != DEF_b__h8408)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h8408, 10u);
	backing.DEF_b__h8408 = DEF_b__h8408;
      }
      ++num;
      if ((backing.DEF_b__h8449) != DEF_b__h8449)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h8449, 10u);
	backing.DEF_b__h8449 = DEF_b__h8449;
      }
      ++num;
      if ((backing.DEF_b__h8480) != DEF_b__h8480)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h8480, 10u);
	backing.DEF_b__h8480 = DEF_b__h8480;
      }
      ++num;
      if ((backing.DEF_b__h8511) != DEF_b__h8511)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h8511, 10u);
	backing.DEF_b__h8511 = DEF_b__h8511;
      }
      ++num;
      if ((backing.DEF_hg_busyReg__h7113) != DEF_hg_busyReg__h7113)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_busyReg__h7113, 1u);
	backing.DEF_hg_busyReg__h7113 = DEF_hg_busyReg__h7113;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_0_BIT_10___d4) != DEF_hg_feature_lock_entryVec_0_BIT_10___d4)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_0_BIT_10___d4, 1u);
	backing.DEF_hg_feature_lock_entryVec_0_BIT_10___d4 = DEF_hg_feature_lock_entryVec_0_BIT_10___d4;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_0___d3) != DEF_hg_feature_lock_entryVec_0___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_0___d3, 11u);
	backing.DEF_hg_feature_lock_entryVec_0___d3 = DEF_hg_feature_lock_entryVec_0___d3;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_1_BIT_10___d10) != DEF_hg_feature_lock_entryVec_1_BIT_10___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_1_BIT_10___d10, 1u);
	backing.DEF_hg_feature_lock_entryVec_1_BIT_10___d10 = DEF_hg_feature_lock_entryVec_1_BIT_10___d10;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_1___d9) != DEF_hg_feature_lock_entryVec_1___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_1___d9, 11u);
	backing.DEF_hg_feature_lock_entryVec_1___d9 = DEF_hg_feature_lock_entryVec_1___d9;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15) != DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15, 1u);
	backing.DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15 = DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_2___d14) != DEF_hg_feature_lock_entryVec_2___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_2___d14, 11u);
	backing.DEF_hg_feature_lock_entryVec_2___d14 = DEF_hg_feature_lock_entryVec_2___d14;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20) != DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20, 1u);
	backing.DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20 = DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20;
      }
      ++num;
      if ((backing.DEF_hg_feature_lock_entryVec_3___d19) != DEF_hg_feature_lock_entryVec_3___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_feature_lock_entryVec_3___d19, 11u);
	backing.DEF_hg_feature_lock_entryVec_3___d19 = DEF_hg_feature_lock_entryVec_3___d19;
      }
      ++num;
      if ((backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284) != DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284, 10u);
	backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284 = DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
      }
      ++num;
      if ((backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283) != DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283, 48u);
	backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 = DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283;
      }
      ++num;
      if ((backing.DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169) != DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169, 10u);
	backing.DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169 = DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
      }
      ++num;
      if ((backing.DEF_hg_fifo_Start_TO_Stage__1_first____d168) != DEF_hg_fifo_Start_TO_Stage__1_first____d168)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo_Start_TO_Stage__1_first____d168, 45u);
	backing.DEF_hg_fifo_Start_TO_Stage__1_first____d168 = DEF_hg_fifo_Start_TO_Stage__1_first____d168;
      }
      ++num;
      if ((backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65) != DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65, 1u);
	backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65 = DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65;
      }
      ++num;
      if ((backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64) != DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64, 10u);
	backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64 = DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64;
      }
      ++num;
      if ((backing.DEF_hg_fifo__input__TO_Start_first____d63) != DEF_hg_fifo__input__TO_Start_first____d63)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo__input__TO_Start_first____d63, 13u);
	backing.DEF_hg_fifo__input__TO_Start_first____d63 = DEF_hg_fifo__input__TO_Start_first____d63;
      }
      ++num;
      if ((backing.DEF_hg_fifo__input__TO_Start_i_notFull____d66) != DEF_hg_fifo__input__TO_Start_i_notFull____d66)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_fifo__input__TO_Start_i_notFull____d66, 1u);
	backing.DEF_hg_fifo__input__TO_Start_i_notFull____d66 = DEF_hg_fifo__input__TO_Start_i_notFull____d66;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179) != DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179, 1u);
	backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179 = DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294) != DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294, 1u);
	backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294 = DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_0_4_BIT_10___d45) != DEF_hg_h_lock_entryVec_0_4_BIT_10___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_0_4_BIT_10___d45, 1u);
	backing.DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 = DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_0___d44) != DEF_hg_h_lock_entryVec_0___d44)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_0___d44, 11u);
	backing.DEF_hg_h_lock_entryVec_0___d44 = DEF_hg_h_lock_entryVec_0___d44;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176) != DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176 = DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291) != DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291 = DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177) != DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206) != DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304) != DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1_9_BIT_10___d50) != DEF_hg_h_lock_entryVec_1_9_BIT_10___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1_9_BIT_10___d50, 1u);
	backing.DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 = DEF_hg_h_lock_entryVec_1_9_BIT_10___d50;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_1___d49) != DEF_hg_h_lock_entryVec_1___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_1___d49, 11u);
	backing.DEF_hg_h_lock_entryVec_1___d49 = DEF_hg_h_lock_entryVec_1___d49;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173) != DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173 = DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288) != DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288 = DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174) != DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207) != DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302) != DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2_4_BIT_10___d55) != DEF_hg_h_lock_entryVec_2_4_BIT_10___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2_4_BIT_10___d55, 1u);
	backing.DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 = DEF_hg_h_lock_entryVec_2_4_BIT_10___d55;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_2___d54) != DEF_hg_h_lock_entryVec_2___d54)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_2___d54, 11u);
	backing.DEF_hg_h_lock_entryVec_2___d54 = DEF_hg_h_lock_entryVec_2___d54;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170) != DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170 = DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285) != DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285 = DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171) != DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183) != DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300) != DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3_9_BIT_10___d60) != DEF_hg_h_lock_entryVec_3_9_BIT_10___d60)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3_9_BIT_10___d60, 1u);
	backing.DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 = DEF_hg_h_lock_entryVec_3_9_BIT_10___d60;
      }
      ++num;
      if ((backing.DEF_hg_h_lock_entryVec_3___d59) != DEF_hg_h_lock_entryVec_3___d59)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_h_lock_entryVec_3___d59, 11u);
	backing.DEF_hg_h_lock_entryVec_3___d59 = DEF_hg_h_lock_entryVec_3___d59;
      }
      ++num;
      if ((backing.DEF_hg_outputQueue_first____d352) != DEF_hg_outputQueue_first____d352)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_outputQueue_first____d352, 4u);
	backing.DEF_hg_outputQueue_first____d352 = DEF_hg_outputQueue_first____d352;
      }
      ++num;
      if ((backing.DEF_hg_outputQueue_i_notEmpty____d351) != DEF_hg_outputQueue_i_notEmpty____d351)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_outputQueue_i_notEmpty____d351, 1u);
	backing.DEF_hg_outputQueue_i_notEmpty____d351 = DEF_hg_outputQueue_i_notEmpty____d351;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25) != DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25, 1u);
	backing.DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25 = DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_0___d24) != DEF_hg_weight_lock_entryVec_0___d24)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_0___d24, 11u);
	backing.DEF_hg_weight_lock_entryVec_0___d24 = DEF_hg_weight_lock_entryVec_0___d24;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30) != DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30, 1u);
	backing.DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30 = DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_1___d29) != DEF_hg_weight_lock_entryVec_1___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_1___d29, 11u);
	backing.DEF_hg_weight_lock_entryVec_1___d29 = DEF_hg_weight_lock_entryVec_1___d29;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35) != DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35, 1u);
	backing.DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35 = DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_2___d34) != DEF_hg_weight_lock_entryVec_2___d34)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_2___d34, 11u);
	backing.DEF_hg_weight_lock_entryVec_2___d34 = DEF_hg_weight_lock_entryVec_2___d34;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40) != DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40, 1u);
	backing.DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40 = DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40;
      }
      ++num;
      if ((backing.DEF_hg_weight_lock_entryVec_3___d39) != DEF_hg_weight_lock_entryVec_3___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_hg_weight_lock_entryVec_3___d39, 11u);
	backing.DEF_hg_weight_lock_entryVec_3___d39 = DEF_hg_weight_lock_entryVec_3___d39;
      }
      ++num;
      if ((backing.DEF_x__h10519) != DEF_x__h10519)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10519, 2u);
	backing.DEF_x__h10519 = DEF_x__h10519;
      }
      ++num;
      if ((backing.DEF_x__h8976) != DEF_x__h8976)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8976, 2u);
	backing.DEF_x__h8976 = DEF_x__h8976;
      }
      ++num;
      if ((backing.DEF_x__h9842) != DEF_x__h9842)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9842, 2u);
	backing.DEF_x__h9842 = DEF_x__h9842;
      }
      ++num;
      if ((backing.PORT_EN__inthg_req) != PORT_EN__inthg_req)
      {
	vcd_write_val(sim_hdl, num, PORT_EN__inthg_req, 1u);
	backing.PORT_EN__inthg_req = PORT_EN__inthg_req;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2, 1u);
      backing.DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2 = DEF_NOT_hg_feature_lock_lockVec_0_held_notEmpty___d2;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8, 1u);
      backing.DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8 = DEF_NOT_hg_feature_lock_lockVec_1_held_notEmpty___d8;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13, 1u);
      backing.DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13 = DEF_NOT_hg_feature_lock_lockVec_2_held_notEmpty__2___d13;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18, 1u);
      backing.DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18 = DEF_NOT_hg_feature_lock_lockVec_3_held_notEmpty__7___d18;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74, 1u);
      backing.DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74 = DEF_NOT_hg_fifo__input__TO_Start_first__3_BITS_12__ETC___d74;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d192;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5_90_OR_NOT__ETC___d296;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190 = DEF_NOT_hg_h_lock_entryVec_0_4_BIT_10_5___d190;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d193;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0_87_OR_NOT__ETC___d297;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187 = DEF_NOT_hg_h_lock_entryVec_1_9_BIT_10_0___d187;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d194;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5_84_OR_NOT__ETC___d298;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184 = DEF_NOT_hg_h_lock_entryVec_2_4_BIT_10_5___d184;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226 = DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0_09_OR_NOT__ETC___d226;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209, 1u);
      backing.DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209 = DEF_NOT_hg_h_lock_entryVec_3_9_BIT_10_0___d209;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43, 1u);
      backing.DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43 = DEF_NOT_hg_h_lock_lockVec_0_held_notEmpty__2___d43;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48, 1u);
      backing.DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48 = DEF_NOT_hg_h_lock_lockVec_1_held_notEmpty__7___d48;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53, 1u);
      backing.DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53 = DEF_NOT_hg_h_lock_lockVec_2_held_notEmpty__2___d53;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58, 1u);
      backing.DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58 = DEF_NOT_hg_h_lock_lockVec_3_held_notEmpty__7___d58;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23, 1u);
      backing.DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23 = DEF_NOT_hg_weight_lock_lockVec_0_held_notEmpty__2___d23;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28, 1u);
      backing.DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28 = DEF_NOT_hg_weight_lock_lockVec_1_held_notEmpty__7___d28;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33, 1u);
      backing.DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33 = DEF_NOT_hg_weight_lock_lockVec_2_held_notEmpty__2___d33;
      vcd_write_val(sim_hdl, num++, DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38, 1u);
      backing.DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38 = DEF_NOT_hg_weight_lock_lockVec_3_held_notEmpty__7___d38;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE__inthg_req, 1u);
      backing.DEF_WILL_FIRE__inthg_req = DEF_WILL_FIRE__inthg_req;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d6, 11u);
      backing.DEF__0_CONCAT_DONTCARE___d6 = DEF__0_CONCAT_DONTCARE___d6;
      vcd_write_val(sim_hdl, num++, DEF_b__h8408, 10u);
      backing.DEF_b__h8408 = DEF_b__h8408;
      vcd_write_val(sim_hdl, num++, DEF_b__h8449, 10u);
      backing.DEF_b__h8449 = DEF_b__h8449;
      vcd_write_val(sim_hdl, num++, DEF_b__h8480, 10u);
      backing.DEF_b__h8480 = DEF_b__h8480;
      vcd_write_val(sim_hdl, num++, DEF_b__h8511, 10u);
      backing.DEF_b__h8511 = DEF_b__h8511;
      vcd_write_val(sim_hdl, num++, DEF_hg_busyReg__h7113, 1u);
      backing.DEF_hg_busyReg__h7113 = DEF_hg_busyReg__h7113;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_0_BIT_10___d4, 1u);
      backing.DEF_hg_feature_lock_entryVec_0_BIT_10___d4 = DEF_hg_feature_lock_entryVec_0_BIT_10___d4;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_0___d3, 11u);
      backing.DEF_hg_feature_lock_entryVec_0___d3 = DEF_hg_feature_lock_entryVec_0___d3;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_1_BIT_10___d10, 1u);
      backing.DEF_hg_feature_lock_entryVec_1_BIT_10___d10 = DEF_hg_feature_lock_entryVec_1_BIT_10___d10;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_1___d9, 11u);
      backing.DEF_hg_feature_lock_entryVec_1___d9 = DEF_hg_feature_lock_entryVec_1___d9;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15, 1u);
      backing.DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15 = DEF_hg_feature_lock_entryVec_2_4_BIT_10___d15;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_2___d14, 11u);
      backing.DEF_hg_feature_lock_entryVec_2___d14 = DEF_hg_feature_lock_entryVec_2___d14;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20, 1u);
      backing.DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20 = DEF_hg_feature_lock_entryVec_3_9_BIT_10___d20;
      vcd_write_val(sim_hdl, num++, DEF_hg_feature_lock_entryVec_3___d19, 11u);
      backing.DEF_hg_feature_lock_entryVec_3___d19 = DEF_hg_feature_lock_entryVec_3___d19;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284, 10u);
      backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284 = DEF_hg_fifo_Stage__1_TO_Stage__2_first__83_BITS_47_ETC___d284;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283, 48u);
      backing.DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283 = DEF_hg_fifo_Stage__1_TO_Stage__2_first____d283;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169, 10u);
      backing.DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169 = DEF_hg_fifo_Start_TO_Stage__1_first__68_BITS_44_TO_35___d169;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo_Start_TO_Stage__1_first____d168, 45u);
      backing.DEF_hg_fifo_Start_TO_Stage__1_first____d168 = DEF_hg_fifo_Start_TO_Stage__1_first____d168;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65, 1u);
      backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65 = DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3_ETC___d65;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64, 10u);
      backing.DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64 = DEF_hg_fifo__input__TO_Start_first__3_BITS_12_TO_3___d64;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo__input__TO_Start_first____d63, 13u);
      backing.DEF_hg_fifo__input__TO_Start_first____d63 = DEF_hg_fifo__input__TO_Start_first____d63;
      vcd_write_val(sim_hdl, num++, DEF_hg_fifo__input__TO_Start_i_notFull____d66, 1u);
      backing.DEF_hg_fifo__input__TO_Start_i_notFull____d66 = DEF_hg_fifo__input__TO_Start_i_notFull____d66;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179, 1u);
      backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179 = DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294, 1u);
      backing.DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294 = DEF_hg_h_lock_entryVec_0_4_BITS_9_TO_0_78_EQ_hg_fi_ETC___d294;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_0_4_BIT_10___d45, 1u);
      backing.DEF_hg_h_lock_entryVec_0_4_BIT_10___d45 = DEF_hg_h_lock_entryVec_0_4_BIT_10___d45;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_0___d44, 11u);
      backing.DEF_hg_h_lock_entryVec_0___d44 = DEF_hg_h_lock_entryVec_0___d44;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176 = DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d176;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291 = DEF_hg_h_lock_entryVec_1_9_BITS_9_TO_0_75_EQ_hg_fi_ETC___d291;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d177;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d206;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304 = DEF_hg_h_lock_entryVec_1_9_BIT_10_0_AND_hg_h_lock__ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1_9_BIT_10___d50, 1u);
      backing.DEF_hg_h_lock_entryVec_1_9_BIT_10___d50 = DEF_hg_h_lock_entryVec_1_9_BIT_10___d50;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_1___d49, 11u);
      backing.DEF_hg_h_lock_entryVec_1___d49 = DEF_hg_h_lock_entryVec_1___d49;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173 = DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d173;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288 = DEF_hg_h_lock_entryVec_2_4_BITS_9_TO_0_72_EQ_hg_fi_ETC___d288;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d174;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d207;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302 = DEF_hg_h_lock_entryVec_2_4_BIT_10_5_AND_hg_h_lock__ETC___d302;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2_4_BIT_10___d55, 1u);
      backing.DEF_hg_h_lock_entryVec_2_4_BIT_10___d55 = DEF_hg_h_lock_entryVec_2_4_BIT_10___d55;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_2___d54, 11u);
      backing.DEF_hg_h_lock_entryVec_2___d54 = DEF_hg_h_lock_entryVec_2___d54;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170 = DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d170;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285 = DEF_hg_h_lock_entryVec_3_9_BITS_9_TO_0_67_EQ_hg_fi_ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d171;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d183;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300 = DEF_hg_h_lock_entryVec_3_9_BIT_10_0_AND_hg_h_lock__ETC___d300;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3_9_BIT_10___d60, 1u);
      backing.DEF_hg_h_lock_entryVec_3_9_BIT_10___d60 = DEF_hg_h_lock_entryVec_3_9_BIT_10___d60;
      vcd_write_val(sim_hdl, num++, DEF_hg_h_lock_entryVec_3___d59, 11u);
      backing.DEF_hg_h_lock_entryVec_3___d59 = DEF_hg_h_lock_entryVec_3___d59;
      vcd_write_val(sim_hdl, num++, DEF_hg_outputQueue_first____d352, 4u);
      backing.DEF_hg_outputQueue_first____d352 = DEF_hg_outputQueue_first____d352;
      vcd_write_val(sim_hdl, num++, DEF_hg_outputQueue_i_notEmpty____d351, 1u);
      backing.DEF_hg_outputQueue_i_notEmpty____d351 = DEF_hg_outputQueue_i_notEmpty____d351;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25, 1u);
      backing.DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25 = DEF_hg_weight_lock_entryVec_0_4_BIT_10___d25;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_0___d24, 11u);
      backing.DEF_hg_weight_lock_entryVec_0___d24 = DEF_hg_weight_lock_entryVec_0___d24;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30, 1u);
      backing.DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30 = DEF_hg_weight_lock_entryVec_1_9_BIT_10___d30;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_1___d29, 11u);
      backing.DEF_hg_weight_lock_entryVec_1___d29 = DEF_hg_weight_lock_entryVec_1___d29;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35, 1u);
      backing.DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35 = DEF_hg_weight_lock_entryVec_2_4_BIT_10___d35;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_2___d34, 11u);
      backing.DEF_hg_weight_lock_entryVec_2___d34 = DEF_hg_weight_lock_entryVec_2___d34;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40, 1u);
      backing.DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40 = DEF_hg_weight_lock_entryVec_3_9_BIT_10___d40;
      vcd_write_val(sim_hdl, num++, DEF_hg_weight_lock_entryVec_3___d39, 11u);
      backing.DEF_hg_weight_lock_entryVec_3___d39 = DEF_hg_weight_lock_entryVec_3___d39;
      vcd_write_val(sim_hdl, num++, DEF_x__h10519, 2u);
      backing.DEF_x__h10519 = DEF_x__h10519;
      vcd_write_val(sim_hdl, num++, DEF_x__h8976, 2u);
      backing.DEF_x__h8976 = DEF_x__h8976;
      vcd_write_val(sim_hdl, num++, DEF_x__h9842, 2u);
      backing.DEF_x__h9842 = DEF_x__h9842;
      vcd_write_val(sim_hdl, num++, PORT_EN__inthg_req, 1u);
      backing.PORT_EN__inthg_req = PORT_EN__inthg_req;
    }
}

void MOD_mkCircuit::vcd_prims(tVCDDumpType dt, MOD_mkCircuit &backing)
{
  INST_f_rf.dump_VCD(dt, backing.INST_f_rf);
  INST_h_rf.dump_VCD(dt, backing.INST_h_rf);
  INST_hg.dump_VCD(dt, backing.INST_hg);
  INST_hg_busyReg.dump_VCD(dt, backing.INST_hg_busyReg);
  INST_hg_feature_lock_entryVec_0.dump_VCD(dt, backing.INST_hg_feature_lock_entryVec_0);
  INST_hg_feature_lock_entryVec_1.dump_VCD(dt, backing.INST_hg_feature_lock_entryVec_1);
  INST_hg_feature_lock_entryVec_2.dump_VCD(dt, backing.INST_hg_feature_lock_entryVec_2);
  INST_hg_feature_lock_entryVec_3.dump_VCD(dt, backing.INST_hg_feature_lock_entryVec_3);
  INST_hg_feature_lock_lockVec_0_cnt.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_0_cnt);
  INST_hg_feature_lock_lockVec_0_held.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_0_held);
  INST_hg_feature_lock_lockVec_0_nextId.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_0_nextId);
  INST_hg_feature_lock_lockVec_1_cnt.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_1_cnt);
  INST_hg_feature_lock_lockVec_1_held.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_1_held);
  INST_hg_feature_lock_lockVec_1_nextId.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_1_nextId);
  INST_hg_feature_lock_lockVec_2_cnt.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_2_cnt);
  INST_hg_feature_lock_lockVec_2_held.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_2_held);
  INST_hg_feature_lock_lockVec_2_nextId.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_2_nextId);
  INST_hg_feature_lock_lockVec_3_cnt.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_3_cnt);
  INST_hg_feature_lock_lockVec_3_held.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_3_held);
  INST_hg_feature_lock_lockVec_3_nextId.dump_VCD(dt, backing.INST_hg_feature_lock_lockVec_3_nextId);
  INST_hg_feature_lock_region.dump_VCD(dt, backing.INST_hg_feature_lock_region);
  INST_hg_fifo_Stage__1_TO_Stage__2.dump_VCD(dt, backing.INST_hg_fifo_Stage__1_TO_Stage__2);
  INST_hg_fifo_Stage__2_TO_Stage__3.dump_VCD(dt, backing.INST_hg_fifo_Stage__2_TO_Stage__3);
  INST_hg_fifo_Start_TO_Stage__1.dump_VCD(dt, backing.INST_hg_fifo_Start_TO_Stage__1);
  INST_hg_fifo__input__TO_Start.dump_VCD(dt, backing.INST_hg_fifo__input__TO_Start);
  INST_hg_h_lock_entryVec_0.dump_VCD(dt, backing.INST_hg_h_lock_entryVec_0);
  INST_hg_h_lock_entryVec_1.dump_VCD(dt, backing.INST_hg_h_lock_entryVec_1);
  INST_hg_h_lock_entryVec_2.dump_VCD(dt, backing.INST_hg_h_lock_entryVec_2);
  INST_hg_h_lock_entryVec_3.dump_VCD(dt, backing.INST_hg_h_lock_entryVec_3);
  INST_hg_h_lock_lockVec_0_cnt.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_0_cnt);
  INST_hg_h_lock_lockVec_0_held.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_0_held);
  INST_hg_h_lock_lockVec_0_nextId.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_0_nextId);
  INST_hg_h_lock_lockVec_1_cnt.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_1_cnt);
  INST_hg_h_lock_lockVec_1_held.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_1_held);
  INST_hg_h_lock_lockVec_1_nextId.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_1_nextId);
  INST_hg_h_lock_lockVec_2_cnt.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_2_cnt);
  INST_hg_h_lock_lockVec_2_held.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_2_held);
  INST_hg_h_lock_lockVec_2_nextId.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_2_nextId);
  INST_hg_h_lock_lockVec_3_cnt.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_3_cnt);
  INST_hg_h_lock_lockVec_3_held.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_3_held);
  INST_hg_h_lock_lockVec_3_nextId.dump_VCD(dt, backing.INST_hg_h_lock_lockVec_3_nextId);
  INST_hg_h_lock_region.dump_VCD(dt, backing.INST_hg_h_lock_region);
  INST_hg_outputQueue.dump_VCD(dt, backing.INST_hg_outputQueue);
  INST_hg_weight_lock_entryVec_0.dump_VCD(dt, backing.INST_hg_weight_lock_entryVec_0);
  INST_hg_weight_lock_entryVec_1.dump_VCD(dt, backing.INST_hg_weight_lock_entryVec_1);
  INST_hg_weight_lock_entryVec_2.dump_VCD(dt, backing.INST_hg_weight_lock_entryVec_2);
  INST_hg_weight_lock_entryVec_3.dump_VCD(dt, backing.INST_hg_weight_lock_entryVec_3);
  INST_hg_weight_lock_lockVec_0_cnt.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_0_cnt);
  INST_hg_weight_lock_lockVec_0_held.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_0_held);
  INST_hg_weight_lock_lockVec_0_nextId.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_0_nextId);
  INST_hg_weight_lock_lockVec_1_cnt.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_1_cnt);
  INST_hg_weight_lock_lockVec_1_held.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_1_held);
  INST_hg_weight_lock_lockVec_1_nextId.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_1_nextId);
  INST_hg_weight_lock_lockVec_2_cnt.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_2_cnt);
  INST_hg_weight_lock_lockVec_2_held.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_2_held);
  INST_hg_weight_lock_lockVec_2_nextId.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_2_nextId);
  INST_hg_weight_lock_lockVec_3_cnt.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_3_cnt);
  INST_hg_weight_lock_lockVec_3_held.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_3_held);
  INST_hg_weight_lock_lockVec_3_nextId.dump_VCD(dt, backing.INST_hg_weight_lock_lockVec_3_nextId);
  INST_hg_weight_lock_region.dump_VCD(dt, backing.INST_hg_weight_lock_region);
  INST_w_rf.dump_VCD(dt, backing.INST_w_rf);
}
