// Seed: 4128843143
module module_0 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input supply1 id_8
);
  assign id_3 = id_4;
  id_10(
      .id_0({1{~id_0}}), .id_1(1)
  );
  always assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  wor  id_2
);
  always @(negedge ~1);
  module_0(
      id_2, id_0, id_1, id_0, id_2, id_1, id_0, id_0, id_2
  );
  assign id_0 = id_1;
  wire id_4;
  assign id_4 = id_4;
  wor id_5 = 1;
endmodule
