Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:24:47 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.637        0.000                      0                14735        0.037        0.000                      0                14735        3.225        0.000                       0                  7008  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.637        0.000                      0                14735        0.037        0.000                      0                14735        3.225        0.000                       0                  7008  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.985ns (18.432%)  route 4.359ns (81.568%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.351     3.184    B0_0/B0_0_addr0[2]
    SLICE_X38Y7          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.274 r  B0_0/out_reg[6]_i_15__0/O
                         net (fo=1, routed)           0.581     3.855    B0_0/out_reg[6]_i_15__0_n_0
    SLICE_X35Y5          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     4.002 r  B0_0/out[6]_i_5__0/O
                         net (fo=1, routed)           0.009     4.011    B0_0/out[6]_i_5__0_n_0
    SLICE_X35Y5          MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.086 r  B0_0/out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     4.086    B0_0/out_reg[6]_i_2__0_n_0
    SLICE_X35Y5          MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.034     4.120 r  B0_0/out_reg[6]_i_1__0/O
                         net (fo=3, routed)           1.261     5.381    B_sh_read0_0/B0_0_read_data[6]
    SLICE_X16Y52         FDRE                                         r  B_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X16Y52         FDRE                                         r  B_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y52         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.985ns (19.015%)  route 4.195ns (80.985%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.351     3.184    B0_0/B0_0_addr0[2]
    SLICE_X38Y7          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.274 r  B0_0/out_reg[6]_i_15__0/O
                         net (fo=1, routed)           0.581     3.855    B0_0/out_reg[6]_i_15__0_n_0
    SLICE_X35Y5          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     4.002 r  B0_0/out[6]_i_5__0/O
                         net (fo=1, routed)           0.009     4.011    B0_0/out[6]_i_5__0_n_0
    SLICE_X35Y5          MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.086 r  B0_0/out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     4.086    B0_0/out_reg[6]_i_2__0_n_0
    SLICE_X35Y5          MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.034     4.120 r  B0_0/out_reg[6]_i_1__0/O
                         net (fo=3, routed)           1.097     5.217    B_read0_0/B0_0_read_data[6]
    SLICE_X19Y48         FDRE                                         r  B_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X19Y48         FDRE                                         r  B_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y48         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.144ns (22.658%)  route 3.905ns (77.342%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.356     0.831    fsm7/out_reg[0]_5
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.947 f  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.143     1.090    fsm6/out_reg[0]_3
    SLICE_X23Y57         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.254 r  fsm6/out[31]_i_1__10/O
                         net (fo=57, routed)          0.375     1.629    fsm/A_sh_read0_0_write_en
    SLICE_X27Y59         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.729 r  fsm/mem[11][7][31]_i_11__0/O
                         net (fo=18, routed)          0.222     1.951    fsm3/mem_reg[0][1][0]_1
    SLICE_X27Y58         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.015 r  fsm3/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.625     3.640    A0_0/out[31]_i_8_0
    SLICE_X9Y105         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.739 r  A0_0/out_reg[7]_i_13/O
                         net (fo=1, routed)           0.669     4.408    A0_0/out_reg[7]_i_13_n_0
    SLICE_X15Y106        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.582 r  A0_0/out[7]_i_5/O
                         net (fo=1, routed)           0.011     4.593    A0_0/out[7]_i_5_n_0
    SLICE_X15Y106        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.676 r  A0_0/out_reg[7]_i_2/O
                         net (fo=3, routed)           0.253     4.929    fsm3/out_reg[7]_0
    SLICE_X15Y98         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.028 r  fsm3/out[7]_i_1/O
                         net (fo=1, routed)           0.058     5.086    A_int_read0_0/D[7]
    SLICE_X15Y98         FDRE                                         r  A_int_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.024     7.024    A_int_read0_0/clk
    SLICE_X15Y98         FDRE                                         r  A_int_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y98         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_int_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.947ns (18.782%)  route 4.095ns (81.218%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.450     3.283    B0_0/B0_0_addr0[2]
    SLICE_X19Y8          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.382 r  B0_0/out_reg[1]_i_19__0/O
                         net (fo=1, routed)           0.370     3.752    B0_0/out_reg[1]_i_19__0_n_0
    SLICE_X23Y10         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.852 r  B0_0/out[1]_i_6__0/O
                         net (fo=1, routed)           0.010     3.862    B0_0/out[1]_i_6__0_n_0
    SLICE_X23Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.937 r  B0_0/out_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.000     3.937    B0_0/out_reg[1]_i_3__0_n_0
    SLICE_X23Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.971 r  B0_0/out_reg[1]_i_1__0/O
                         net (fo=3, routed)           1.108     5.079    B_read0_0/B0_0_read_data[1]
    SLICE_X16Y48         FDRE                                         r  B_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X16Y48         FDRE                                         r  B_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y48         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.083ns (21.505%)  route 3.953ns (78.495%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.356     0.831    fsm7/out_reg[0]_5
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.947 f  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.143     1.090    fsm6/out_reg[0]_3
    SLICE_X23Y57         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.254 r  fsm6/out[31]_i_1__10/O
                         net (fo=57, routed)          0.375     1.629    fsm/A_sh_read0_0_write_en
    SLICE_X27Y59         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.729 r  fsm/mem[11][7][31]_i_11__0/O
                         net (fo=18, routed)          0.222     1.951    fsm3/mem_reg[0][1][0]_1
    SLICE_X27Y58         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.015 r  fsm3/mem[11][7][31]_i_6__0/O
                         net (fo=352, routed)         1.625     3.640    A0_0/out[31]_i_8_0
    SLICE_X9Y105         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.739 r  A0_0/out_reg[7]_i_13/O
                         net (fo=1, routed)           0.669     4.408    A0_0/out_reg[7]_i_13_n_0
    SLICE_X15Y106        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     4.582 r  A0_0/out[7]_i_5/O
                         net (fo=1, routed)           0.011     4.593    A0_0/out[7]_i_5_n_0
    SLICE_X15Y106        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.676 r  A0_0/out_reg[7]_i_2/O
                         net (fo=3, routed)           0.300     4.976    fsm3/out_reg[7]_0
    SLICE_X15Y97         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     5.014 r  fsm3/out[7]_i_1__0/O
                         net (fo=1, routed)           0.059     5.073    A_read0_0/D[7]
    SLICE_X15Y97         FDRE                                         r  A_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X15Y97         FDRE                                         r  A_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y97         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.947ns (18.951%)  route 4.050ns (81.049%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.450     3.283    B0_0/B0_0_addr0[2]
    SLICE_X19Y8          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.382 r  B0_0/out_reg[1]_i_19__0/O
                         net (fo=1, routed)           0.370     3.752    B0_0/out_reg[1]_i_19__0_n_0
    SLICE_X23Y10         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.852 r  B0_0/out[1]_i_6__0/O
                         net (fo=1, routed)           0.010     3.862    B0_0/out[1]_i_6__0_n_0
    SLICE_X23Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.937 r  B0_0/out_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.000     3.937    B0_0/out_reg[1]_i_3__0_n_0
    SLICE_X23Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.971 r  B0_0/out_reg[1]_i_1__0/O
                         net (fo=3, routed)           1.063     5.034    B_sh_read0_0/B0_0_read_data[1]
    SLICE_X16Y48         FDRE                                         r  B_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X16Y48         FDRE                                         r  B_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y48         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.947ns (18.997%)  route 4.038ns (81.003%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.431     3.264    B0_0/B0_0_addr0[2]
    SLICE_X11Y3          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.354 r  B0_0/out_reg[13]_i_9__0/O
                         net (fo=1, routed)           0.574     3.928    B0_0/out_reg[13]_i_9__0_n_0
    SLICE_X19Y4          LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.026 r  B0_0/out[13]_i_4__0/O
                         net (fo=1, routed)           0.027     4.053    B0_0/out[13]_i_4__0_n_0
    SLICE_X19Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.136 r  B0_0/out_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000     4.136    B0_0/out_reg[13]_i_2__0_n_0
    SLICE_X19Y4          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.173 r  B0_0/out_reg[13]_i_1__0/O
                         net (fo=3, routed)           0.849     5.022    B_read0_0/B0_0_read_data[13]
    SLICE_X16Y48         FDRE                                         r  B_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X16Y48         FDRE                                         r  B_read0_0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y48         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.947ns (19.147%)  route 3.999ns (80.853%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.431     3.264    B0_0/B0_0_addr0[2]
    SLICE_X11Y3          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.354 r  B0_0/out_reg[13]_i_9__0/O
                         net (fo=1, routed)           0.574     3.928    B0_0/out_reg[13]_i_9__0_n_0
    SLICE_X19Y4          LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.026 r  B0_0/out[13]_i_4__0/O
                         net (fo=1, routed)           0.027     4.053    B0_0/out[13]_i_4__0_n_0
    SLICE_X19Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.136 r  B0_0/out_reg[13]_i_2__0/O
                         net (fo=1, routed)           0.000     4.136    B0_0/out_reg[13]_i_2__0_n_0
    SLICE_X19Y4          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.173 r  B0_0/out_reg[13]_i_1__0/O
                         net (fo=3, routed)           0.810     4.983    B_sh_read0_0/B0_0_read_data[13]
    SLICE_X16Y47         FDRE                                         r  B_sh_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X16Y47         FDRE                                         r  B_sh_read0_0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y47         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.164ns (23.828%)  route 3.721ns (76.172%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.356     0.831    fsm7/out_reg[0]_5
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.947 f  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.143     1.090    fsm6/out_reg[0]_3
    SLICE_X23Y57         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.254 r  fsm6/out[31]_i_1__10/O
                         net (fo=57, routed)          0.375     1.629    fsm/A_sh_read0_0_write_en
    SLICE_X27Y59         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.729 r  fsm/mem[11][7][31]_i_11__0/O
                         net (fo=18, routed)          0.148     1.877    fsm3/mem_reg[0][1][0]_1
    SLICE_X27Y61         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     1.916 r  fsm3/out[17]_i_30__0/O
                         net (fo=108, routed)         1.328     3.244    A0_0/out[0]_i_5_0
    SLICE_X18Y108        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.360 r  A0_0/out[8]_i_30/O
                         net (fo=1, routed)           0.010     3.370    A0_0/out[8]_i_30_n_0
    SLICE_X18Y108        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.452 r  A0_0/out_reg[8]_i_15/O
                         net (fo=1, routed)           0.568     4.020    A0_0/out_reg[8]_i_15_n_0
    SLICE_X14Y105        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.120 r  A0_0/out[8]_i_5/O
                         net (fo=1, routed)           0.017     4.137    A0_0/out[8]_i_5_n_0
    SLICE_X14Y105        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.087     4.224 r  A0_0/out_reg[8]_i_2/O
                         net (fo=3, routed)           0.525     4.749    fsm3/out_reg[8]_0
    SLICE_X15Y97         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     4.864 r  fsm3/out[8]_i_1__0/O
                         net (fo=1, routed)           0.058     4.922    A_read0_0/D[8]
    SLICE_X15Y97         FDRE                                         r  A_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X15Y97         FDRE                                         r  A_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y97         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.986ns (20.439%)  route 3.838ns (79.561%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.037     0.037    fsm8/clk
    SLICE_X29Y59         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm8/out_reg[2]/Q
                         net (fo=11, routed)          0.193     0.328    fsm8/fsm8_out[2]
    SLICE_X31Y59         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     0.475 f  fsm8/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.455     0.930    fsm6/A_int0_0_write_en_1
    SLICE_X25Y57         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.043 f  fsm6/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.192     1.235    fsm6/out_reg[0]_1
    SLICE_X23Y58         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.275 r  fsm6/out[31]_i_3__3/O
                         net (fo=41, routed)          0.250     1.525    fsm/mem[11][7][31]_i_6
    SLICE_X27Y56         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.589 r  fsm/mem[11][7][31]_i_14/O
                         net (fo=1, routed)           0.067     1.656    fsm3/mem_reg[0][7][0]
    SLICE_X27Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.833 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.592     3.425    B0_0/B0_0_addr0[2]
    SLICE_X11Y4          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.515 r  B0_0/out_reg[17]_i_21__0/O
                         net (fo=1, routed)           0.255     3.770    B0_0/out_reg[17]_i_21__0_n_0
    SLICE_X13Y4          LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     3.918 r  B0_0/out[17]_i_7__0/O
                         net (fo=1, routed)           0.008     3.926    B0_0/out[17]_i_7__0_n_0
    SLICE_X13Y4          MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.075     4.001 r  B0_0/out_reg[17]_i_3__0/O
                         net (fo=1, routed)           0.000     4.001    B0_0/out_reg[17]_i_3__0_n_0
    SLICE_X13Y4          MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.034     4.035 r  B0_0/out_reg[17]_i_1__0/O
                         net (fo=3, routed)           0.826     4.861    B_read0_0/B0_0_read_data[17]
    SLICE_X15Y46         FDRE                                         r  B_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.025     7.025    B_read0_0/clk
    SLICE_X15Y46         FDRE                                         r  B_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X15Y46         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    B_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X31Y95         FDRE                                         r  A_int_read0_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[26]/Q
                         net (fo=97, routed)          0.051     0.103    A0_0/Q[26]
    SLICE_X31Y95         FDRE                                         r  A0_0/mem_reg[6][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    A0_0/clk
    SLICE_X31Y95         FDRE                                         r  A0_0/mem_reg[6][1][26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y95         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[6][1][26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.012     0.012    mult_pipe4/clk
    SLICE_X22Y53         FDRE                                         r  mult_pipe4/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe4/out_reg[14]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read4_0/out[14]
    SLICE_X23Y53         FDRE                                         r  bin_read4_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    bin_read4_0/clk
    SLICE_X23Y53         FDRE                                         r  bin_read4_0/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y53         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read4_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.012     0.012    fsm2/clk
    SLICE_X32Y57         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm2/out_reg[0]/Q
                         net (fo=11, routed)          0.026     0.077    fsm2/out_reg_n_0_[0]
    SLICE_X32Y57         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  fsm2/out[0]_i_1__0/O
                         net (fo=1, routed)           0.017     0.108    fsm2/fsm2_in[0]
    SLICE_X32Y57         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    fsm2/clk
    SLICE_X32Y57         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y57         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X31Y53         FDRE                                         r  mult_pipe0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[15]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/Q[15]
    SLICE_X30Y53         FDRE                                         r  bin_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X30Y53         FDRE                                         r  bin_read0_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X30Y53         FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read0_0/Q[14]
    SLICE_X30Y52         FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X30Y52         FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y52         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.012     0.012    cond_stored1/clk
    SLICE_X32Y58         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=7, routed)           0.028     0.079    j_0/cond_stored1_out
    SLICE_X32Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  j_0/out[0]_i_1__22/O
                         net (fo=1, routed)           0.017     0.110    cond_stored1/out_reg[0]_1
    SLICE_X32Y58         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    cond_stored1/clk
    SLICE_X32Y58         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[10][6][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X31Y76         FDRE                                         r  A_int_read0_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[28]/Q
                         net (fo=97, routed)          0.061     0.113    A0_0/Q[28]
    SLICE_X32Y76         FDRE                                         r  A0_0/mem_reg[10][6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    A0_0/clk
    SLICE_X32Y76         FDRE                                         r  A0_0/mem_reg[10][6][28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[10][6][28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X20Y54         FDRE                                         r  mult_pipe4/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read4_0/out[29]
    SLICE_X22Y54         FDRE                                         r  bin_read4_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X22Y54         FDRE                                         r  bin_read4_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y54         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X18Y58         FDRE                                         r  mult_pipe1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[15]/Q
                         net (fo=1, routed)           0.061     0.114    bin_read1_0/Q[15]
    SLICE_X18Y55         FDRE                                         r  bin_read1_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X18Y55         FDRE                                         r  bin_read1_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y55         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][3][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X31Y82         FDRE                                         r  A_int_read0_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[19]/Q
                         net (fo=97, routed)          0.062     0.114    A0_0/Q[19]
    SLICE_X32Y82         FDRE                                         r  A0_0/mem_reg[4][3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    A0_0/clk
    SLICE_X32Y82         FDRE                                         r  A0_0/mem_reg[4][3][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][3][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y23  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y19  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y22  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y73   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y82   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y82   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y62   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y61   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y62   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y62   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y71   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y60   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y73   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y73   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y82   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y82   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y62   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y62   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y61   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y61   A0_0/mem_reg[0][0][12]/C



