PLL_POST_DIV_MASK,FUNC_0
PLL_USER_CTL,FUNC_1
regmap_read,FUNC_2
to_clk_alpha_pll_postdiv,FUNC_3
clk_trion_pll_postdiv_recalc_rate,FUNC_4
hw,VAR_0
parent_rate,VAR_1
pll,VAR_2
regmap,VAR_3
i,VAR_4
div,VAR_5
val,VAR_6
