`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: Core__p9d38a692

module Core__p9d38a692 (
  input clk,
  input rst,
  input in_valid,
  input [7:0] in_data,
  input out_ready,
  output out_valid,
  output [7:0] out_data
);

wire [7:0] data_next__hier_modules__L16; // pyc.name="data_next__hier_modules__L16"
wire [7:0] data_q__hier_modules__L18; // pyc.name="data_q__hier_modules__L18"
wire fire__hier_modules__L15; // pyc.name="fire__hier_modules__L15"
wire [7:0] in_data__hier_modules__L12; // pyc.name="in_data__hier_modules__L12"
wire in_valid__hier_modules__L11; // pyc.name="in_valid__hier_modules__L11"
wire out_ready__hier_modules__L13; // pyc.name="out_ready__hier_modules__L13"
wire [7:0] pyc_add_6; // op=pyc.add
wire pyc_and_5; // op=pyc.and
wire pyc_comb_10; // op=pyc.comb
wire [7:0] pyc_comb_11; // op=pyc.comb
wire pyc_comb_7; // op=pyc.comb
wire pyc_comb_8; // op=pyc.comb
wire [7:0] pyc_comb_9; // op=pyc.comb
wire pyc_constant_1; // op=pyc.constant
wire pyc_constant_2; // op=pyc.constant
wire [7:0] pyc_constant_3; // op=pyc.constant
wire [7:0] pyc_constant_4; // op=pyc.constant
wire [7:0] pyc_reg_12; // op=pyc.reg
wire pyc_reg_13; // op=pyc.reg
wire valid_q__hier_modules__L19; // pyc.name="valid_q__hier_modules__L19"

// --- Combinational (netlist)
assign data_q__hier_modules__L18 = pyc_reg_12;
assign pyc_constant_1 = 1'd0;
assign pyc_constant_2 = 1'd1;
assign pyc_constant_3 = 8'd0;
assign pyc_constant_4 = 8'd1;
assign in_valid__hier_modules__L11 = in_valid;
assign in_data__hier_modules__L12 = in_data;
assign out_ready__hier_modules__L13 = out_ready;
assign pyc_and_5 = (in_valid__hier_modules__L11 & out_ready__hier_modules__L13);
assign fire__hier_modules__L15 = pyc_and_5;
assign pyc_add_6 = (in_data__hier_modules__L12 + pyc_constant_4);
assign data_next__hier_modules__L16 = pyc_add_6;
assign pyc_comb_7 = pyc_constant_1;
assign pyc_comb_8 = pyc_constant_2;
assign pyc_comb_9 = pyc_constant_3;
assign pyc_comb_10 = fire__hier_modules__L15;
assign pyc_comb_11 = data_next__hier_modules__L16;
assign valid_q__hier_modules__L19 = pyc_reg_13;

// --- Sequential primitives
pyc_reg #(.WIDTH(8)) pyc_reg_12_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_10),
  .d(pyc_comb_11),
  .init(pyc_comb_9),
  .q(pyc_reg_12)
);
pyc_reg #(.WIDTH(1)) pyc_reg_13_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_8),
  .d(pyc_comb_10),
  .init(pyc_comb_7),
  .q(pyc_reg_13)
);

assign out_valid = valid_q__hier_modules__L19;
assign out_data = data_q__hier_modules__L18;

endmodule

// Generated by pyc-compile (pyCircuit)
// Module: HierModules

module HierModules (
  input clk,
  input rst,
  input in_valid,
  input [7:0] in_data,
  input out_ready,
  output out_valid,
  output [7:0] out_data
);

wire pyc_comb_13; // op=pyc.comb
wire [7:0] pyc_comb_14; // op=pyc.comb
wire pyc_comb_19; // op=pyc.comb
wire [7:0] pyc_comb_20; // op=pyc.comb
wire pyc_comb_7; // op=pyc.comb
wire [7:0] pyc_comb_8; // op=pyc.comb
wire pyc_instance_1; // op=pyc.instance
wire [7:0] pyc_instance_10; // op=pyc.instance
wire pyc_instance_15; // op=pyc.instance
wire [7:0] pyc_instance_16; // op=pyc.instance
wire [7:0] pyc_instance_2; // op=pyc.instance
wire pyc_instance_3; // op=pyc.instance
wire [7:0] pyc_instance_4; // op=pyc.instance
wire pyc_instance_9; // op=pyc.instance
wire pyc_or_11; // op=pyc.or
wire pyc_or_17; // op=pyc.or
wire pyc_or_5; // op=pyc.or
wire [7:0] pyc_xor_12; // op=pyc.xor
wire [7:0] pyc_xor_18; // op=pyc.xor
wire [7:0] pyc_xor_6; // op=pyc.xor

// --- Combinational (netlist)
assign pyc_or_5 = (pyc_instance_1 | pyc_instance_3);
assign pyc_xor_6 = (pyc_instance_2 ^ pyc_instance_4);
assign pyc_comb_7 = pyc_or_5;
assign pyc_comb_8 = pyc_xor_6;
assign pyc_or_11 = (pyc_comb_7 | pyc_instance_9);
assign pyc_xor_12 = (pyc_comb_8 ^ pyc_instance_10);
assign pyc_comb_13 = pyc_or_11;
assign pyc_comb_14 = pyc_xor_12;
assign pyc_or_17 = (pyc_comb_13 | pyc_instance_15);
assign pyc_xor_18 = (pyc_comb_14 ^ pyc_instance_16);
assign pyc_comb_19 = pyc_or_17;
assign pyc_comb_20 = pyc_xor_18;

// --- Submodules
Core__p9d38a692 core0 (
  .clk(clk),
  .rst(rst),
  .in_valid(in_valid),
  .in_data(in_data),
  .out_ready(out_ready),
  .out_valid(pyc_instance_1),
  .out_data(pyc_instance_2)
);
Core__p9d38a692 core3 (
  .clk(clk),
  .rst(rst),
  .in_valid(in_valid),
  .in_data(in_data),
  .out_ready(out_ready),
  .out_valid(pyc_instance_15),
  .out_data(pyc_instance_16)
);
Core__p9d38a692 core1 (
  .clk(clk),
  .rst(rst),
  .in_valid(in_valid),
  .in_data(in_data),
  .out_ready(out_ready),
  .out_valid(pyc_instance_3),
  .out_data(pyc_instance_4)
);
Core__p9d38a692 core2 (
  .clk(clk),
  .rst(rst),
  .in_valid(in_valid),
  .in_data(in_data),
  .out_ready(out_ready),
  .out_valid(pyc_instance_9),
  .out_data(pyc_instance_10)
);

assign out_valid = pyc_comb_19;
assign out_data = pyc_comb_20;

endmodule

