var searchData=
[
  ['output_20data_20inversion_20modes',['Output Data Inversion Modes',['../group___c_r_c_ex___output___data___inversion.html',1,'']]],
  ['option_20byte_20boot1',['Option Byte BOOT1',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html',1,'']]],
  ['option_20byte_20data_20address',['Option Byte Data Address',['../group___f_l_a_s_h_ex___o_b___data___address.html',1,'']]],
  ['option_20byte_20iwatchdog',['Option Byte IWatchdog',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html',1,'']]],
  ['option_20byte_20nrst_20stdby',['Option Byte nRST STDBY',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20byte_20nrst_20stop',['Option Byte nRST STOP',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20byte_20sram_20parity_20check_20enable',['Option Byte SRAM Parity Check Enable',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html',1,'']]],
  ['option_20byte_20read_20protection',['Option Byte Read Protection',['../group___f_l_a_s_h_ex___o_b___read___protection.html',1,'']]],
  ['option_20bytes_20type',['Option Bytes Type',['../group___f_l_a_s_h_ex___o_b___type.html',1,'']]],
  ['option_20byte_20vdda_20analog_20monitoring',['Option Byte VDDA Analog Monitoring',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html',1,'']]],
  ['option_20byte_20wrp_20state',['Option Byte WRP State',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html',1,'']]],
  ['option_20byte_20constants',['Option Byte Constants',['../group___f_l_a_s_h_ex___option_byte___constants.html',1,'']]],
  ['oar1',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fbase',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f030x6.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f030x8.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f030xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f031x6.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f038xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f042x6.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f048xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f051x8.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f058xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f070x6.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f070xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f071xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f072xb.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f078xx.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f091xc.h'],['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'OB_BASE():&#160;stm32f098xx.h']]],
  ['ob_5fboot1_5freset',['OB_BOOT1_RESET',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html#gafe362a7cea11cf64fa8a9de83b4c58fd',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fboot1_5fset',['OB_BOOT1_SET',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5frdp_5fnrdp',['OB_RDP_nRDP',['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'OB_RDP_nRDP():&#160;stm32f098xx.h']]],
  ['ob_5frdp_5fnrdp_5fmsk',['OB_RDP_nRDP_Msk',['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'OB_RDP_nRDP_Msk():&#160;stm32f098xx.h']]],
  ['ob_5frdp_5frdp',['OB_RDP_RDP',['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'OB_RDP_RDP():&#160;stm32f098xx.h']]],
  ['ob_5frdp_5frdp_5fmsk',['OB_RDP_RDP_Msk',['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'OB_RDP_RDP_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fsram_5fparity_5freset',['OB_SRAM_PARITY_RESET',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html#gab408447c5e7a9bd087e9346cc3b3021b',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fsram_5fparity_5fset',['OB_SRAM_PARITY_SET',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html#gab108dcd65836f802216f11c238450cd6',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst',['OB_STDBY_NO_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst',['OB_STOP_NO_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst',['OB_STOP_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5ftypedef',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['ob_5fuser_5fnuser',['OB_USER_nUSER',['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'OB_USER_nUSER():&#160;stm32f098xx.h']]],
  ['ob_5fuser_5fnuser_5fmsk',['OB_USER_nUSER_Msk',['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'OB_USER_nUSER_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fuser_5fuser',['OB_USER_USER',['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'OB_USER_USER():&#160;stm32f098xx.h']]],
  ['ob_5fuser_5fuser_5fmsk',['OB_USER_USER_Msk',['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'OB_USER_USER_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fvdda_5fanalog_5foff',['OB_VDDA_ANALOG_OFF',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html#ga7c18e60ba77007074e6ac9b151a01b5e',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fvdda_5fanalog_5fon',['OB_VDDA_ANALOG_ON',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html#ga4761fde7c57b2b54ca9801daeb50c323',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fwrp0_5fnwrp0',['OB_WRP0_nWRP0',['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'OB_WRP0_nWRP0():&#160;stm32f098xx.h']]],
  ['ob_5fwrp0_5fnwrp0_5fmsk',['OB_WRP0_nWRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'OB_WRP0_nWRP0_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp0_5fwrp0',['OB_WRP0_WRP0',['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'OB_WRP0_WRP0():&#160;stm32f098xx.h']]],
  ['ob_5fwrp0_5fwrp0_5fmsk',['OB_WRP0_WRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f030x6.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f031x6.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f038xx.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f042x6.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f048xx.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f070x6.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'OB_WRP0_WRP0_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp1_5fnwrp1',['OB_WRP1_nWRP1',['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'OB_WRP1_nWRP1():&#160;stm32f098xx.h']]],
  ['ob_5fwrp1_5fnwrp1_5fmsk',['OB_WRP1_nWRP1_Msk',['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'OB_WRP1_nWRP1_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp1_5fwrp1',['OB_WRP1_WRP1',['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'OB_WRP1_WRP1():&#160;stm32f098xx.h']]],
  ['ob_5fwrp1_5fwrp1_5fmsk',['OB_WRP1_WRP1_Msk',['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f030x8.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f051x8.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f058xx.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'OB_WRP1_WRP1_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp2_5fnwrp2',['OB_WRP2_nWRP2',['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'OB_WRP2_nWRP2():&#160;stm32f098xx.h']]],
  ['ob_5fwrp2_5fnwrp2_5fmsk',['OB_WRP2_nWRP2_Msk',['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'OB_WRP2_nWRP2_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp2_5fwrp2',['OB_WRP2_WRP2',['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'OB_WRP2_WRP2():&#160;stm32f098xx.h']]],
  ['ob_5fwrp2_5fwrp2_5fmsk',['OB_WRP2_WRP2_Msk',['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'OB_WRP2_WRP2_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp3_5fnwrp3',['OB_WRP3_nWRP3',['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'OB_WRP3_nWRP3():&#160;stm32f098xx.h']]],
  ['ob_5fwrp3_5fnwrp3_5fmsk',['OB_WRP3_nWRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'OB_WRP3_nWRP3_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrp3_5fwrp3',['OB_WRP3_WRP3',['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'OB_WRP3_WRP3():&#160;stm32f098xx.h']]],
  ['ob_5fwrp3_5fwrp3_5fmsk',['OB_WRP3_WRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f030xc.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f070xb.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f071xb.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f072xb.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f078xx.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f091xc.h'],['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'OB_WRP3_WRP3_Msk():&#160;stm32f098xx.h']]],
  ['ob_5fwrpstate_5fdisable',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f0xx_hal_flash_ex.h']]],
  ['obr',['OBR',['../struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38',1,'FLASH_TypeDef']]],
  ['ocfastmode',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odr',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['offstateidlemode',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['onebitsampling',['OneBitSampling',['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#aa9e1e2730d3764f6bcc994a41f30c28c',1,'SMARTCARD_InitTypeDef::OneBitSampling()'],['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef::OneBitSampling()']]],
  ['onebyfftlen',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix2_instance_f32::onebyfftLen()'],['../structarm__cfft__radix4__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix4_instance_f32::onebyfftLen()']]],
  ['optionbyte_5fdata',['OPTIONBYTE_DATA',['../group___f_l_a_s_h_ex___o_b___type.html#gad0c29c84acfb46de1708a670529175a5',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optiontype',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or',['OR',['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef']]],
  ['oscillatortype',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otyper',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output',['OutPut',['../struct_r_t_c___init_type_def.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['outputdatainversionmode',['OutputDataInversionMode',['../struct_c_r_c___init_type_def.html#a70287496add23b9e3dbaaf370a83040a',1,'CRC_InitTypeDef']]],
  ['outputpolarity',['OutPutPolarity',['../struct_r_t_c___init_type_def.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputtype',['OutPutType',['../struct_r_t_c___init_type_def.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['overrun',['Overrun',['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef']]],
  ['overrundisable',['OverrunDisable',['../struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'SMARTCARD_AdvFeatureInitTypeDef::OverrunDisable()'],['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef::OverrunDisable()']]],
  ['oversampling',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ownaddress1',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef::OwnAddress1()'],['../struct_s_m_b_u_s___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'SMBUS_InitTypeDef::OwnAddress1()']]],
  ['ownaddress2',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef::OwnAddress2()'],['../struct_s_m_b_u_s___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'SMBUS_InitTypeDef::OwnAddress2()']]],
  ['ownaddress2masks',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef::OwnAddress2Masks()'],['../struct_s_m_b_u_s___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'SMBUS_InitTypeDef::OwnAddress2Masks()']]],
  ['oscillator_20type',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]]
];
