<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="divisore_nonrestoring.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Divisore.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Divisore.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Divisore.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Divisore.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Divisore.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divisore.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Divisore.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Divisore.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Divisore_NR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Divisore_NR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Divisore_NR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore_NR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divisore_NR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Divisore_NR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Divisore_NR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divisore_NR_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divisore_NR_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore_NR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divisore_NR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divisore_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divisore_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divisore_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divisore_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divisore_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_sub_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="divisore_board.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="divisore_board.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="divisore_board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divisore_board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="divisore_board.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divisore_board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divisore_board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="divisore_board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divisore_board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="divisore_board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="divisore_board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="divisore_board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisore_board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="divisore_board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divisore_board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divisore_board.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="divisore_board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="divisore_board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="divisore_board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="divisore_board.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="divisore_board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divisore_board.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisore_board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisore_board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisore_board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="divisore_board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="divisore_board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="divisore_board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divisore_board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="divisore_board_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="divisore_board_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisore_board_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisore_board_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisore_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divisore_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="divisore_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_divisore_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_divisore_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_divisore_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unita_controllo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="unita_controllo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="unita_controllo.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unita_controllo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1662578548" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1662578548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662610929" xil_pn:in_ck="-7545951977158070507" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1662610929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Anodes_manager.vhd"/>
      <outfile xil_pn:name="ButtonDebouncer.vhd"/>
      <outfile xil_pn:name="Cathodes_manager.vhd"/>
      <outfile xil_pn:name="Contatore_4.vhd"/>
      <outfile xil_pn:name="Divisore.vhd"/>
      <outfile xil_pn:name="Divisore_freq.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Seven_segments_display.vhd"/>
      <outfile xil_pn:name="adder_sub.vhd"/>
      <outfile xil_pn:name="cont_mod4.vhd"/>
      <outfile xil_pn:name="divisore_board.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="registro4.vhd"/>
      <outfile xil_pn:name="ripple_carry.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
      <outfile xil_pn:name="tb_divisore.vhd"/>
      <outfile xil_pn:name="unita_controllo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1662595416" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="576732061533483952" xil_pn:start_ts="1662595416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662595416" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8353926644178063950" xil_pn:start_ts="1662595416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662610198" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1577999562413154654" xil_pn:start_ts="1662610198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662610930" xil_pn:in_ck="-7545951977158070507" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1662610929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Anodes_manager.vhd"/>
      <outfile xil_pn:name="ButtonDebouncer.vhd"/>
      <outfile xil_pn:name="Cathodes_manager.vhd"/>
      <outfile xil_pn:name="Contatore_4.vhd"/>
      <outfile xil_pn:name="Divisore.vhd"/>
      <outfile xil_pn:name="Divisore_freq.vhd"/>
      <outfile xil_pn:name="FFD.vhd"/>
      <outfile xil_pn:name="Seven_segments_display.vhd"/>
      <outfile xil_pn:name="adder_sub.vhd"/>
      <outfile xil_pn:name="cont_mod4.vhd"/>
      <outfile xil_pn:name="divisore_board.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="registro4.vhd"/>
      <outfile xil_pn:name="ripple_carry.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
      <outfile xil_pn:name="tb_divisore.vhd"/>
      <outfile xil_pn:name="unita_controllo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1662610938" xil_pn:in_ck="-7545951977158070507" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7877804993071224642" xil_pn:start_ts="1662610930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_divisore_beh.prj"/>
      <outfile xil_pn:name="tb_divisore_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1662610939" xil_pn:in_ck="6273347259700662581" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="507417506425449199" xil_pn:start_ts="1662610938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_divisore_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1662570885" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1662570885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2606824465596841997" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1577999562413154654" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-611483104688761909" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609336" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5189458854561872404" xil_pn:start_ts="1662609336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609395" xil_pn:in_ck="6724972717230944907" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6268167801289210593" xil_pn:start_ts="1662609377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Divisore.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divisore_board.lso"/>
      <outfile xil_pn:name="divisore_board.ngc"/>
      <outfile xil_pn:name="divisore_board.ngr"/>
      <outfile xil_pn:name="divisore_board.prj"/>
      <outfile xil_pn:name="divisore_board.stx"/>
      <outfile xil_pn:name="divisore_board.syr"/>
      <outfile xil_pn:name="divisore_board.xst"/>
      <outfile xil_pn:name="divisore_board_vhdl.prj"/>
      <outfile xil_pn:name="divisore_board_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1662609486" xil_pn:in_ck="5029146030436330306" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8521384315581217376" xil_pn:start_ts="1662609486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609493" xil_pn:in_ck="6471488040273806751" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4892027851616830543" xil_pn:start_ts="1662609486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="divisore_board.bld"/>
      <outfile xil_pn:name="divisore_board.ngd"/>
      <outfile xil_pn:name="divisore_board_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662609502" xil_pn:in_ck="-9054078061455533963" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1662609493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="divisore_board.pcf"/>
      <outfile xil_pn:name="divisore_board_map.map"/>
      <outfile xil_pn:name="divisore_board_map.mrp"/>
      <outfile xil_pn:name="divisore_board_map.ncd"/>
      <outfile xil_pn:name="divisore_board_map.ngm"/>
      <outfile xil_pn:name="divisore_board_map.xrpt"/>
      <outfile xil_pn:name="divisore_board_summary.xml"/>
      <outfile xil_pn:name="divisore_board_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662609537" xil_pn:in_ck="4141475313176484366" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1662609502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="divisore_board.ncd"/>
      <outfile xil_pn:name="divisore_board.pad"/>
      <outfile xil_pn:name="divisore_board.par"/>
      <outfile xil_pn:name="divisore_board.ptwx"/>
      <outfile xil_pn:name="divisore_board.unroutes"/>
      <outfile xil_pn:name="divisore_board.xpi"/>
      <outfile xil_pn:name="divisore_board_pad.csv"/>
      <outfile xil_pn:name="divisore_board_pad.txt"/>
      <outfile xil_pn:name="divisore_board_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1662609545" xil_pn:in_ck="1388541465026940975" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1662609537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="divisore_board.bgn"/>
      <outfile xil_pn:name="divisore_board.bit"/>
      <outfile xil_pn:name="divisore_board.drc"/>
      <outfile xil_pn:name="divisore_board.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1662609623" xil_pn:in_ck="1388541465026928121" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1662609553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1662609537" xil_pn:in_ck="-9054078061455534095" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1662609532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="divisore_board.twr"/>
      <outfile xil_pn:name="divisore_board.twx"/>
    </transform>
  </transforms>

</generated_project>
