#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 22 22:21:59 2023
# Process ID: 29576
# Current directory: F:/FPGA_Project/07_uart_loopback/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8456 F:\FPGA_Project\07_uart_loopback\prj\uart_loopback.xpr
# Log file: F:/FPGA_Project/07_uart_loopback/prj/vivado.log
# Journal file: F:/FPGA_Project/07_uart_loopback/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/z2/uart_loopback/prj' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.gen/sources_1', nor could it be found using path 'E:/FPGA/z2/uart_loopback/prj/uart_loopback.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_loopback' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_uart_loopback_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:22:47 on Oct 22,2023
# vlog -incr -work xil_defaultlib ../../../../../rtl/uart_loopback.v ../../../../../rtl/uart_rx.v ../../../../../rtl/uart_tx.v ../../../../../sim/tb/tb_uart_loopback.v 
# -- Compiling module uart_loopback
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Skipping module tb_uart_loopback
# 
# Top level modules:
# 	tb_uart_loopback
# End time: 22:22:47 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:22:47 on Oct 22,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:22:47 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
Program launched (PID=14636)
set_property compxlib.modelsim_compiled_library_dir D:/modeltech64_2020.4/vivado2020_2_lib [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\FPGA_Project\07_uart_loopback\rtl\uart_loopback.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\FPGA_Project\07_uart_loopback\sim\tb\tb_uart_loopback.v:]
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
Command: launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/vivado2020_2_lib/modelsim.ini' copied to run dir:'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_loopback' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_uart_loopback_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:24:51 on Oct 22,2023
# vlog -incr -work xil_defaultlib ../../../../../rtl/uart_loopback.v ../../../../../rtl/uart_rx.v ../../../../../rtl/uart_tx.v ../../../../../sim/tb/tb_uart_loopback.v 
# -- Skipping module uart_loopback
# -- Skipping module uart_rx
# -- Skipping module uart_tx
# -- Skipping module tb_uart_loopback
# 
# Top level modules:
# 	tb_uart_loopback
# End time: 22:24:51 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:24:51 on Oct 22,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:24:51 on Oct 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/FPGA_Project/07_uart_loopback/prj/uart_loopback.sim/sim_1/behav/modelsim'
Program launched (PID=8436)
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 22:45:49 2023...
