// Seed: 3201698550
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  wire id_2
);
  specify
    (id_4 => id_5) = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_5 = 32'd63,
    parameter id_7 = 32'd87
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply0 _id_5,
    input tri0 id_6,
    input tri0 _id_7,
    output supply1 id_8
);
  wire id_10;
  wor [1  ==  id_5 : -1] id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire [id_7 : -1 'b0] id_13;
  wire id_14;
  assign id_4 = 1;
  wire [-1 'b0 : -1 'b0] id_15;
  wire id_16, id_17;
  assign id_12 = 1;
endmodule
