\hypertarget{structRTC__Type}{}\section{R\+T\+C\+\_\+\+Type Struct Reference}
\label{structRTC__Type}\index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_a5c8182569d4fb9aa8403e3f5933058a6}{T\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ab718ffaf4897a4eec35a15790bae8806}{T\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ac67e5fa23e338883e5efd5b036164f26}{T\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_a576676dbe6140e6ac08dfbf9a54aea17}{T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ac5ff2c2ef6d58e8826deb51d8604c01e}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ae12dc1e198cb7aa7602e59e36bbf43b6}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ac72766ca7476a2a74bd14042bc88aa05}{LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_a80ed5731d6b625b56c6bbeedd8f9bcb8}{I\+ER}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2016\mbox{]}\hypertarget{structRTC__Type_a146bcefe70d44a7a7568d276032f7604}{}\label{structRTC__Type_a146bcefe70d44a7a7568d276032f7604}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_a701400edb86bacaa5c19309a90013cc6}{W\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structRTC__Type_ab35b8ebf2d7d05ced0f5d5cc61ac71af}{R\+AR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+TC -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+CR}\hypertarget{structRTC__Type_ac5ff2c2ef6d58e8826deb51d8604c01e}{}\label{structRTC__Type_ac5ff2c2ef6d58e8826deb51d8604c01e}
R\+TC Control Register, offset\+: 0x10 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+I\+ER}\hypertarget{structRTC__Type_a80ed5731d6b625b56c6bbeedd8f9bcb8}{}\label{structRTC__Type_a80ed5731d6b625b56c6bbeedd8f9bcb8}
R\+TC Interrupt Enable Register, offset\+: 0x1C \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!LR@{LR}}
\index{LR@{LR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{LR}{LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+LR}\hypertarget{structRTC__Type_ac72766ca7476a2a74bd14042bc88aa05}{}\label{structRTC__Type_ac72766ca7476a2a74bd14042bc88aa05}
R\+TC Lock Register, offset\+: 0x18 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!R\+AR@{R\+AR}}
\index{R\+AR@{R\+AR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+AR}{RAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+R\+AR}\hypertarget{structRTC__Type_ab35b8ebf2d7d05ced0f5d5cc61ac71af}{}\label{structRTC__Type_ab35b8ebf2d7d05ced0f5d5cc61ac71af}
R\+TC Read Access Register, offset\+: 0x804 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!SR@{SR}}
\index{SR@{SR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+SR}\hypertarget{structRTC__Type_ae12dc1e198cb7aa7602e59e36bbf43b6}{}\label{structRTC__Type_ae12dc1e198cb7aa7602e59e36bbf43b6}
R\+TC Status Register, offset\+: 0x14 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+AR}{TAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+T\+AR}\hypertarget{structRTC__Type_ac67e5fa23e338883e5efd5b036164f26}{}\label{structRTC__Type_ac67e5fa23e338883e5efd5b036164f26}
R\+TC Time Alarm Register, offset\+: 0x8 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+T\+CR}\hypertarget{structRTC__Type_a576676dbe6140e6ac08dfbf9a54aea17}{}\label{structRTC__Type_a576676dbe6140e6ac08dfbf9a54aea17}
R\+TC Time Compensation Register, offset\+: 0xC \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+T\+PR}\hypertarget{structRTC__Type_ab718ffaf4897a4eec35a15790bae8806}{}\label{structRTC__Type_ab718ffaf4897a4eec35a15790bae8806}
R\+TC Time Prescaler Register, offset\+: 0x4 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+SR}{TSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+T\+SR}\hypertarget{structRTC__Type_a5c8182569d4fb9aa8403e3f5933058a6}{}\label{structRTC__Type_a5c8182569d4fb9aa8403e3f5933058a6}
R\+TC Time Seconds Register, offset\+: 0x0 \index{R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}!W\+AR@{W\+AR}}
\index{W\+AR@{W\+AR}!R\+T\+C\+\_\+\+Type@{R\+T\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+AR}{WAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+T\+C\+\_\+\+Type\+::\+W\+AR}\hypertarget{structRTC__Type_a701400edb86bacaa5c19309a90013cc6}{}\label{structRTC__Type_a701400edb86bacaa5c19309a90013cc6}
R\+TC Write Access Register, offset\+: 0x800 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
