--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mod_PS.twx mod_PS.ncd -o mod_PS.twr mod_PS.pcf

Design file:              mod_PS.ncd
Physical constraint file: mod_PS.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.165ns.
--------------------------------------------------------------------------------

Paths for end point conteo_6 (SLICE_X15Y20.F1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd2 (FF)
  Destination:          conteo_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.208 - 0.248)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd2 to conteo_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y3.YQ       Tcko                  0.524   estado_FSM_FFd2
                                                       estado_FSM_FFd2
    SLICE_X15Y21.G2      net (fanout=18)       2.083   estado_FSM_FFd2
    SLICE_X15Y21.X       Tif5x                 0.791   N44
                                                       conteo_mux0000<0>_SW1_SW1_F
                                                       conteo_mux0000<0>_SW1_SW1
    SLICE_X15Y20.F1      net (fanout=1)        0.125   N44
    SLICE_X15Y20.CLK     Tfck                  0.602   conteo<6>
                                                       conteo_mux0000<0>
                                                       conteo_6
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.917ns logic, 2.208ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd2 (FF)
  Destination:          conteo_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.208 - 0.248)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd2 to conteo_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y3.YQ       Tcko                  0.524   estado_FSM_FFd2
                                                       estado_FSM_FFd2
    SLICE_X15Y21.F4      net (fanout=18)       1.300   estado_FSM_FFd2
    SLICE_X15Y21.X       Tif5x                 0.791   N44
                                                       conteo_mux0000<0>_SW1_SW1_G
                                                       conteo_mux0000<0>_SW1_SW1
    SLICE_X15Y20.F1      net (fanout=1)        0.125   N44
    SLICE_X15Y20.CLK     Tfck                  0.602   conteo<6>
                                                       conteo_mux0000<0>
                                                       conteo_6
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.917ns logic, 1.425ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd1 (FF)
  Destination:          conteo_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.012 - 0.014)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd1 to conteo_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.521   estado_FSM_FFd1
                                                       estado_FSM_FFd1
    SLICE_X15Y21.G1      net (fanout=19)       1.299   estado_FSM_FFd1
    SLICE_X15Y21.X       Tif5x                 0.791   N44
                                                       conteo_mux0000<0>_SW1_SW1_F
                                                       conteo_mux0000<0>_SW1_SW1
    SLICE_X15Y20.F1      net (fanout=1)        0.125   N44
    SLICE_X15Y20.CLK     Tfck                  0.602   conteo<6>
                                                       conteo_mux0000<0>
                                                       conteo_6
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.914ns logic, 1.424ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point conteo_5 (SLICE_X14Y21.F1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd2 (FF)
  Destination:          conteo_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.208 - 0.248)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd2 to conteo_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y3.YQ       Tcko                  0.524   estado_FSM_FFd2
                                                       estado_FSM_FFd2
    SLICE_X14Y18.F1      net (fanout=18)       1.876   estado_FSM_FFd2
    SLICE_X14Y18.X       Tilo                  0.601   indice<0>
                                                       conteo_mux0000<0>11_SW5
    SLICE_X14Y21.F1      net (fanout=1)        0.359   N38
    SLICE_X14Y21.CLK     Tfck                  0.656   conteo<5>
                                                       conteo_mux0000<1>1
                                                       conteo_5
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.781ns logic, 2.235ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd1 (FF)
  Destination:          conteo_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.012 - 0.014)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd1 to conteo_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.521   estado_FSM_FFd1
                                                       estado_FSM_FFd1
    SLICE_X14Y18.F4      net (fanout=19)       0.478   estado_FSM_FFd1
    SLICE_X14Y18.X       Tilo                  0.601   indice<0>
                                                       conteo_mux0000<0>11_SW5
    SLICE_X14Y21.F1      net (fanout=1)        0.359   N38
    SLICE_X14Y21.CLK     Tfck                  0.656   conteo<5>
                                                       conteo_mux0000<1>1
                                                       conteo_5
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (1.778ns logic, 0.837ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_5 (FF)
  Destination:          conteo_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_5 to conteo_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.XQ      Tcko                  0.521   conteo<5>
                                                       conteo_5
    SLICE_X14Y18.F2      net (fanout=4)        0.326   conteo<5>
    SLICE_X14Y18.X       Tilo                  0.601   indice<0>
                                                       conteo_mux0000<0>11_SW5
    SLICE_X14Y21.F1      net (fanout=1)        0.359   N38
    SLICE_X14Y21.CLK     Tfck                  0.656   conteo<5>
                                                       conteo_mux0000<1>1
                                                       conteo_5
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.778ns logic, 0.685ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Paths for end point indice_1 (SLICE_X13Y6.F1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd1 (FF)
  Destination:          indice_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.215 - 0.244)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd1 to indice_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.521   estado_FSM_FFd1
                                                       estado_FSM_FFd1
    SLICE_X12Y6.F3       net (fanout=19)       1.683   estado_FSM_FFd1
    SLICE_X12Y6.X        Tilo                  0.601   IO_P1_1
                                                       indice_mux0000<1>_SW0_SW0
    SLICE_X13Y6.F1       net (fanout=1)        0.620   N23
    SLICE_X13Y6.CLK      Tfck                  0.602   indice<1>
                                                       indice_mux0000<1>
                                                       indice_1
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.724ns logic, 2.303ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               estado_FSM_FFd2 (FF)
  Destination:          indice_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.958ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.215 - 0.248)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: estado_FSM_FFd2 to indice_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y3.YQ       Tcko                  0.524   estado_FSM_FFd2
                                                       estado_FSM_FFd2
    SLICE_X12Y6.F2       net (fanout=18)       0.611   estado_FSM_FFd2
    SLICE_X12Y6.X        Tilo                  0.601   IO_P1_1
                                                       indice_mux0000<1>_SW0_SW0
    SLICE_X13Y6.F1       net (fanout=1)        0.620   N23
    SLICE_X13Y6.CLK      Tfck                  0.602   indice<1>
                                                       indice_mux0000<1>
                                                       indice_1
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (1.727ns logic, 1.231ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               indice_1 (FF)
  Destination:          indice_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: indice_1 to indice_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.XQ       Tcko                  0.495   indice<1>
                                                       indice_1
    SLICE_X12Y6.F1       net (fanout=5)        0.491   indice<1>
    SLICE_X12Y6.X        Tilo                  0.601   IO_P1_1
                                                       indice_mux0000<1>_SW0_SW0
    SLICE_X13Y6.F1       net (fanout=1)        0.620   N23
    SLICE_X13Y6.CLK      Tfck                  0.602   indice<1>
                                                       indice_mux0000<1>
                                                       indice_1
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.698ns logic, 1.111ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conteo_2 (SLICE_X13Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               estado_FSM_FFd1 (FF)
  Destination:          conteo_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.251 - 0.208)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: estado_FSM_FFd1 to conteo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.417   estado_FSM_FFd1
                                                       estado_FSM_FFd1
    SLICE_X13Y21.F1      net (fanout=19)       0.408   estado_FSM_FFd1
    SLICE_X13Y21.CLK     Tckf        (-Th)    -0.406   conteo<2>
                                                       conteo_mux0000<4>1
                                                       conteo_2
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.823ns logic, 0.408ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point conteo_4 (SLICE_X12Y21.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_4 (FF)
  Destination:          conteo_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_4 to conteo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.XQ      Tcko                  0.417   conteo<4>
                                                       conteo_4
    SLICE_X12Y21.F2      net (fanout=4)        0.336   conteo<4>
    SLICE_X12Y21.CLK     Tckf        (-Th)    -0.438   conteo<4>
                                                       conteo_mux0000<2>1
                                                       conteo_4
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.855ns logic, 0.336ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point conteo_3 (SLICE_X13Y20.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               estado_FSM_FFd1 (FF)
  Destination:          conteo_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.251 - 0.208)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: estado_FSM_FFd1 to conteo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.417   estado_FSM_FFd1
                                                       estado_FSM_FFd1
    SLICE_X13Y20.F2      net (fanout=19)       0.421   estado_FSM_FFd1
    SLICE_X13Y20.CLK     Tckf        (-Th)    -0.406   conteo<3>
                                                       conteo_mux0000<3>
                                                       conteo_3
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.823ns logic, 0.421ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: IO_P1_0/CLK
  Logical resource: IO_P1_0/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: IO_P1_0/CLK
  Logical resource: IO_P1_0/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: conteo<5>/CLK
  Logical resource: conteo_5/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.165|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 131 paths, 0 nets, and 127 connections

Design statistics:
   Minimum period:   4.165ns{1}   (Maximum frequency: 240.096MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 30 18:30:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



