
bluepill_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08002bd4  08002bd4  00003bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c10  08002c10  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c10  08002c10  00003c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c18  08002c18  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c18  08002c18  00003c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c1c  08002c1c  00003c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002c20  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002c88  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002c88  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083e6  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001720  00000000  00000000  0000c47e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000768  00000000  00000000  0000dba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059d  00000000  00000000  0000e308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021ade  00000000  00000000  0000e8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097e1  00000000  00000000  00030383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca296  00000000  00000000  00039b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103dfa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002354  00000000  00000000  00103e40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00106194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000068 	.word	0x20000068
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002bbc 	.word	0x08002bbc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000006c 	.word	0x2000006c
 8000200:	08002bbc 	.word	0x08002bbc

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000534:	f000 faa6 	bl	8000a84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000538:	f000 f81a 	bl	8000570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053c:	f000 f8b0 	bl	80006a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000540:	f000 f884 	bl	800064c <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  printf("First application starting\n");
 8000544:	4807      	ldr	r0, [pc, #28]	@ (8000564 <main+0x34>)
 8000546:	f001 ffa5 	bl	8002494 <puts>
  while (1)
  {
	  	  printf("Loop\n");
 800054a:	4807      	ldr	r0, [pc, #28]	@ (8000568 <main+0x38>)
 800054c:	f001 ffa2 	bl	8002494 <puts>
	  	  HAL_GPIO_TogglePin(My_Led_GPIO_Port, My_Led_Pin);
 8000550:	2120      	movs	r1, #32
 8000552:	4806      	ldr	r0, [pc, #24]	@ (800056c <main+0x3c>)
 8000554:	f000 fdbf 	bl	80010d6 <HAL_GPIO_TogglePin>
	  	  HAL_Delay(500);
 8000558:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800055c:	f000 fb04 	bl	8000b68 <HAL_Delay>
	  	  printf("Loop\n");
 8000560:	bf00      	nop
 8000562:	e7f2      	b.n	800054a <main+0x1a>
 8000564:	08002bd4 	.word	0x08002bd4
 8000568:	08002bf0 	.word	0x08002bf0
 800056c:	40020000 	.word	0x40020000

08000570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b094      	sub	sp, #80	@ 0x50
 8000574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2234      	movs	r2, #52	@ 0x34
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f002 f868 	bl	8002654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b2a      	ldr	r3, [pc, #168]	@ (8000644 <SystemClock_Config+0xd4>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800059c:	4a29      	ldr	r2, [pc, #164]	@ (8000644 <SystemClock_Config+0xd4>)
 800059e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a4:	4b27      	ldr	r3, [pc, #156]	@ (8000644 <SystemClock_Config+0xd4>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005b0:	2300      	movs	r3, #0
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	4b24      	ldr	r3, [pc, #144]	@ (8000648 <SystemClock_Config+0xd8>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005bc:	4a22      	ldr	r2, [pc, #136]	@ (8000648 <SystemClock_Config+0xd8>)
 80005be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005c2:	6013      	str	r3, [r2, #0]
 80005c4:	4b20      	ldr	r3, [pc, #128]	@ (8000648 <SystemClock_Config+0xd8>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005cc:	603b      	str	r3, [r7, #0]
 80005ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d0:	2302      	movs	r3, #2
 80005d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005dc:	2302      	movs	r3, #2
 80005de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e0:	2300      	movs	r3, #0
 80005e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005e4:	2310      	movs	r3, #16
 80005e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005ee:	2304      	movs	r3, #4
 80005f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005f6:	2302      	movs	r3, #2
 80005f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	4618      	mov	r0, r3
 8000600:	f001 f8ce 	bl	80017a0 <HAL_RCC_OscConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800060a:	f000 f8b7 	bl	800077c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060e:	230f      	movs	r3, #15
 8000610:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000612:	2302      	movs	r3, #2
 8000614:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800061a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800061e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000624:	f107 0308 	add.w	r3, r7, #8
 8000628:	2102      	movs	r1, #2
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fd6e 	bl	800110c <HAL_RCC_ClockConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000636:	f000 f8a1 	bl	800077c <Error_Handler>
  }
}
 800063a:	bf00      	nop
 800063c:	3750      	adds	r7, #80	@ 0x50
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40023800 	.word	0x40023800
 8000648:	40007000 	.word	0x40007000

0800064c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000652:	4a12      	ldr	r2, [pc, #72]	@ (800069c <MX_USART2_UART_Init+0x50>)
 8000654:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000656:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000658:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800065c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800066a:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000670:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000672:	220c      	movs	r2, #12
 8000674:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000678:	2200      	movs	r2, #0
 800067a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 800067e:	2200      	movs	r2, #0
 8000680:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000682:	4805      	ldr	r0, [pc, #20]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000684:	f001 fb2a 	bl	8001cdc <HAL_UART_Init>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800068e:	f000 f875 	bl	800077c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000084 	.word	0x20000084
 800069c:	40004400 	.word	0x40004400

080006a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	@ 0x28
 80006a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	613b      	str	r3, [r7, #16]
 80006ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a2c      	ldr	r2, [pc, #176]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006c0:	f043 0304 	orr.w	r3, r3, #4
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	f003 0304 	and.w	r3, r3, #4
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	4b26      	ldr	r3, [pc, #152]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a25      	ldr	r2, [pc, #148]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b23      	ldr	r3, [pc, #140]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a1e      	ldr	r2, [pc, #120]	@ (8000770 <MX_GPIO_Init+0xd0>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <MX_GPIO_Init+0xd0>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a17      	ldr	r2, [pc, #92]	@ (8000770 <MX_GPIO_Init+0xd0>)
 8000714:	f043 0302 	orr.w	r3, r3, #2
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <MX_GPIO_Init+0xd0>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0302 	and.w	r3, r3, #2
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(My_Led_GPIO_Port, My_Led_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2120      	movs	r1, #32
 800072a:	4812      	ldr	r0, [pc, #72]	@ (8000774 <MX_GPIO_Init+0xd4>)
 800072c:	f000 fcba 	bl	80010a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000730:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000736:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800073a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	4619      	mov	r1, r3
 8000746:	480c      	ldr	r0, [pc, #48]	@ (8000778 <MX_GPIO_Init+0xd8>)
 8000748:	f000 fb18 	bl	8000d7c <HAL_GPIO_Init>

  /*Configure GPIO pin : My_Led_Pin */
  GPIO_InitStruct.Pin = My_Led_Pin;
 800074c:	2320      	movs	r3, #32
 800074e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000750:	2301      	movs	r3, #1
 8000752:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	2300      	movs	r3, #0
 800075a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(My_Led_GPIO_Port, &GPIO_InitStruct);
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	4619      	mov	r1, r3
 8000762:	4804      	ldr	r0, [pc, #16]	@ (8000774 <MX_GPIO_Init+0xd4>)
 8000764:	f000 fb0a 	bl	8000d7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000768:	bf00      	nop
 800076a:	3728      	adds	r7, #40	@ 0x28
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40023800 	.word	0x40023800
 8000774:	40020000 	.word	0x40020000
 8000778:	40020800 	.word	0x40020800

0800077c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000780:	b672      	cpsid	i
}
 8000782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1);
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <Error_Handler+0x8>

08000788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	4b10      	ldr	r3, [pc, #64]	@ (80007d4 <HAL_MspInit+0x4c>)
 8000794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000796:	4a0f      	ldr	r2, [pc, #60]	@ (80007d4 <HAL_MspInit+0x4c>)
 8000798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079c:	6453      	str	r3, [r2, #68]	@ 0x44
 800079e:	4b0d      	ldr	r3, [pc, #52]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b2:	4a08      	ldr	r2, [pc, #32]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80007c6:	2007      	movs	r0, #7
 80007c8:	f000 faa4 	bl	8000d14 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007cc:	bf00      	nop
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	40023800 	.word	0x40023800

080007d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	@ 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a19      	ldr	r2, [pc, #100]	@ (800085c <HAL_UART_MspInit+0x84>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d12b      	bne.n	8000852 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b18      	ldr	r3, [pc, #96]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000802:	4a17      	ldr	r2, [pc, #92]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000808:	6413      	str	r3, [r2, #64]	@ 0x40
 800080a:	4b15      	ldr	r3, [pc, #84]	@ (8000860 <HAL_UART_MspInit+0x88>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <HAL_UART_MspInit+0x88>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a10      	ldr	r2, [pc, #64]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000832:	230c      	movs	r3, #12
 8000834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083e:	2303      	movs	r3, #3
 8000840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000842:	2307      	movs	r3, #7
 8000844:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	4619      	mov	r1, r3
 800084c:	4805      	ldr	r0, [pc, #20]	@ (8000864 <HAL_UART_MspInit+0x8c>)
 800084e:	f000 fa95 	bl	8000d7c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000852:	bf00      	nop
 8000854:	3728      	adds	r7, #40	@ 0x28
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40004400 	.word	0x40004400
 8000860:	40023800 	.word	0x40023800
 8000864:	40020000 	.word	0x40020000

08000868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <NMI_Handler+0x4>

08000870 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <HardFault_Handler+0x4>

08000878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <MemManage_Handler+0x4>

08000880 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <BusFault_Handler+0x4>

08000888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <UsageFault_Handler+0x4>

08000890 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008be:	f000 f933 	bl	8000b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
 80008d6:	e00a      	b.n	80008ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008d8:	f3af 8000 	nop.w
 80008dc:	4601      	mov	r1, r0
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	60ba      	str	r2, [r7, #8]
 80008e4:	b2ca      	uxtb	r2, r1
 80008e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	3301      	adds	r3, #1
 80008ec:	617b      	str	r3, [r7, #20]
 80008ee:	697a      	ldr	r2, [r7, #20]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	dbf0      	blt.n	80008d8 <_read+0x12>
  }

  return len;
 80008f6:	687b      	ldr	r3, [r7, #4]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	e009      	b.n	8000926 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	1c5a      	adds	r2, r3, #1
 8000916:	60ba      	str	r2, [r7, #8]
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4618      	mov	r0, r3
 800091c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	3301      	adds	r3, #1
 8000924:	617b      	str	r3, [r7, #20]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	429a      	cmp	r2, r3
 800092c:	dbf1      	blt.n	8000912 <_write+0x12>
  }
  return len;
 800092e:	687b      	ldr	r3, [r7, #4]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3718      	adds	r7, #24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <_close>:

int _close(int file)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000944:	4618      	mov	r0, r3
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000960:	605a      	str	r2, [r3, #4]
  return 0;
 8000962:	2300      	movs	r3, #0
}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <_isatty>:

int _isatty(int file)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000978:	2301      	movs	r3, #1
}
 800097a:	4618      	mov	r0, r3
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000986:	b480      	push	{r7}
 8000988:	b085      	sub	sp, #20
 800098a:	af00      	add	r7, sp, #0
 800098c:	60f8      	str	r0, [r7, #12]
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000992:	2300      	movs	r3, #0
}
 8000994:	4618      	mov	r0, r3
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	@ (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	@ (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	@ (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f001 fe8e 	bl	80026f0 <__errno>
 80009d4:	4603      	mov	r3, r0
 80009d6:	220c      	movs	r2, #12
 80009d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009da:	f04f 33ff 	mov.w	r3, #4294967295
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a05      	ldr	r2, [pc, #20]	@ (8000a04 <_sbrk+0x64>)
 80009f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20020000 	.word	0x20020000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	200000cc 	.word	0x200000cc
 8000a08:	20000220 	.word	0x20000220

08000a0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <SystemInit+0x20>)
 8000a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a16:	4a05      	ldr	r2, [pc, #20]	@ (8000a2c <SystemInit+0x20>)
 8000a18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a34:	f7ff ffea 	bl	8000a0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a38:	480c      	ldr	r0, [pc, #48]	@ (8000a6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a3a:	490d      	ldr	r1, [pc, #52]	@ (8000a70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a40:	e002      	b.n	8000a48 <LoopCopyDataInit>

08000a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a46:	3304      	adds	r3, #4

08000a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a4c:	d3f9      	bcc.n	8000a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a50:	4c0a      	ldr	r4, [pc, #40]	@ (8000a7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a54:	e001      	b.n	8000a5a <LoopFillZerobss>

08000a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a58:	3204      	adds	r2, #4

08000a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a5c:	d3fb      	bcc.n	8000a56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a5e:	f001 fe4d 	bl	80026fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a62:	f7ff fd65 	bl	8000530 <main>
  bx  lr    
 8000a66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a70:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a74:	08002c20 	.word	0x08002c20
  ldr r2, =_sbss
 8000a78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a7c:	20000220 	.word	0x20000220

08000a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a80:	e7fe      	b.n	8000a80 <ADC_IRQHandler>
	...

08000a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <HAL_Init+0x40>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac4 <HAL_Init+0x40>)
 8000a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <HAL_Init+0x40>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac4 <HAL_Init+0x40>)
 8000a9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa0:	4b08      	ldr	r3, [pc, #32]	@ (8000ac4 <HAL_Init+0x40>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a07      	ldr	r2, [pc, #28]	@ (8000ac4 <HAL_Init+0x40>)
 8000aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f931 	bl	8000d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f000 f808 	bl	8000ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab8:	f7ff fe66 	bl	8000788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023c00 	.word	0x40023c00

08000ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <HAL_InitTick+0x54>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <HAL_InitTick+0x58>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f93b 	bl	8000d62 <HAL_SYSTICK_Config>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	e00e      	b.n	8000b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b0f      	cmp	r3, #15
 8000afa:	d80a      	bhi.n	8000b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afc:	2200      	movs	r2, #0
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f000 f911 	bl	8000d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4a06      	ldr	r2, [pc, #24]	@ (8000b24 <HAL_InitTick+0x5c>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e000      	b.n	8000b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000004 	.word	0x20000004

08000b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_IncTick+0x20>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_IncTick+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_IncTick+0x24>)
 8000b3a:	6013      	str	r3, [r2, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	200000d0 	.word	0x200000d0

08000b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <HAL_GetTick+0x14>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	200000d0 	.word	0x200000d0

08000b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b70:	f7ff ffee 	bl	8000b50 <HAL_GetTick>
 8000b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b80:	d005      	beq.n	8000b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <HAL_Delay+0x44>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	461a      	mov	r2, r3
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b8e:	bf00      	nop
 8000b90:	f7ff ffde 	bl	8000b50 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d8f7      	bhi.n	8000b90 <HAL_Delay+0x28>
  {
  }
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000008 	.word	0x20000008

08000bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be2:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	60d3      	str	r3, [r2, #12]
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bfc:	4b04      	ldr	r3, [pc, #16]	@ (8000c10 <__NVIC_GetPriorityGrouping+0x18>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	f003 0307 	and.w	r3, r3, #7
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	db0a      	blt.n	8000c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	490c      	ldr	r1, [pc, #48]	@ (8000c60 <__NVIC_SetPriority+0x4c>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	0112      	lsls	r2, r2, #4
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	440b      	add	r3, r1
 8000c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c3c:	e00a      	b.n	8000c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	4908      	ldr	r1, [pc, #32]	@ (8000c64 <__NVIC_SetPriority+0x50>)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	f003 030f 	and.w	r3, r3, #15
 8000c4a:	3b04      	subs	r3, #4
 8000c4c:	0112      	lsls	r2, r2, #4
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	440b      	add	r3, r1
 8000c52:	761a      	strb	r2, [r3, #24]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	e000e100 	.word	0xe000e100
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b089      	sub	sp, #36	@ 0x24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	f1c3 0307 	rsb	r3, r3, #7
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	bf28      	it	cs
 8000c86:	2304      	movcs	r3, #4
 8000c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d902      	bls.n	8000c98 <NVIC_EncodePriority+0x30>
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3b03      	subs	r3, #3
 8000c96:	e000      	b.n	8000c9a <NVIC_EncodePriority+0x32>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	401a      	ands	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43d9      	mvns	r1, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc0:	4313      	orrs	r3, r2
         );
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3724      	adds	r7, #36	@ 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
	...

08000cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ce0:	d301      	bcc.n	8000ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e00f      	b.n	8000d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <SysTick_Config+0x40>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3b01      	subs	r3, #1
 8000cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cee:	210f      	movs	r1, #15
 8000cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf4:	f7ff ff8e 	bl	8000c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf8:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <SysTick_Config+0x40>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfe:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <SysTick_Config+0x40>)
 8000d00:	2207      	movs	r2, #7
 8000d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	e000e010 	.word	0xe000e010

08000d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1c:	6878      	ldr	r0, [r7, #4]
 8000d1e:	f7ff ff47 	bl	8000bb0 <__NVIC_SetPriorityGrouping>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b086      	sub	sp, #24
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d3c:	f7ff ff5c 	bl	8000bf8 <__NVIC_GetPriorityGrouping>
 8000d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	68b9      	ldr	r1, [r7, #8]
 8000d46:	6978      	ldr	r0, [r7, #20]
 8000d48:	f7ff ff8e 	bl	8000c68 <NVIC_EncodePriority>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d52:	4611      	mov	r1, r2
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff5d 	bl	8000c14 <__NVIC_SetPriority>
}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff ffb0 	bl	8000cd0 <SysTick_Config>
 8000d70:	4603      	mov	r3, r0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b089      	sub	sp, #36	@ 0x24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	e165      	b.n	8001064 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dac:	693a      	ldr	r2, [r7, #16]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f040 8154 	bne.w	800105e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 0303 	and.w	r3, r3, #3
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d005      	beq.n	8000dce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d130      	bne.n	8000e30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	2203      	movs	r2, #3
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4013      	ands	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	68da      	ldr	r2, [r3, #12]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e04:	2201      	movs	r2, #1
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	091b      	lsrs	r3, r3, #4
 8000e1a:	f003 0201 	and.w	r2, r3, #1
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 0303 	and.w	r3, r3, #3
 8000e38:	2b03      	cmp	r3, #3
 8000e3a:	d017      	beq.n	8000e6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f003 0303 	and.w	r3, r3, #3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d123      	bne.n	8000ec0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	08da      	lsrs	r2, r3, #3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3208      	adds	r2, #8
 8000e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	f003 0307 	and.w	r3, r3, #7
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	220f      	movs	r2, #15
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	43db      	mvns	r3, r3
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	691a      	ldr	r2, [r3, #16]
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	08da      	lsrs	r2, r3, #3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	3208      	adds	r2, #8
 8000eba:	69b9      	ldr	r1, [r7, #24]
 8000ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	2203      	movs	r2, #3
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0203 	and.w	r2, r3, #3
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 80ae 	beq.w	800105e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	4b5d      	ldr	r3, [pc, #372]	@ (800107c <HAL_GPIO_Init+0x300>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	4a5c      	ldr	r2, [pc, #368]	@ (800107c <HAL_GPIO_Init+0x300>)
 8000f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f12:	4b5a      	ldr	r3, [pc, #360]	@ (800107c <HAL_GPIO_Init+0x300>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f1e:	4a58      	ldr	r2, [pc, #352]	@ (8001080 <HAL_GPIO_Init+0x304>)
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	089b      	lsrs	r3, r3, #2
 8000f24:	3302      	adds	r3, #2
 8000f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	220f      	movs	r2, #15
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a4f      	ldr	r2, [pc, #316]	@ (8001084 <HAL_GPIO_Init+0x308>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d025      	beq.n	8000f96 <HAL_GPIO_Init+0x21a>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001088 <HAL_GPIO_Init+0x30c>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d01f      	beq.n	8000f92 <HAL_GPIO_Init+0x216>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4d      	ldr	r2, [pc, #308]	@ (800108c <HAL_GPIO_Init+0x310>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d019      	beq.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4c      	ldr	r2, [pc, #304]	@ (8001090 <HAL_GPIO_Init+0x314>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d013      	beq.n	8000f8a <HAL_GPIO_Init+0x20e>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4b      	ldr	r2, [pc, #300]	@ (8001094 <HAL_GPIO_Init+0x318>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d00d      	beq.n	8000f86 <HAL_GPIO_Init+0x20a>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8001098 <HAL_GPIO_Init+0x31c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d007      	beq.n	8000f82 <HAL_GPIO_Init+0x206>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a49      	ldr	r2, [pc, #292]	@ (800109c <HAL_GPIO_Init+0x320>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d101      	bne.n	8000f7e <HAL_GPIO_Init+0x202>
 8000f7a:	2306      	movs	r3, #6
 8000f7c:	e00c      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f7e:	2307      	movs	r3, #7
 8000f80:	e00a      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f82:	2305      	movs	r3, #5
 8000f84:	e008      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f86:	2304      	movs	r3, #4
 8000f88:	e006      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e004      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f8e:	2302      	movs	r3, #2
 8000f90:	e002      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f92:	2301      	movs	r3, #1
 8000f94:	e000      	b.n	8000f98 <HAL_GPIO_Init+0x21c>
 8000f96:	2300      	movs	r3, #0
 8000f98:	69fa      	ldr	r2, [r7, #28]
 8000f9a:	f002 0203 	and.w	r2, r2, #3
 8000f9e:	0092      	lsls	r2, r2, #2
 8000fa0:	4093      	lsls	r3, r2
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fa8:	4935      	ldr	r1, [pc, #212]	@ (8001080 <HAL_GPIO_Init+0x304>)
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	089b      	lsrs	r3, r3, #2
 8000fae:	3302      	adds	r3, #2
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fb6:	4b3a      	ldr	r3, [pc, #232]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fda:	4a31      	ldr	r2, [pc, #196]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe0:	4b2f      	ldr	r3, [pc, #188]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001004:	4a26      	ldr	r2, [pc, #152]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800100a:	4b25      	ldr	r3, [pc, #148]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	43db      	mvns	r3, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4013      	ands	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800102e:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001034:	4b1a      	ldr	r3, [pc, #104]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001058:	4a11      	ldr	r2, [pc, #68]	@ (80010a0 <HAL_GPIO_Init+0x324>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3301      	adds	r3, #1
 8001062:	61fb      	str	r3, [r7, #28]
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	2b0f      	cmp	r3, #15
 8001068:	f67f ae96 	bls.w	8000d98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3724      	adds	r7, #36	@ 0x24
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800
 8001080:	40013800 	.word	0x40013800
 8001084:	40020000 	.word	0x40020000
 8001088:	40020400 	.word	0x40020400
 800108c:	40020800 	.word	0x40020800
 8001090:	40020c00 	.word	0x40020c00
 8001094:	40021000 	.word	0x40021000
 8001098:	40021400 	.word	0x40021400
 800109c:	40021800 	.word	0x40021800
 80010a0:	40013c00 	.word	0x40013c00

080010a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
 80010b0:	4613      	mov	r3, r2
 80010b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ba:	887a      	ldrh	r2, [r7, #2]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010c0:	e003      	b.n	80010ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010c2:	887b      	ldrh	r3, [r7, #2]
 80010c4:	041a      	lsls	r2, r3, #16
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	619a      	str	r2, [r3, #24]
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b085      	sub	sp, #20
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
 80010de:	460b      	mov	r3, r1
 80010e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e8:	887a      	ldrh	r2, [r7, #2]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4013      	ands	r3, r2
 80010ee:	041a      	lsls	r2, r3, #16
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	43d9      	mvns	r1, r3
 80010f4:	887b      	ldrh	r3, [r7, #2]
 80010f6:	400b      	ands	r3, r1
 80010f8:	431a      	orrs	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	619a      	str	r2, [r3, #24]
}
 80010fe:	bf00      	nop
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d101      	bne.n	8001120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e0cc      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001120:	4b68      	ldr	r3, [pc, #416]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 030f 	and.w	r3, r3, #15
 8001128:	683a      	ldr	r2, [r7, #0]
 800112a:	429a      	cmp	r2, r3
 800112c:	d90c      	bls.n	8001148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800112e:	4b65      	ldr	r3, [pc, #404]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001130:	683a      	ldr	r2, [r7, #0]
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001136:	4b63      	ldr	r3, [pc, #396]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d001      	beq.n	8001148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0b8      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d020      	beq.n	8001196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	d005      	beq.n	800116c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001160:	4b59      	ldr	r3, [pc, #356]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	4a58      	ldr	r2, [pc, #352]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001166:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800116a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	4a52      	ldr	r2, [pc, #328]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800117e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	494d      	ldr	r1, [pc, #308]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001192:	4313      	orrs	r3, r2
 8001194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d044      	beq.n	800122c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d107      	bne.n	80011ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	4b47      	ldr	r3, [pc, #284]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d119      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e07f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d003      	beq.n	80011ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d107      	bne.n	80011da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ca:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d109      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e06f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011da:	4b3b      	ldr	r3, [pc, #236]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d101      	bne.n	80011ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e067      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ea:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f023 0203 	bic.w	r2, r3, #3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	4934      	ldr	r1, [pc, #208]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011fc:	f7ff fca8 	bl	8000b50 <HAL_GetTick>
 8001200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001202:	e00a      	b.n	800121a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001204:	f7ff fca4 	bl	8000b50 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001212:	4293      	cmp	r3, r2
 8001214:	d901      	bls.n	800121a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e04f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800121a:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f003 020c 	and.w	r2, r3, #12
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	429a      	cmp	r2, r3
 800122a:	d1eb      	bne.n	8001204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800122c:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d20c      	bcs.n	8001254 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 800123c:	683a      	ldr	r2, [r7, #0]
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001242:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d001      	beq.n	8001254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e032      	b.n	80012ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0304 	and.w	r3, r3, #4
 800125c:	2b00      	cmp	r3, #0
 800125e:	d008      	beq.n	8001272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001260:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4916      	ldr	r1, [pc, #88]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	4313      	orrs	r3, r2
 8001270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	2b00      	cmp	r3, #0
 800127c:	d009      	beq.n	8001292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	490e      	ldr	r1, [pc, #56]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	4313      	orrs	r3, r2
 8001290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001292:	f000 f855 	bl	8001340 <HAL_RCC_GetSysClockFreq>
 8001296:	4602      	mov	r2, r0
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	490a      	ldr	r1, [pc, #40]	@ (80012cc <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	5ccb      	ldrb	r3, [r1, r3]
 80012a6:	fa22 f303 	lsr.w	r3, r2, r3
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fc08 	bl	8000ac8 <HAL_InitTick>

  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023c00 	.word	0x40023c00
 80012c8:	40023800 	.word	0x40023800
 80012cc:	08002bf8 	.word	0x08002bf8
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000004 	.word	0x20000004

080012d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_RCC_GetHCLKFreq+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000000 	.word	0x20000000

080012f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012f4:	f7ff fff0 	bl	80012d8 <HAL_RCC_GetHCLKFreq>
 80012f8:	4602      	mov	r2, r0
 80012fa:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	0a9b      	lsrs	r3, r3, #10
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	4903      	ldr	r1, [pc, #12]	@ (8001314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001306:	5ccb      	ldrb	r3, [r1, r3]
 8001308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800130c:	4618      	mov	r0, r3
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800
 8001314:	08002c08 	.word	0x08002c08

08001318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800131c:	f7ff ffdc 	bl	80012d8 <HAL_RCC_GetHCLKFreq>
 8001320:	4602      	mov	r2, r0
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	0b5b      	lsrs	r3, r3, #13
 8001328:	f003 0307 	and.w	r3, r3, #7
 800132c:	4903      	ldr	r1, [pc, #12]	@ (800133c <HAL_RCC_GetPCLK2Freq+0x24>)
 800132e:	5ccb      	ldrb	r3, [r1, r3]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	08002c08 	.word	0x08002c08

08001340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001344:	b0ae      	sub	sp, #184	@ 0xb8
 8001346:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800134e:	2300      	movs	r3, #0
 8001350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001354:	2300      	movs	r3, #0
 8001356:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001366:	4bcb      	ldr	r3, [pc, #812]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b0c      	cmp	r3, #12
 8001370:	f200 8206 	bhi.w	8001780 <HAL_RCC_GetSysClockFreq+0x440>
 8001374:	a201      	add	r2, pc, #4	@ (adr r2, 800137c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137a:	bf00      	nop
 800137c:	080013b1 	.word	0x080013b1
 8001380:	08001781 	.word	0x08001781
 8001384:	08001781 	.word	0x08001781
 8001388:	08001781 	.word	0x08001781
 800138c:	080013b9 	.word	0x080013b9
 8001390:	08001781 	.word	0x08001781
 8001394:	08001781 	.word	0x08001781
 8001398:	08001781 	.word	0x08001781
 800139c:	080013c1 	.word	0x080013c1
 80013a0:	08001781 	.word	0x08001781
 80013a4:	08001781 	.word	0x08001781
 80013a8:	08001781 	.word	0x08001781
 80013ac:	080015b1 	.word	0x080015b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013b0:	4bb9      	ldr	r3, [pc, #740]	@ (8001698 <HAL_RCC_GetSysClockFreq+0x358>)
 80013b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013b6:	e1e7      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013b8:	4bb8      	ldr	r3, [pc, #736]	@ (800169c <HAL_RCC_GetSysClockFreq+0x35c>)
 80013ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013be:	e1e3      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013c0:	4bb4      	ldr	r3, [pc, #720]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013cc:	4bb1      	ldr	r3, [pc, #708]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d071      	beq.n	80014bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013d8:	4bae      	ldr	r3, [pc, #696]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	099b      	lsrs	r3, r3, #6
 80013de:	2200      	movs	r2, #0
 80013e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80013fe:	4622      	mov	r2, r4
 8001400:	462b      	mov	r3, r5
 8001402:	f04f 0000 	mov.w	r0, #0
 8001406:	f04f 0100 	mov.w	r1, #0
 800140a:	0159      	lsls	r1, r3, #5
 800140c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001410:	0150      	lsls	r0, r2, #5
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4621      	mov	r1, r4
 8001418:	1a51      	subs	r1, r2, r1
 800141a:	6439      	str	r1, [r7, #64]	@ 0x40
 800141c:	4629      	mov	r1, r5
 800141e:	eb63 0301 	sbc.w	r3, r3, r1
 8001422:	647b      	str	r3, [r7, #68]	@ 0x44
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001430:	4649      	mov	r1, r9
 8001432:	018b      	lsls	r3, r1, #6
 8001434:	4641      	mov	r1, r8
 8001436:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800143a:	4641      	mov	r1, r8
 800143c:	018a      	lsls	r2, r1, #6
 800143e:	4641      	mov	r1, r8
 8001440:	1a51      	subs	r1, r2, r1
 8001442:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001444:	4649      	mov	r1, r9
 8001446:	eb63 0301 	sbc.w	r3, r3, r1
 800144a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001458:	4649      	mov	r1, r9
 800145a:	00cb      	lsls	r3, r1, #3
 800145c:	4641      	mov	r1, r8
 800145e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001462:	4641      	mov	r1, r8
 8001464:	00ca      	lsls	r2, r1, #3
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	4603      	mov	r3, r0
 800146c:	4622      	mov	r2, r4
 800146e:	189b      	adds	r3, r3, r2
 8001470:	633b      	str	r3, [r7, #48]	@ 0x30
 8001472:	462b      	mov	r3, r5
 8001474:	460a      	mov	r2, r1
 8001476:	eb42 0303 	adc.w	r3, r2, r3
 800147a:	637b      	str	r3, [r7, #52]	@ 0x34
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001488:	4629      	mov	r1, r5
 800148a:	024b      	lsls	r3, r1, #9
 800148c:	4621      	mov	r1, r4
 800148e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001492:	4621      	mov	r1, r4
 8001494:	024a      	lsls	r2, r1, #9
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800149e:	2200      	movs	r2, #0
 80014a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014ac:	f7fe feaa 	bl	8000204 <__aeabi_uldivmod>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4613      	mov	r3, r2
 80014b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014ba:	e067      	b.n	800158c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014bc:	4b75      	ldr	r3, [pc, #468]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	099b      	lsrs	r3, r3, #6
 80014c2:	2200      	movs	r2, #0
 80014c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014d6:	2300      	movs	r3, #0
 80014d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014de:	4622      	mov	r2, r4
 80014e0:	462b      	mov	r3, r5
 80014e2:	f04f 0000 	mov.w	r0, #0
 80014e6:	f04f 0100 	mov.w	r1, #0
 80014ea:	0159      	lsls	r1, r3, #5
 80014ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014f0:	0150      	lsls	r0, r2, #5
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4621      	mov	r1, r4
 80014f8:	1a51      	subs	r1, r2, r1
 80014fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80014fc:	4629      	mov	r1, r5
 80014fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001510:	4649      	mov	r1, r9
 8001512:	018b      	lsls	r3, r1, #6
 8001514:	4641      	mov	r1, r8
 8001516:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800151a:	4641      	mov	r1, r8
 800151c:	018a      	lsls	r2, r1, #6
 800151e:	4641      	mov	r1, r8
 8001520:	ebb2 0a01 	subs.w	sl, r2, r1
 8001524:	4649      	mov	r1, r9
 8001526:	eb63 0b01 	sbc.w	fp, r3, r1
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001536:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800153a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800153e:	4692      	mov	sl, r2
 8001540:	469b      	mov	fp, r3
 8001542:	4623      	mov	r3, r4
 8001544:	eb1a 0303 	adds.w	r3, sl, r3
 8001548:	623b      	str	r3, [r7, #32]
 800154a:	462b      	mov	r3, r5
 800154c:	eb4b 0303 	adc.w	r3, fp, r3
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	f04f 0300 	mov.w	r3, #0
 800155a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800155e:	4629      	mov	r1, r5
 8001560:	028b      	lsls	r3, r1, #10
 8001562:	4621      	mov	r1, r4
 8001564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001568:	4621      	mov	r1, r4
 800156a:	028a      	lsls	r2, r1, #10
 800156c:	4610      	mov	r0, r2
 800156e:	4619      	mov	r1, r3
 8001570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001574:	2200      	movs	r2, #0
 8001576:	673b      	str	r3, [r7, #112]	@ 0x70
 8001578:	677a      	str	r2, [r7, #116]	@ 0x74
 800157a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800157e:	f7fe fe41 	bl	8000204 <__aeabi_uldivmod>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4613      	mov	r3, r2
 8001588:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800158c:	4b41      	ldr	r3, [pc, #260]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	0c1b      	lsrs	r3, r3, #16
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	3301      	adds	r3, #1
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800159e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015ae:	e0eb      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b0:	4b38      	ldr	r3, [pc, #224]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015bc:	4b35      	ldr	r3, [pc, #212]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d06b      	beq.n	80016a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c8:	4b32      	ldr	r3, [pc, #200]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	099b      	lsrs	r3, r3, #6
 80015ce:	2200      	movs	r2, #0
 80015d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80015d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015da:	663b      	str	r3, [r7, #96]	@ 0x60
 80015dc:	2300      	movs	r3, #0
 80015de:	667b      	str	r3, [r7, #100]	@ 0x64
 80015e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015e4:	4622      	mov	r2, r4
 80015e6:	462b      	mov	r3, r5
 80015e8:	f04f 0000 	mov.w	r0, #0
 80015ec:	f04f 0100 	mov.w	r1, #0
 80015f0:	0159      	lsls	r1, r3, #5
 80015f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015f6:	0150      	lsls	r0, r2, #5
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4621      	mov	r1, r4
 80015fe:	1a51      	subs	r1, r2, r1
 8001600:	61b9      	str	r1, [r7, #24]
 8001602:	4629      	mov	r1, r5
 8001604:	eb63 0301 	sbc.w	r3, r3, r1
 8001608:	61fb      	str	r3, [r7, #28]
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	f04f 0300 	mov.w	r3, #0
 8001612:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001616:	4659      	mov	r1, fp
 8001618:	018b      	lsls	r3, r1, #6
 800161a:	4651      	mov	r1, sl
 800161c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001620:	4651      	mov	r1, sl
 8001622:	018a      	lsls	r2, r1, #6
 8001624:	4651      	mov	r1, sl
 8001626:	ebb2 0801 	subs.w	r8, r2, r1
 800162a:	4659      	mov	r1, fp
 800162c:	eb63 0901 	sbc.w	r9, r3, r1
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	f04f 0300 	mov.w	r3, #0
 8001638:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800163c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001640:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001644:	4690      	mov	r8, r2
 8001646:	4699      	mov	r9, r3
 8001648:	4623      	mov	r3, r4
 800164a:	eb18 0303 	adds.w	r3, r8, r3
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	462b      	mov	r3, r5
 8001652:	eb49 0303 	adc.w	r3, r9, r3
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001664:	4629      	mov	r1, r5
 8001666:	024b      	lsls	r3, r1, #9
 8001668:	4621      	mov	r1, r4
 800166a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800166e:	4621      	mov	r1, r4
 8001670:	024a      	lsls	r2, r1, #9
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800167a:	2200      	movs	r2, #0
 800167c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800167e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001680:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001684:	f7fe fdbe 	bl	8000204 <__aeabi_uldivmod>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4613      	mov	r3, r2
 800168e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001692:	e065      	b.n	8001760 <HAL_RCC_GetSysClockFreq+0x420>
 8001694:	40023800 	.word	0x40023800
 8001698:	00f42400 	.word	0x00f42400
 800169c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001798 <HAL_RCC_GetSysClockFreq+0x458>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	099b      	lsrs	r3, r3, #6
 80016a6:	2200      	movs	r2, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	4611      	mov	r1, r2
 80016ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80016b2:	2300      	movs	r3, #0
 80016b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80016b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016ba:	4642      	mov	r2, r8
 80016bc:	464b      	mov	r3, r9
 80016be:	f04f 0000 	mov.w	r0, #0
 80016c2:	f04f 0100 	mov.w	r1, #0
 80016c6:	0159      	lsls	r1, r3, #5
 80016c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016cc:	0150      	lsls	r0, r2, #5
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4641      	mov	r1, r8
 80016d4:	1a51      	subs	r1, r2, r1
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	4649      	mov	r1, r9
 80016da:	eb63 0301 	sbc.w	r3, r3, r1
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016ec:	4659      	mov	r1, fp
 80016ee:	018b      	lsls	r3, r1, #6
 80016f0:	4651      	mov	r1, sl
 80016f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f6:	4651      	mov	r1, sl
 80016f8:	018a      	lsls	r2, r1, #6
 80016fa:	4651      	mov	r1, sl
 80016fc:	1a54      	subs	r4, r2, r1
 80016fe:	4659      	mov	r1, fp
 8001700:	eb63 0501 	sbc.w	r5, r3, r1
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	00eb      	lsls	r3, r5, #3
 800170e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001712:	00e2      	lsls	r2, r4, #3
 8001714:	4614      	mov	r4, r2
 8001716:	461d      	mov	r5, r3
 8001718:	4643      	mov	r3, r8
 800171a:	18e3      	adds	r3, r4, r3
 800171c:	603b      	str	r3, [r7, #0]
 800171e:	464b      	mov	r3, r9
 8001720:	eb45 0303 	adc.w	r3, r5, r3
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001732:	4629      	mov	r1, r5
 8001734:	028b      	lsls	r3, r1, #10
 8001736:	4621      	mov	r1, r4
 8001738:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800173c:	4621      	mov	r1, r4
 800173e:	028a      	lsls	r2, r1, #10
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001748:	2200      	movs	r2, #0
 800174a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800174c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800174e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001752:	f7fe fd57 	bl	8000204 <__aeabi_uldivmod>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4613      	mov	r3, r2
 800175c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001760:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <HAL_RCC_GetSysClockFreq+0x458>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	0f1b      	lsrs	r3, r3, #28
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800176e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001772:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001776:	fbb2 f3f3 	udiv	r3, r2, r3
 800177a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800177e:	e003      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001782:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001786:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001788:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800178c:	4618      	mov	r0, r3
 800178e:	37b8      	adds	r7, #184	@ 0xb8
 8001790:	46bd      	mov	sp, r7
 8001792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	00f42400 	.word	0x00f42400

080017a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e28d      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f000 8083 	beq.w	80018c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017c0:	4b94      	ldr	r3, [pc, #592]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 030c 	and.w	r3, r3, #12
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d019      	beq.n	8001800 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017cc:	4b91      	ldr	r3, [pc, #580]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d106      	bne.n	80017e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017d8:	4b8e      	ldr	r3, [pc, #568]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017e4:	d00c      	beq.n	8001800 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017ee:	2b0c      	cmp	r3, #12
 80017f0:	d112      	bne.n	8001818 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f2:	4b88      	ldr	r3, [pc, #544]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017fe:	d10b      	bne.n	8001818 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001800:	4b84      	ldr	r3, [pc, #528]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d05b      	beq.n	80018c4 <HAL_RCC_OscConfig+0x124>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d157      	bne.n	80018c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e25a      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001820:	d106      	bne.n	8001830 <HAL_RCC_OscConfig+0x90>
 8001822:	4b7c      	ldr	r3, [pc, #496]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a7b      	ldr	r2, [pc, #492]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e01d      	b.n	800186c <HAL_RCC_OscConfig+0xcc>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001838:	d10c      	bne.n	8001854 <HAL_RCC_OscConfig+0xb4>
 800183a:	4b76      	ldr	r3, [pc, #472]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a75      	ldr	r2, [pc, #468]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001840:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	4b73      	ldr	r3, [pc, #460]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a72      	ldr	r2, [pc, #456]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 800184c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	e00b      	b.n	800186c <HAL_RCC_OscConfig+0xcc>
 8001854:	4b6f      	ldr	r3, [pc, #444]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a6e      	ldr	r2, [pc, #440]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 800185a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b6c      	ldr	r3, [pc, #432]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a6b      	ldr	r2, [pc, #428]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001866:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800186a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d013      	beq.n	800189c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001874:	f7ff f96c 	bl	8000b50 <HAL_GetTick>
 8001878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800187c:	f7ff f968 	bl	8000b50 <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	@ 0x64
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e21f      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188e:	4b61      	ldr	r3, [pc, #388]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0f0      	beq.n	800187c <HAL_RCC_OscConfig+0xdc>
 800189a:	e014      	b.n	80018c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189c:	f7ff f958 	bl	8000b50 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a4:	f7ff f954 	bl	8000b50 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b64      	cmp	r3, #100	@ 0x64
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e20b      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b6:	4b57      	ldr	r3, [pc, #348]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f0      	bne.n	80018a4 <HAL_RCC_OscConfig+0x104>
 80018c2:	e000      	b.n	80018c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d06f      	beq.n	80019b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018d2:	4b50      	ldr	r3, [pc, #320]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d017      	beq.n	800190e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018de:	4b4d      	ldr	r3, [pc, #308]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80018e6:	2b08      	cmp	r3, #8
 80018e8:	d105      	bne.n	80018f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018f6:	4b47      	ldr	r3, [pc, #284]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018fe:	2b0c      	cmp	r3, #12
 8001900:	d11c      	bne.n	800193c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001902:	4b44      	ldr	r3, [pc, #272]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190e:	4b41      	ldr	r3, [pc, #260]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x186>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e1d3      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	4b3b      	ldr	r3, [pc, #236]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4937      	ldr	r1, [pc, #220]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001936:	4313      	orrs	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	e03a      	b.n	80019b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001944:	4b34      	ldr	r3, [pc, #208]	@ (8001a18 <HAL_RCC_OscConfig+0x278>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194a:	f7ff f901 	bl	8000b50 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff f8fd 	bl	8000b50 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e1b4      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001970:	4b28      	ldr	r3, [pc, #160]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4925      	ldr	r1, [pc, #148]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]
 8001984:	e015      	b.n	80019b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <HAL_RCC_OscConfig+0x278>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198c:	f7ff f8e0 	bl	8000b50 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff f8dc 	bl	8000b50 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e193      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f0      	bne.n	8001994 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d036      	beq.n	8001a2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d016      	beq.n	80019f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c6:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <HAL_RCC_OscConfig+0x27c>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019cc:	f7ff f8c0 	bl	8000b50 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7ff f8bc 	bl	8000b50 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e173      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <HAL_RCC_OscConfig+0x274>)
 80019e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x234>
 80019f2:	e01b      	b.n	8001a2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <HAL_RCC_OscConfig+0x27c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fa:	f7ff f8a9 	bl	8000b50 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a00:	e00e      	b.n	8001a20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff f8a5 	bl	8000b50 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d907      	bls.n	8001a20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e15c      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
 8001a14:	40023800 	.word	0x40023800
 8001a18:	42470000 	.word	0x42470000
 8001a1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a20:	4b8a      	ldr	r3, [pc, #552]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1ea      	bne.n	8001a02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f000 8097 	beq.w	8001b68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a3e:	4b83      	ldr	r3, [pc, #524]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10f      	bne.n	8001a6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	4a7e      	ldr	r2, [pc, #504]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a66:	2301      	movs	r3, #1
 8001a68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6a:	4b79      	ldr	r3, [pc, #484]	@ (8001c50 <HAL_RCC_OscConfig+0x4b0>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d118      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a76:	4b76      	ldr	r3, [pc, #472]	@ (8001c50 <HAL_RCC_OscConfig+0x4b0>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a75      	ldr	r2, [pc, #468]	@ (8001c50 <HAL_RCC_OscConfig+0x4b0>)
 8001a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a82:	f7ff f865 	bl	8000b50 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a8a:	f7ff f861 	bl	8000b50 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e118      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c50 <HAL_RCC_OscConfig+0x4b0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d0f0      	beq.n	8001a8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d106      	bne.n	8001abe <HAL_RCC_OscConfig+0x31e>
 8001ab0:	4b66      	ldr	r3, [pc, #408]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab4:	4a65      	ldr	r2, [pc, #404]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001abc:	e01c      	b.n	8001af8 <HAL_RCC_OscConfig+0x358>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	2b05      	cmp	r3, #5
 8001ac4:	d10c      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x340>
 8001ac6:	4b61      	ldr	r3, [pc, #388]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aca:	4a60      	ldr	r2, [pc, #384]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001acc:	f043 0304 	orr.w	r3, r3, #4
 8001ad0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ad2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ad6:	4a5d      	ldr	r2, [pc, #372]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ade:	e00b      	b.n	8001af8 <HAL_RCC_OscConfig+0x358>
 8001ae0:	4b5a      	ldr	r3, [pc, #360]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae4:	4a59      	ldr	r2, [pc, #356]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ae6:	f023 0301 	bic.w	r3, r3, #1
 8001aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aec:	4b57      	ldr	r3, [pc, #348]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af0:	4a56      	ldr	r2, [pc, #344]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	f023 0304 	bic.w	r3, r3, #4
 8001af6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d015      	beq.n	8001b2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b00:	f7ff f826 	bl	8000b50 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b08:	f7ff f822 	bl	8000b50 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e0d7      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0ee      	beq.n	8001b08 <HAL_RCC_OscConfig+0x368>
 8001b2a:	e014      	b.n	8001b56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b2c:	f7ff f810 	bl	8000b50 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b32:	e00a      	b.n	8001b4a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b34:	f7ff f80c 	bl	8000b50 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e0c1      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b4a:	4b40      	ldr	r3, [pc, #256]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1ee      	bne.n	8001b34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b56:	7dfb      	ldrb	r3, [r7, #23]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d105      	bne.n	8001b68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	4a3a      	ldr	r2, [pc, #232]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 80ad 	beq.w	8001ccc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b72:	4b36      	ldr	r3, [pc, #216]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d060      	beq.n	8001c40 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d145      	bne.n	8001c12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b86:	4b33      	ldr	r3, [pc, #204]	@ (8001c54 <HAL_RCC_OscConfig+0x4b4>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7fe ffe0 	bl	8000b50 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b94:	f7fe ffdc 	bl	8000b50 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e093      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba6:	4b29      	ldr	r3, [pc, #164]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69da      	ldr	r2, [r3, #28]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc0:	019b      	lsls	r3, r3, #6
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc8:	085b      	lsrs	r3, r3, #1
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	041b      	lsls	r3, r3, #16
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd4:	061b      	lsls	r3, r3, #24
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bdc:	071b      	lsls	r3, r3, #28
 8001bde:	491b      	ldr	r1, [pc, #108]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001be4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <HAL_RCC_OscConfig+0x4b4>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7fe ffb1 	bl	8000b50 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf2:	f7fe ffad 	bl	8000b50 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e064      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c04:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d0f0      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x452>
 8001c10:	e05c      	b.n	8001ccc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c12:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <HAL_RCC_OscConfig+0x4b4>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c18:	f7fe ff9a 	bl	8000b50 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c20:	f7fe ff96 	bl	8000b50 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e04d      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c32:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <HAL_RCC_OscConfig+0x4ac>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0x480>
 8001c3e:	e045      	b.n	8001ccc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d107      	bne.n	8001c58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e040      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40007000 	.word	0x40007000
 8001c54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <HAL_RCC_OscConfig+0x538>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d030      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d129      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d122      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c88:	4013      	ands	r3, r2
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d119      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c9e:	085b      	lsrs	r3, r3, #1
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d10f      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d107      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d001      	beq.n	8001ccc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e000      	b.n	8001cce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800

08001cdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e042      	b.n	8001d74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d106      	bne.n	8001d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7fe fd68 	bl	80007d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2224      	movs	r2, #36	@ 0x24
 8001d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f82b 	bl	8001d7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	691a      	ldr	r2, [r3, #16]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001d34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	695a      	ldr	r2, [r3, #20]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001d44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2220      	movs	r2, #32
 8001d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2220      	movs	r2, #32
 8001d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d80:	b0c0      	sub	sp, #256	@ 0x100
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d98:	68d9      	ldr	r1, [r3, #12]
 8001d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	ea40 0301 	orr.w	r3, r0, r1
 8001da4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	431a      	orrs	r2, r3
 8001db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001dd4:	f021 010c 	bic.w	r1, r1, #12
 8001dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001de2:	430b      	orrs	r3, r1
 8001de4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001df6:	6999      	ldr	r1, [r3, #24]
 8001df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	ea40 0301 	orr.w	r3, r0, r1
 8001e02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b8f      	ldr	r3, [pc, #572]	@ (8002048 <UART_SetConfig+0x2cc>)
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d005      	beq.n	8001e1c <UART_SetConfig+0xa0>
 8001e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	4b8d      	ldr	r3, [pc, #564]	@ (800204c <UART_SetConfig+0x2d0>)
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d104      	bne.n	8001e26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e1c:	f7ff fa7c 	bl	8001318 <HAL_RCC_GetPCLK2Freq>
 8001e20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001e24:	e003      	b.n	8001e2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e26:	f7ff fa63 	bl	80012f0 <HAL_RCC_GetPCLK1Freq>
 8001e2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e38:	f040 810c 	bne.w	8002054 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e40:	2200      	movs	r2, #0
 8001e42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001e46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001e4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e4e:	4622      	mov	r2, r4
 8001e50:	462b      	mov	r3, r5
 8001e52:	1891      	adds	r1, r2, r2
 8001e54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001e56:	415b      	adcs	r3, r3
 8001e58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e5e:	4621      	mov	r1, r4
 8001e60:	eb12 0801 	adds.w	r8, r2, r1
 8001e64:	4629      	mov	r1, r5
 8001e66:	eb43 0901 	adc.w	r9, r3, r1
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	f04f 0300 	mov.w	r3, #0
 8001e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e7e:	4690      	mov	r8, r2
 8001e80:	4699      	mov	r9, r3
 8001e82:	4623      	mov	r3, r4
 8001e84:	eb18 0303 	adds.w	r3, r8, r3
 8001e88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001e8c:	462b      	mov	r3, r5
 8001e8e:	eb49 0303 	adc.w	r3, r9, r3
 8001e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001ea2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ea6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001eaa:	460b      	mov	r3, r1
 8001eac:	18db      	adds	r3, r3, r3
 8001eae:	653b      	str	r3, [r7, #80]	@ 0x50
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	eb42 0303 	adc.w	r3, r2, r3
 8001eb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8001eb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001ebc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001ec0:	f7fe f9a0 	bl	8000204 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4b61      	ldr	r3, [pc, #388]	@ (8002050 <UART_SetConfig+0x2d4>)
 8001eca:	fba3 2302 	umull	r2, r3, r3, r2
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	011c      	lsls	r4, r3, #4
 8001ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001edc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001ee0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001ee4:	4642      	mov	r2, r8
 8001ee6:	464b      	mov	r3, r9
 8001ee8:	1891      	adds	r1, r2, r2
 8001eea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001eec:	415b      	adcs	r3, r3
 8001eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ef0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	eb12 0a01 	adds.w	sl, r2, r1
 8001efa:	4649      	mov	r1, r9
 8001efc:	eb43 0b01 	adc.w	fp, r3, r1
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001f0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001f10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f14:	4692      	mov	sl, r2
 8001f16:	469b      	mov	fp, r3
 8001f18:	4643      	mov	r3, r8
 8001f1a:	eb1a 0303 	adds.w	r3, sl, r3
 8001f1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001f22:	464b      	mov	r3, r9
 8001f24:	eb4b 0303 	adc.w	r3, fp, r3
 8001f28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001f38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001f3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001f40:	460b      	mov	r3, r1
 8001f42:	18db      	adds	r3, r3, r3
 8001f44:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f46:	4613      	mov	r3, r2
 8001f48:	eb42 0303 	adc.w	r3, r2, r3
 8001f4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001f56:	f7fe f955 	bl	8000204 <__aeabi_uldivmod>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4611      	mov	r1, r2
 8001f60:	4b3b      	ldr	r3, [pc, #236]	@ (8002050 <UART_SetConfig+0x2d4>)
 8001f62:	fba3 2301 	umull	r2, r3, r3, r1
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	2264      	movs	r2, #100	@ 0x64
 8001f6a:	fb02 f303 	mul.w	r3, r2, r3
 8001f6e:	1acb      	subs	r3, r1, r3
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001f76:	4b36      	ldr	r3, [pc, #216]	@ (8002050 <UART_SetConfig+0x2d4>)
 8001f78:	fba3 2302 	umull	r2, r3, r3, r2
 8001f7c:	095b      	lsrs	r3, r3, #5
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001f84:	441c      	add	r4, r3
 8001f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001f94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001f98:	4642      	mov	r2, r8
 8001f9a:	464b      	mov	r3, r9
 8001f9c:	1891      	adds	r1, r2, r2
 8001f9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001fa0:	415b      	adcs	r3, r3
 8001fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001fa8:	4641      	mov	r1, r8
 8001faa:	1851      	adds	r1, r2, r1
 8001fac:	6339      	str	r1, [r7, #48]	@ 0x30
 8001fae:	4649      	mov	r1, r9
 8001fb0:	414b      	adcs	r3, r1
 8001fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001fc0:	4659      	mov	r1, fp
 8001fc2:	00cb      	lsls	r3, r1, #3
 8001fc4:	4651      	mov	r1, sl
 8001fc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001fca:	4651      	mov	r1, sl
 8001fcc:	00ca      	lsls	r2, r1, #3
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	4642      	mov	r2, r8
 8001fd6:	189b      	adds	r3, r3, r2
 8001fd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001fdc:	464b      	mov	r3, r9
 8001fde:	460a      	mov	r2, r1
 8001fe0:	eb42 0303 	adc.w	r3, r2, r3
 8001fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001ff4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001ff8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	18db      	adds	r3, r3, r3
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002002:	4613      	mov	r3, r2
 8002004:	eb42 0303 	adc.w	r3, r2, r3
 8002008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800200a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800200e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002012:	f7fe f8f7 	bl	8000204 <__aeabi_uldivmod>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <UART_SetConfig+0x2d4>)
 800201c:	fba3 1302 	umull	r1, r3, r3, r2
 8002020:	095b      	lsrs	r3, r3, #5
 8002022:	2164      	movs	r1, #100	@ 0x64
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	3332      	adds	r3, #50	@ 0x32
 800202e:	4a08      	ldr	r2, [pc, #32]	@ (8002050 <UART_SetConfig+0x2d4>)
 8002030:	fba2 2303 	umull	r2, r3, r2, r3
 8002034:	095b      	lsrs	r3, r3, #5
 8002036:	f003 0207 	and.w	r2, r3, #7
 800203a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4422      	add	r2, r4
 8002042:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002044:	e106      	b.n	8002254 <UART_SetConfig+0x4d8>
 8002046:	bf00      	nop
 8002048:	40011000 	.word	0x40011000
 800204c:	40011400 	.word	0x40011400
 8002050:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002058:	2200      	movs	r2, #0
 800205a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800205e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002062:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002066:	4642      	mov	r2, r8
 8002068:	464b      	mov	r3, r9
 800206a:	1891      	adds	r1, r2, r2
 800206c:	6239      	str	r1, [r7, #32]
 800206e:	415b      	adcs	r3, r3
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
 8002072:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002076:	4641      	mov	r1, r8
 8002078:	1854      	adds	r4, r2, r1
 800207a:	4649      	mov	r1, r9
 800207c:	eb43 0501 	adc.w	r5, r3, r1
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	f04f 0300 	mov.w	r3, #0
 8002088:	00eb      	lsls	r3, r5, #3
 800208a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800208e:	00e2      	lsls	r2, r4, #3
 8002090:	4614      	mov	r4, r2
 8002092:	461d      	mov	r5, r3
 8002094:	4643      	mov	r3, r8
 8002096:	18e3      	adds	r3, r4, r3
 8002098:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800209c:	464b      	mov	r3, r9
 800209e:	eb45 0303 	adc.w	r3, r5, r3
 80020a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80020a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80020b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	f04f 0300 	mov.w	r3, #0
 80020be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80020c2:	4629      	mov	r1, r5
 80020c4:	008b      	lsls	r3, r1, #2
 80020c6:	4621      	mov	r1, r4
 80020c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80020cc:	4621      	mov	r1, r4
 80020ce:	008a      	lsls	r2, r1, #2
 80020d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80020d4:	f7fe f896 	bl	8000204 <__aeabi_uldivmod>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4b60      	ldr	r3, [pc, #384]	@ (8002260 <UART_SetConfig+0x4e4>)
 80020de:	fba3 2302 	umull	r2, r3, r3, r2
 80020e2:	095b      	lsrs	r3, r3, #5
 80020e4:	011c      	lsls	r4, r3, #4
 80020e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020ea:	2200      	movs	r2, #0
 80020ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80020f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80020f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80020f8:	4642      	mov	r2, r8
 80020fa:	464b      	mov	r3, r9
 80020fc:	1891      	adds	r1, r2, r2
 80020fe:	61b9      	str	r1, [r7, #24]
 8002100:	415b      	adcs	r3, r3
 8002102:	61fb      	str	r3, [r7, #28]
 8002104:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002108:	4641      	mov	r1, r8
 800210a:	1851      	adds	r1, r2, r1
 800210c:	6139      	str	r1, [r7, #16]
 800210e:	4649      	mov	r1, r9
 8002110:	414b      	adcs	r3, r1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	f04f 0300 	mov.w	r3, #0
 800211c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002120:	4659      	mov	r1, fp
 8002122:	00cb      	lsls	r3, r1, #3
 8002124:	4651      	mov	r1, sl
 8002126:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800212a:	4651      	mov	r1, sl
 800212c:	00ca      	lsls	r2, r1, #3
 800212e:	4610      	mov	r0, r2
 8002130:	4619      	mov	r1, r3
 8002132:	4603      	mov	r3, r0
 8002134:	4642      	mov	r2, r8
 8002136:	189b      	adds	r3, r3, r2
 8002138:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800213c:	464b      	mov	r3, r9
 800213e:	460a      	mov	r2, r1
 8002140:	eb42 0303 	adc.w	r3, r2, r3
 8002144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002152:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002154:	f04f 0200 	mov.w	r2, #0
 8002158:	f04f 0300 	mov.w	r3, #0
 800215c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002160:	4649      	mov	r1, r9
 8002162:	008b      	lsls	r3, r1, #2
 8002164:	4641      	mov	r1, r8
 8002166:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800216a:	4641      	mov	r1, r8
 800216c:	008a      	lsls	r2, r1, #2
 800216e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002172:	f7fe f847 	bl	8000204 <__aeabi_uldivmod>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4611      	mov	r1, r2
 800217c:	4b38      	ldr	r3, [pc, #224]	@ (8002260 <UART_SetConfig+0x4e4>)
 800217e:	fba3 2301 	umull	r2, r3, r3, r1
 8002182:	095b      	lsrs	r3, r3, #5
 8002184:	2264      	movs	r2, #100	@ 0x64
 8002186:	fb02 f303 	mul.w	r3, r2, r3
 800218a:	1acb      	subs	r3, r1, r3
 800218c:	011b      	lsls	r3, r3, #4
 800218e:	3332      	adds	r3, #50	@ 0x32
 8002190:	4a33      	ldr	r2, [pc, #204]	@ (8002260 <UART_SetConfig+0x4e4>)
 8002192:	fba2 2303 	umull	r2, r3, r2, r3
 8002196:	095b      	lsrs	r3, r3, #5
 8002198:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800219c:	441c      	add	r4, r3
 800219e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021a2:	2200      	movs	r2, #0
 80021a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80021a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80021a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80021ac:	4642      	mov	r2, r8
 80021ae:	464b      	mov	r3, r9
 80021b0:	1891      	adds	r1, r2, r2
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	415b      	adcs	r3, r3
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021bc:	4641      	mov	r1, r8
 80021be:	1851      	adds	r1, r2, r1
 80021c0:	6039      	str	r1, [r7, #0]
 80021c2:	4649      	mov	r1, r9
 80021c4:	414b      	adcs	r3, r1
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80021d4:	4659      	mov	r1, fp
 80021d6:	00cb      	lsls	r3, r1, #3
 80021d8:	4651      	mov	r1, sl
 80021da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021de:	4651      	mov	r1, sl
 80021e0:	00ca      	lsls	r2, r1, #3
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	4642      	mov	r2, r8
 80021ea:	189b      	adds	r3, r3, r2
 80021ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80021ee:	464b      	mov	r3, r9
 80021f0:	460a      	mov	r2, r1
 80021f2:	eb42 0303 	adc.w	r3, r2, r3
 80021f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80021f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	663b      	str	r3, [r7, #96]	@ 0x60
 8002202:	667a      	str	r2, [r7, #100]	@ 0x64
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002210:	4649      	mov	r1, r9
 8002212:	008b      	lsls	r3, r1, #2
 8002214:	4641      	mov	r1, r8
 8002216:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800221a:	4641      	mov	r1, r8
 800221c:	008a      	lsls	r2, r1, #2
 800221e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002222:	f7fd ffef 	bl	8000204 <__aeabi_uldivmod>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <UART_SetConfig+0x4e4>)
 800222c:	fba3 1302 	umull	r1, r3, r3, r2
 8002230:	095b      	lsrs	r3, r3, #5
 8002232:	2164      	movs	r1, #100	@ 0x64
 8002234:	fb01 f303 	mul.w	r3, r1, r3
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	3332      	adds	r3, #50	@ 0x32
 800223e:	4a08      	ldr	r2, [pc, #32]	@ (8002260 <UART_SetConfig+0x4e4>)
 8002240:	fba2 2303 	umull	r2, r3, r2, r3
 8002244:	095b      	lsrs	r3, r3, #5
 8002246:	f003 020f 	and.w	r2, r3, #15
 800224a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4422      	add	r2, r4
 8002252:	609a      	str	r2, [r3, #8]
}
 8002254:	bf00      	nop
 8002256:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800225a:	46bd      	mov	sp, r7
 800225c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002260:	51eb851f 	.word	0x51eb851f

08002264 <std>:
 8002264:	2300      	movs	r3, #0
 8002266:	b510      	push	{r4, lr}
 8002268:	4604      	mov	r4, r0
 800226a:	e9c0 3300 	strd	r3, r3, [r0]
 800226e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002272:	6083      	str	r3, [r0, #8]
 8002274:	8181      	strh	r1, [r0, #12]
 8002276:	6643      	str	r3, [r0, #100]	@ 0x64
 8002278:	81c2      	strh	r2, [r0, #14]
 800227a:	6183      	str	r3, [r0, #24]
 800227c:	4619      	mov	r1, r3
 800227e:	2208      	movs	r2, #8
 8002280:	305c      	adds	r0, #92	@ 0x5c
 8002282:	f000 f9e7 	bl	8002654 <memset>
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <std+0x58>)
 8002288:	6263      	str	r3, [r4, #36]	@ 0x24
 800228a:	4b0d      	ldr	r3, [pc, #52]	@ (80022c0 <std+0x5c>)
 800228c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800228e:	4b0d      	ldr	r3, [pc, #52]	@ (80022c4 <std+0x60>)
 8002290:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002292:	4b0d      	ldr	r3, [pc, #52]	@ (80022c8 <std+0x64>)
 8002294:	6323      	str	r3, [r4, #48]	@ 0x30
 8002296:	4b0d      	ldr	r3, [pc, #52]	@ (80022cc <std+0x68>)
 8002298:	6224      	str	r4, [r4, #32]
 800229a:	429c      	cmp	r4, r3
 800229c:	d006      	beq.n	80022ac <std+0x48>
 800229e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80022a2:	4294      	cmp	r4, r2
 80022a4:	d002      	beq.n	80022ac <std+0x48>
 80022a6:	33d0      	adds	r3, #208	@ 0xd0
 80022a8:	429c      	cmp	r4, r3
 80022aa:	d105      	bne.n	80022b8 <std+0x54>
 80022ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80022b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022b4:	f000 ba46 	b.w	8002744 <__retarget_lock_init_recursive>
 80022b8:	bd10      	pop	{r4, pc}
 80022ba:	bf00      	nop
 80022bc:	080024a5 	.word	0x080024a5
 80022c0:	080024c7 	.word	0x080024c7
 80022c4:	080024ff 	.word	0x080024ff
 80022c8:	08002523 	.word	0x08002523
 80022cc:	200000d4 	.word	0x200000d4

080022d0 <stdio_exit_handler>:
 80022d0:	4a02      	ldr	r2, [pc, #8]	@ (80022dc <stdio_exit_handler+0xc>)
 80022d2:	4903      	ldr	r1, [pc, #12]	@ (80022e0 <stdio_exit_handler+0x10>)
 80022d4:	4803      	ldr	r0, [pc, #12]	@ (80022e4 <stdio_exit_handler+0x14>)
 80022d6:	f000 b869 	b.w	80023ac <_fwalk_sglue>
 80022da:	bf00      	nop
 80022dc:	2000000c 	.word	0x2000000c
 80022e0:	08002a45 	.word	0x08002a45
 80022e4:	2000001c 	.word	0x2000001c

080022e8 <cleanup_stdio>:
 80022e8:	6841      	ldr	r1, [r0, #4]
 80022ea:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <cleanup_stdio+0x34>)
 80022ec:	4299      	cmp	r1, r3
 80022ee:	b510      	push	{r4, lr}
 80022f0:	4604      	mov	r4, r0
 80022f2:	d001      	beq.n	80022f8 <cleanup_stdio+0x10>
 80022f4:	f000 fba6 	bl	8002a44 <_fflush_r>
 80022f8:	68a1      	ldr	r1, [r4, #8]
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <cleanup_stdio+0x38>)
 80022fc:	4299      	cmp	r1, r3
 80022fe:	d002      	beq.n	8002306 <cleanup_stdio+0x1e>
 8002300:	4620      	mov	r0, r4
 8002302:	f000 fb9f 	bl	8002a44 <_fflush_r>
 8002306:	68e1      	ldr	r1, [r4, #12]
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <cleanup_stdio+0x3c>)
 800230a:	4299      	cmp	r1, r3
 800230c:	d004      	beq.n	8002318 <cleanup_stdio+0x30>
 800230e:	4620      	mov	r0, r4
 8002310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002314:	f000 bb96 	b.w	8002a44 <_fflush_r>
 8002318:	bd10      	pop	{r4, pc}
 800231a:	bf00      	nop
 800231c:	200000d4 	.word	0x200000d4
 8002320:	2000013c 	.word	0x2000013c
 8002324:	200001a4 	.word	0x200001a4

08002328 <global_stdio_init.part.0>:
 8002328:	b510      	push	{r4, lr}
 800232a:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <global_stdio_init.part.0+0x30>)
 800232c:	4c0b      	ldr	r4, [pc, #44]	@ (800235c <global_stdio_init.part.0+0x34>)
 800232e:	4a0c      	ldr	r2, [pc, #48]	@ (8002360 <global_stdio_init.part.0+0x38>)
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	4620      	mov	r0, r4
 8002334:	2200      	movs	r2, #0
 8002336:	2104      	movs	r1, #4
 8002338:	f7ff ff94 	bl	8002264 <std>
 800233c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002340:	2201      	movs	r2, #1
 8002342:	2109      	movs	r1, #9
 8002344:	f7ff ff8e 	bl	8002264 <std>
 8002348:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800234c:	2202      	movs	r2, #2
 800234e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002352:	2112      	movs	r1, #18
 8002354:	f7ff bf86 	b.w	8002264 <std>
 8002358:	2000020c 	.word	0x2000020c
 800235c:	200000d4 	.word	0x200000d4
 8002360:	080022d1 	.word	0x080022d1

08002364 <__sfp_lock_acquire>:
 8002364:	4801      	ldr	r0, [pc, #4]	@ (800236c <__sfp_lock_acquire+0x8>)
 8002366:	f000 b9ee 	b.w	8002746 <__retarget_lock_acquire_recursive>
 800236a:	bf00      	nop
 800236c:	20000215 	.word	0x20000215

08002370 <__sfp_lock_release>:
 8002370:	4801      	ldr	r0, [pc, #4]	@ (8002378 <__sfp_lock_release+0x8>)
 8002372:	f000 b9e9 	b.w	8002748 <__retarget_lock_release_recursive>
 8002376:	bf00      	nop
 8002378:	20000215 	.word	0x20000215

0800237c <__sinit>:
 800237c:	b510      	push	{r4, lr}
 800237e:	4604      	mov	r4, r0
 8002380:	f7ff fff0 	bl	8002364 <__sfp_lock_acquire>
 8002384:	6a23      	ldr	r3, [r4, #32]
 8002386:	b11b      	cbz	r3, 8002390 <__sinit+0x14>
 8002388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800238c:	f7ff bff0 	b.w	8002370 <__sfp_lock_release>
 8002390:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <__sinit+0x28>)
 8002392:	6223      	str	r3, [r4, #32]
 8002394:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <__sinit+0x2c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1f5      	bne.n	8002388 <__sinit+0xc>
 800239c:	f7ff ffc4 	bl	8002328 <global_stdio_init.part.0>
 80023a0:	e7f2      	b.n	8002388 <__sinit+0xc>
 80023a2:	bf00      	nop
 80023a4:	080022e9 	.word	0x080022e9
 80023a8:	2000020c 	.word	0x2000020c

080023ac <_fwalk_sglue>:
 80023ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023b0:	4607      	mov	r7, r0
 80023b2:	4688      	mov	r8, r1
 80023b4:	4614      	mov	r4, r2
 80023b6:	2600      	movs	r6, #0
 80023b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023bc:	f1b9 0901 	subs.w	r9, r9, #1
 80023c0:	d505      	bpl.n	80023ce <_fwalk_sglue+0x22>
 80023c2:	6824      	ldr	r4, [r4, #0]
 80023c4:	2c00      	cmp	r4, #0
 80023c6:	d1f7      	bne.n	80023b8 <_fwalk_sglue+0xc>
 80023c8:	4630      	mov	r0, r6
 80023ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023ce:	89ab      	ldrh	r3, [r5, #12]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d907      	bls.n	80023e4 <_fwalk_sglue+0x38>
 80023d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023d8:	3301      	adds	r3, #1
 80023da:	d003      	beq.n	80023e4 <_fwalk_sglue+0x38>
 80023dc:	4629      	mov	r1, r5
 80023de:	4638      	mov	r0, r7
 80023e0:	47c0      	blx	r8
 80023e2:	4306      	orrs	r6, r0
 80023e4:	3568      	adds	r5, #104	@ 0x68
 80023e6:	e7e9      	b.n	80023bc <_fwalk_sglue+0x10>

080023e8 <_puts_r>:
 80023e8:	6a03      	ldr	r3, [r0, #32]
 80023ea:	b570      	push	{r4, r5, r6, lr}
 80023ec:	6884      	ldr	r4, [r0, #8]
 80023ee:	4605      	mov	r5, r0
 80023f0:	460e      	mov	r6, r1
 80023f2:	b90b      	cbnz	r3, 80023f8 <_puts_r+0x10>
 80023f4:	f7ff ffc2 	bl	800237c <__sinit>
 80023f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80023fa:	07db      	lsls	r3, r3, #31
 80023fc:	d405      	bmi.n	800240a <_puts_r+0x22>
 80023fe:	89a3      	ldrh	r3, [r4, #12]
 8002400:	0598      	lsls	r0, r3, #22
 8002402:	d402      	bmi.n	800240a <_puts_r+0x22>
 8002404:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002406:	f000 f99e 	bl	8002746 <__retarget_lock_acquire_recursive>
 800240a:	89a3      	ldrh	r3, [r4, #12]
 800240c:	0719      	lsls	r1, r3, #28
 800240e:	d502      	bpl.n	8002416 <_puts_r+0x2e>
 8002410:	6923      	ldr	r3, [r4, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d135      	bne.n	8002482 <_puts_r+0x9a>
 8002416:	4621      	mov	r1, r4
 8002418:	4628      	mov	r0, r5
 800241a:	f000 f8c5 	bl	80025a8 <__swsetup_r>
 800241e:	b380      	cbz	r0, 8002482 <_puts_r+0x9a>
 8002420:	f04f 35ff 	mov.w	r5, #4294967295
 8002424:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002426:	07da      	lsls	r2, r3, #31
 8002428:	d405      	bmi.n	8002436 <_puts_r+0x4e>
 800242a:	89a3      	ldrh	r3, [r4, #12]
 800242c:	059b      	lsls	r3, r3, #22
 800242e:	d402      	bmi.n	8002436 <_puts_r+0x4e>
 8002430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002432:	f000 f989 	bl	8002748 <__retarget_lock_release_recursive>
 8002436:	4628      	mov	r0, r5
 8002438:	bd70      	pop	{r4, r5, r6, pc}
 800243a:	2b00      	cmp	r3, #0
 800243c:	da04      	bge.n	8002448 <_puts_r+0x60>
 800243e:	69a2      	ldr	r2, [r4, #24]
 8002440:	429a      	cmp	r2, r3
 8002442:	dc17      	bgt.n	8002474 <_puts_r+0x8c>
 8002444:	290a      	cmp	r1, #10
 8002446:	d015      	beq.n	8002474 <_puts_r+0x8c>
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	6022      	str	r2, [r4, #0]
 800244e:	7019      	strb	r1, [r3, #0]
 8002450:	68a3      	ldr	r3, [r4, #8]
 8002452:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002456:	3b01      	subs	r3, #1
 8002458:	60a3      	str	r3, [r4, #8]
 800245a:	2900      	cmp	r1, #0
 800245c:	d1ed      	bne.n	800243a <_puts_r+0x52>
 800245e:	2b00      	cmp	r3, #0
 8002460:	da11      	bge.n	8002486 <_puts_r+0x9e>
 8002462:	4622      	mov	r2, r4
 8002464:	210a      	movs	r1, #10
 8002466:	4628      	mov	r0, r5
 8002468:	f000 f85f 	bl	800252a <__swbuf_r>
 800246c:	3001      	adds	r0, #1
 800246e:	d0d7      	beq.n	8002420 <_puts_r+0x38>
 8002470:	250a      	movs	r5, #10
 8002472:	e7d7      	b.n	8002424 <_puts_r+0x3c>
 8002474:	4622      	mov	r2, r4
 8002476:	4628      	mov	r0, r5
 8002478:	f000 f857 	bl	800252a <__swbuf_r>
 800247c:	3001      	adds	r0, #1
 800247e:	d1e7      	bne.n	8002450 <_puts_r+0x68>
 8002480:	e7ce      	b.n	8002420 <_puts_r+0x38>
 8002482:	3e01      	subs	r6, #1
 8002484:	e7e4      	b.n	8002450 <_puts_r+0x68>
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	6022      	str	r2, [r4, #0]
 800248c:	220a      	movs	r2, #10
 800248e:	701a      	strb	r2, [r3, #0]
 8002490:	e7ee      	b.n	8002470 <_puts_r+0x88>
	...

08002494 <puts>:
 8002494:	4b02      	ldr	r3, [pc, #8]	@ (80024a0 <puts+0xc>)
 8002496:	4601      	mov	r1, r0
 8002498:	6818      	ldr	r0, [r3, #0]
 800249a:	f7ff bfa5 	b.w	80023e8 <_puts_r>
 800249e:	bf00      	nop
 80024a0:	20000018 	.word	0x20000018

080024a4 <__sread>:
 80024a4:	b510      	push	{r4, lr}
 80024a6:	460c      	mov	r4, r1
 80024a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024ac:	f000 f8fc 	bl	80026a8 <_read_r>
 80024b0:	2800      	cmp	r0, #0
 80024b2:	bfab      	itete	ge
 80024b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80024b6:	89a3      	ldrhlt	r3, [r4, #12]
 80024b8:	181b      	addge	r3, r3, r0
 80024ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80024be:	bfac      	ite	ge
 80024c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80024c2:	81a3      	strhlt	r3, [r4, #12]
 80024c4:	bd10      	pop	{r4, pc}

080024c6 <__swrite>:
 80024c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024ca:	461f      	mov	r7, r3
 80024cc:	898b      	ldrh	r3, [r1, #12]
 80024ce:	05db      	lsls	r3, r3, #23
 80024d0:	4605      	mov	r5, r0
 80024d2:	460c      	mov	r4, r1
 80024d4:	4616      	mov	r6, r2
 80024d6:	d505      	bpl.n	80024e4 <__swrite+0x1e>
 80024d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024dc:	2302      	movs	r3, #2
 80024de:	2200      	movs	r2, #0
 80024e0:	f000 f8d0 	bl	8002684 <_lseek_r>
 80024e4:	89a3      	ldrh	r3, [r4, #12]
 80024e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80024ee:	81a3      	strh	r3, [r4, #12]
 80024f0:	4632      	mov	r2, r6
 80024f2:	463b      	mov	r3, r7
 80024f4:	4628      	mov	r0, r5
 80024f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024fa:	f000 b8e7 	b.w	80026cc <_write_r>

080024fe <__sseek>:
 80024fe:	b510      	push	{r4, lr}
 8002500:	460c      	mov	r4, r1
 8002502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002506:	f000 f8bd 	bl	8002684 <_lseek_r>
 800250a:	1c43      	adds	r3, r0, #1
 800250c:	89a3      	ldrh	r3, [r4, #12]
 800250e:	bf15      	itete	ne
 8002510:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002512:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002516:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800251a:	81a3      	strheq	r3, [r4, #12]
 800251c:	bf18      	it	ne
 800251e:	81a3      	strhne	r3, [r4, #12]
 8002520:	bd10      	pop	{r4, pc}

08002522 <__sclose>:
 8002522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002526:	f000 b89d 	b.w	8002664 <_close_r>

0800252a <__swbuf_r>:
 800252a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800252c:	460e      	mov	r6, r1
 800252e:	4614      	mov	r4, r2
 8002530:	4605      	mov	r5, r0
 8002532:	b118      	cbz	r0, 800253c <__swbuf_r+0x12>
 8002534:	6a03      	ldr	r3, [r0, #32]
 8002536:	b90b      	cbnz	r3, 800253c <__swbuf_r+0x12>
 8002538:	f7ff ff20 	bl	800237c <__sinit>
 800253c:	69a3      	ldr	r3, [r4, #24]
 800253e:	60a3      	str	r3, [r4, #8]
 8002540:	89a3      	ldrh	r3, [r4, #12]
 8002542:	071a      	lsls	r2, r3, #28
 8002544:	d501      	bpl.n	800254a <__swbuf_r+0x20>
 8002546:	6923      	ldr	r3, [r4, #16]
 8002548:	b943      	cbnz	r3, 800255c <__swbuf_r+0x32>
 800254a:	4621      	mov	r1, r4
 800254c:	4628      	mov	r0, r5
 800254e:	f000 f82b 	bl	80025a8 <__swsetup_r>
 8002552:	b118      	cbz	r0, 800255c <__swbuf_r+0x32>
 8002554:	f04f 37ff 	mov.w	r7, #4294967295
 8002558:	4638      	mov	r0, r7
 800255a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800255c:	6823      	ldr	r3, [r4, #0]
 800255e:	6922      	ldr	r2, [r4, #16]
 8002560:	1a98      	subs	r0, r3, r2
 8002562:	6963      	ldr	r3, [r4, #20]
 8002564:	b2f6      	uxtb	r6, r6
 8002566:	4283      	cmp	r3, r0
 8002568:	4637      	mov	r7, r6
 800256a:	dc05      	bgt.n	8002578 <__swbuf_r+0x4e>
 800256c:	4621      	mov	r1, r4
 800256e:	4628      	mov	r0, r5
 8002570:	f000 fa68 	bl	8002a44 <_fflush_r>
 8002574:	2800      	cmp	r0, #0
 8002576:	d1ed      	bne.n	8002554 <__swbuf_r+0x2a>
 8002578:	68a3      	ldr	r3, [r4, #8]
 800257a:	3b01      	subs	r3, #1
 800257c:	60a3      	str	r3, [r4, #8]
 800257e:	6823      	ldr	r3, [r4, #0]
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	6022      	str	r2, [r4, #0]
 8002584:	701e      	strb	r6, [r3, #0]
 8002586:	6962      	ldr	r2, [r4, #20]
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	429a      	cmp	r2, r3
 800258c:	d004      	beq.n	8002598 <__swbuf_r+0x6e>
 800258e:	89a3      	ldrh	r3, [r4, #12]
 8002590:	07db      	lsls	r3, r3, #31
 8002592:	d5e1      	bpl.n	8002558 <__swbuf_r+0x2e>
 8002594:	2e0a      	cmp	r6, #10
 8002596:	d1df      	bne.n	8002558 <__swbuf_r+0x2e>
 8002598:	4621      	mov	r1, r4
 800259a:	4628      	mov	r0, r5
 800259c:	f000 fa52 	bl	8002a44 <_fflush_r>
 80025a0:	2800      	cmp	r0, #0
 80025a2:	d0d9      	beq.n	8002558 <__swbuf_r+0x2e>
 80025a4:	e7d6      	b.n	8002554 <__swbuf_r+0x2a>
	...

080025a8 <__swsetup_r>:
 80025a8:	b538      	push	{r3, r4, r5, lr}
 80025aa:	4b29      	ldr	r3, [pc, #164]	@ (8002650 <__swsetup_r+0xa8>)
 80025ac:	4605      	mov	r5, r0
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	460c      	mov	r4, r1
 80025b2:	b118      	cbz	r0, 80025bc <__swsetup_r+0x14>
 80025b4:	6a03      	ldr	r3, [r0, #32]
 80025b6:	b90b      	cbnz	r3, 80025bc <__swsetup_r+0x14>
 80025b8:	f7ff fee0 	bl	800237c <__sinit>
 80025bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025c0:	0719      	lsls	r1, r3, #28
 80025c2:	d422      	bmi.n	800260a <__swsetup_r+0x62>
 80025c4:	06da      	lsls	r2, r3, #27
 80025c6:	d407      	bmi.n	80025d8 <__swsetup_r+0x30>
 80025c8:	2209      	movs	r2, #9
 80025ca:	602a      	str	r2, [r5, #0]
 80025cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025d0:	81a3      	strh	r3, [r4, #12]
 80025d2:	f04f 30ff 	mov.w	r0, #4294967295
 80025d6:	e033      	b.n	8002640 <__swsetup_r+0x98>
 80025d8:	0758      	lsls	r0, r3, #29
 80025da:	d512      	bpl.n	8002602 <__swsetup_r+0x5a>
 80025dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80025de:	b141      	cbz	r1, 80025f2 <__swsetup_r+0x4a>
 80025e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80025e4:	4299      	cmp	r1, r3
 80025e6:	d002      	beq.n	80025ee <__swsetup_r+0x46>
 80025e8:	4628      	mov	r0, r5
 80025ea:	f000 f8af 	bl	800274c <_free_r>
 80025ee:	2300      	movs	r3, #0
 80025f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80025f2:	89a3      	ldrh	r3, [r4, #12]
 80025f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80025f8:	81a3      	strh	r3, [r4, #12]
 80025fa:	2300      	movs	r3, #0
 80025fc:	6063      	str	r3, [r4, #4]
 80025fe:	6923      	ldr	r3, [r4, #16]
 8002600:	6023      	str	r3, [r4, #0]
 8002602:	89a3      	ldrh	r3, [r4, #12]
 8002604:	f043 0308 	orr.w	r3, r3, #8
 8002608:	81a3      	strh	r3, [r4, #12]
 800260a:	6923      	ldr	r3, [r4, #16]
 800260c:	b94b      	cbnz	r3, 8002622 <__swsetup_r+0x7a>
 800260e:	89a3      	ldrh	r3, [r4, #12]
 8002610:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002614:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002618:	d003      	beq.n	8002622 <__swsetup_r+0x7a>
 800261a:	4621      	mov	r1, r4
 800261c:	4628      	mov	r0, r5
 800261e:	f000 fa5f 	bl	8002ae0 <__smakebuf_r>
 8002622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002626:	f013 0201 	ands.w	r2, r3, #1
 800262a:	d00a      	beq.n	8002642 <__swsetup_r+0x9a>
 800262c:	2200      	movs	r2, #0
 800262e:	60a2      	str	r2, [r4, #8]
 8002630:	6962      	ldr	r2, [r4, #20]
 8002632:	4252      	negs	r2, r2
 8002634:	61a2      	str	r2, [r4, #24]
 8002636:	6922      	ldr	r2, [r4, #16]
 8002638:	b942      	cbnz	r2, 800264c <__swsetup_r+0xa4>
 800263a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800263e:	d1c5      	bne.n	80025cc <__swsetup_r+0x24>
 8002640:	bd38      	pop	{r3, r4, r5, pc}
 8002642:	0799      	lsls	r1, r3, #30
 8002644:	bf58      	it	pl
 8002646:	6962      	ldrpl	r2, [r4, #20]
 8002648:	60a2      	str	r2, [r4, #8]
 800264a:	e7f4      	b.n	8002636 <__swsetup_r+0x8e>
 800264c:	2000      	movs	r0, #0
 800264e:	e7f7      	b.n	8002640 <__swsetup_r+0x98>
 8002650:	20000018 	.word	0x20000018

08002654 <memset>:
 8002654:	4402      	add	r2, r0
 8002656:	4603      	mov	r3, r0
 8002658:	4293      	cmp	r3, r2
 800265a:	d100      	bne.n	800265e <memset+0xa>
 800265c:	4770      	bx	lr
 800265e:	f803 1b01 	strb.w	r1, [r3], #1
 8002662:	e7f9      	b.n	8002658 <memset+0x4>

08002664 <_close_r>:
 8002664:	b538      	push	{r3, r4, r5, lr}
 8002666:	4d06      	ldr	r5, [pc, #24]	@ (8002680 <_close_r+0x1c>)
 8002668:	2300      	movs	r3, #0
 800266a:	4604      	mov	r4, r0
 800266c:	4608      	mov	r0, r1
 800266e:	602b      	str	r3, [r5, #0]
 8002670:	f7fe f962 	bl	8000938 <_close>
 8002674:	1c43      	adds	r3, r0, #1
 8002676:	d102      	bne.n	800267e <_close_r+0x1a>
 8002678:	682b      	ldr	r3, [r5, #0]
 800267a:	b103      	cbz	r3, 800267e <_close_r+0x1a>
 800267c:	6023      	str	r3, [r4, #0]
 800267e:	bd38      	pop	{r3, r4, r5, pc}
 8002680:	20000210 	.word	0x20000210

08002684 <_lseek_r>:
 8002684:	b538      	push	{r3, r4, r5, lr}
 8002686:	4d07      	ldr	r5, [pc, #28]	@ (80026a4 <_lseek_r+0x20>)
 8002688:	4604      	mov	r4, r0
 800268a:	4608      	mov	r0, r1
 800268c:	4611      	mov	r1, r2
 800268e:	2200      	movs	r2, #0
 8002690:	602a      	str	r2, [r5, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	f7fe f977 	bl	8000986 <_lseek>
 8002698:	1c43      	adds	r3, r0, #1
 800269a:	d102      	bne.n	80026a2 <_lseek_r+0x1e>
 800269c:	682b      	ldr	r3, [r5, #0]
 800269e:	b103      	cbz	r3, 80026a2 <_lseek_r+0x1e>
 80026a0:	6023      	str	r3, [r4, #0]
 80026a2:	bd38      	pop	{r3, r4, r5, pc}
 80026a4:	20000210 	.word	0x20000210

080026a8 <_read_r>:
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	4d07      	ldr	r5, [pc, #28]	@ (80026c8 <_read_r+0x20>)
 80026ac:	4604      	mov	r4, r0
 80026ae:	4608      	mov	r0, r1
 80026b0:	4611      	mov	r1, r2
 80026b2:	2200      	movs	r2, #0
 80026b4:	602a      	str	r2, [r5, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	f7fe f905 	bl	80008c6 <_read>
 80026bc:	1c43      	adds	r3, r0, #1
 80026be:	d102      	bne.n	80026c6 <_read_r+0x1e>
 80026c0:	682b      	ldr	r3, [r5, #0]
 80026c2:	b103      	cbz	r3, 80026c6 <_read_r+0x1e>
 80026c4:	6023      	str	r3, [r4, #0]
 80026c6:	bd38      	pop	{r3, r4, r5, pc}
 80026c8:	20000210 	.word	0x20000210

080026cc <_write_r>:
 80026cc:	b538      	push	{r3, r4, r5, lr}
 80026ce:	4d07      	ldr	r5, [pc, #28]	@ (80026ec <_write_r+0x20>)
 80026d0:	4604      	mov	r4, r0
 80026d2:	4608      	mov	r0, r1
 80026d4:	4611      	mov	r1, r2
 80026d6:	2200      	movs	r2, #0
 80026d8:	602a      	str	r2, [r5, #0]
 80026da:	461a      	mov	r2, r3
 80026dc:	f7fe f910 	bl	8000900 <_write>
 80026e0:	1c43      	adds	r3, r0, #1
 80026e2:	d102      	bne.n	80026ea <_write_r+0x1e>
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	b103      	cbz	r3, 80026ea <_write_r+0x1e>
 80026e8:	6023      	str	r3, [r4, #0]
 80026ea:	bd38      	pop	{r3, r4, r5, pc}
 80026ec:	20000210 	.word	0x20000210

080026f0 <__errno>:
 80026f0:	4b01      	ldr	r3, [pc, #4]	@ (80026f8 <__errno+0x8>)
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	20000018 	.word	0x20000018

080026fc <__libc_init_array>:
 80026fc:	b570      	push	{r4, r5, r6, lr}
 80026fe:	4d0d      	ldr	r5, [pc, #52]	@ (8002734 <__libc_init_array+0x38>)
 8002700:	4c0d      	ldr	r4, [pc, #52]	@ (8002738 <__libc_init_array+0x3c>)
 8002702:	1b64      	subs	r4, r4, r5
 8002704:	10a4      	asrs	r4, r4, #2
 8002706:	2600      	movs	r6, #0
 8002708:	42a6      	cmp	r6, r4
 800270a:	d109      	bne.n	8002720 <__libc_init_array+0x24>
 800270c:	4d0b      	ldr	r5, [pc, #44]	@ (800273c <__libc_init_array+0x40>)
 800270e:	4c0c      	ldr	r4, [pc, #48]	@ (8002740 <__libc_init_array+0x44>)
 8002710:	f000 fa54 	bl	8002bbc <_init>
 8002714:	1b64      	subs	r4, r4, r5
 8002716:	10a4      	asrs	r4, r4, #2
 8002718:	2600      	movs	r6, #0
 800271a:	42a6      	cmp	r6, r4
 800271c:	d105      	bne.n	800272a <__libc_init_array+0x2e>
 800271e:	bd70      	pop	{r4, r5, r6, pc}
 8002720:	f855 3b04 	ldr.w	r3, [r5], #4
 8002724:	4798      	blx	r3
 8002726:	3601      	adds	r6, #1
 8002728:	e7ee      	b.n	8002708 <__libc_init_array+0xc>
 800272a:	f855 3b04 	ldr.w	r3, [r5], #4
 800272e:	4798      	blx	r3
 8002730:	3601      	adds	r6, #1
 8002732:	e7f2      	b.n	800271a <__libc_init_array+0x1e>
 8002734:	08002c18 	.word	0x08002c18
 8002738:	08002c18 	.word	0x08002c18
 800273c:	08002c18 	.word	0x08002c18
 8002740:	08002c1c 	.word	0x08002c1c

08002744 <__retarget_lock_init_recursive>:
 8002744:	4770      	bx	lr

08002746 <__retarget_lock_acquire_recursive>:
 8002746:	4770      	bx	lr

08002748 <__retarget_lock_release_recursive>:
 8002748:	4770      	bx	lr
	...

0800274c <_free_r>:
 800274c:	b538      	push	{r3, r4, r5, lr}
 800274e:	4605      	mov	r5, r0
 8002750:	2900      	cmp	r1, #0
 8002752:	d041      	beq.n	80027d8 <_free_r+0x8c>
 8002754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002758:	1f0c      	subs	r4, r1, #4
 800275a:	2b00      	cmp	r3, #0
 800275c:	bfb8      	it	lt
 800275e:	18e4      	addlt	r4, r4, r3
 8002760:	f000 f8e0 	bl	8002924 <__malloc_lock>
 8002764:	4a1d      	ldr	r2, [pc, #116]	@ (80027dc <_free_r+0x90>)
 8002766:	6813      	ldr	r3, [r2, #0]
 8002768:	b933      	cbnz	r3, 8002778 <_free_r+0x2c>
 800276a:	6063      	str	r3, [r4, #4]
 800276c:	6014      	str	r4, [r2, #0]
 800276e:	4628      	mov	r0, r5
 8002770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002774:	f000 b8dc 	b.w	8002930 <__malloc_unlock>
 8002778:	42a3      	cmp	r3, r4
 800277a:	d908      	bls.n	800278e <_free_r+0x42>
 800277c:	6820      	ldr	r0, [r4, #0]
 800277e:	1821      	adds	r1, r4, r0
 8002780:	428b      	cmp	r3, r1
 8002782:	bf01      	itttt	eq
 8002784:	6819      	ldreq	r1, [r3, #0]
 8002786:	685b      	ldreq	r3, [r3, #4]
 8002788:	1809      	addeq	r1, r1, r0
 800278a:	6021      	streq	r1, [r4, #0]
 800278c:	e7ed      	b.n	800276a <_free_r+0x1e>
 800278e:	461a      	mov	r2, r3
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	b10b      	cbz	r3, 8002798 <_free_r+0x4c>
 8002794:	42a3      	cmp	r3, r4
 8002796:	d9fa      	bls.n	800278e <_free_r+0x42>
 8002798:	6811      	ldr	r1, [r2, #0]
 800279a:	1850      	adds	r0, r2, r1
 800279c:	42a0      	cmp	r0, r4
 800279e:	d10b      	bne.n	80027b8 <_free_r+0x6c>
 80027a0:	6820      	ldr	r0, [r4, #0]
 80027a2:	4401      	add	r1, r0
 80027a4:	1850      	adds	r0, r2, r1
 80027a6:	4283      	cmp	r3, r0
 80027a8:	6011      	str	r1, [r2, #0]
 80027aa:	d1e0      	bne.n	800276e <_free_r+0x22>
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	6053      	str	r3, [r2, #4]
 80027b2:	4408      	add	r0, r1
 80027b4:	6010      	str	r0, [r2, #0]
 80027b6:	e7da      	b.n	800276e <_free_r+0x22>
 80027b8:	d902      	bls.n	80027c0 <_free_r+0x74>
 80027ba:	230c      	movs	r3, #12
 80027bc:	602b      	str	r3, [r5, #0]
 80027be:	e7d6      	b.n	800276e <_free_r+0x22>
 80027c0:	6820      	ldr	r0, [r4, #0]
 80027c2:	1821      	adds	r1, r4, r0
 80027c4:	428b      	cmp	r3, r1
 80027c6:	bf04      	itt	eq
 80027c8:	6819      	ldreq	r1, [r3, #0]
 80027ca:	685b      	ldreq	r3, [r3, #4]
 80027cc:	6063      	str	r3, [r4, #4]
 80027ce:	bf04      	itt	eq
 80027d0:	1809      	addeq	r1, r1, r0
 80027d2:	6021      	streq	r1, [r4, #0]
 80027d4:	6054      	str	r4, [r2, #4]
 80027d6:	e7ca      	b.n	800276e <_free_r+0x22>
 80027d8:	bd38      	pop	{r3, r4, r5, pc}
 80027da:	bf00      	nop
 80027dc:	2000021c 	.word	0x2000021c

080027e0 <sbrk_aligned>:
 80027e0:	b570      	push	{r4, r5, r6, lr}
 80027e2:	4e0f      	ldr	r6, [pc, #60]	@ (8002820 <sbrk_aligned+0x40>)
 80027e4:	460c      	mov	r4, r1
 80027e6:	6831      	ldr	r1, [r6, #0]
 80027e8:	4605      	mov	r5, r0
 80027ea:	b911      	cbnz	r1, 80027f2 <sbrk_aligned+0x12>
 80027ec:	f000 f9d6 	bl	8002b9c <_sbrk_r>
 80027f0:	6030      	str	r0, [r6, #0]
 80027f2:	4621      	mov	r1, r4
 80027f4:	4628      	mov	r0, r5
 80027f6:	f000 f9d1 	bl	8002b9c <_sbrk_r>
 80027fa:	1c43      	adds	r3, r0, #1
 80027fc:	d103      	bne.n	8002806 <sbrk_aligned+0x26>
 80027fe:	f04f 34ff 	mov.w	r4, #4294967295
 8002802:	4620      	mov	r0, r4
 8002804:	bd70      	pop	{r4, r5, r6, pc}
 8002806:	1cc4      	adds	r4, r0, #3
 8002808:	f024 0403 	bic.w	r4, r4, #3
 800280c:	42a0      	cmp	r0, r4
 800280e:	d0f8      	beq.n	8002802 <sbrk_aligned+0x22>
 8002810:	1a21      	subs	r1, r4, r0
 8002812:	4628      	mov	r0, r5
 8002814:	f000 f9c2 	bl	8002b9c <_sbrk_r>
 8002818:	3001      	adds	r0, #1
 800281a:	d1f2      	bne.n	8002802 <sbrk_aligned+0x22>
 800281c:	e7ef      	b.n	80027fe <sbrk_aligned+0x1e>
 800281e:	bf00      	nop
 8002820:	20000218 	.word	0x20000218

08002824 <_malloc_r>:
 8002824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002828:	1ccd      	adds	r5, r1, #3
 800282a:	f025 0503 	bic.w	r5, r5, #3
 800282e:	3508      	adds	r5, #8
 8002830:	2d0c      	cmp	r5, #12
 8002832:	bf38      	it	cc
 8002834:	250c      	movcc	r5, #12
 8002836:	2d00      	cmp	r5, #0
 8002838:	4606      	mov	r6, r0
 800283a:	db01      	blt.n	8002840 <_malloc_r+0x1c>
 800283c:	42a9      	cmp	r1, r5
 800283e:	d904      	bls.n	800284a <_malloc_r+0x26>
 8002840:	230c      	movs	r3, #12
 8002842:	6033      	str	r3, [r6, #0]
 8002844:	2000      	movs	r0, #0
 8002846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800284a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002920 <_malloc_r+0xfc>
 800284e:	f000 f869 	bl	8002924 <__malloc_lock>
 8002852:	f8d8 3000 	ldr.w	r3, [r8]
 8002856:	461c      	mov	r4, r3
 8002858:	bb44      	cbnz	r4, 80028ac <_malloc_r+0x88>
 800285a:	4629      	mov	r1, r5
 800285c:	4630      	mov	r0, r6
 800285e:	f7ff ffbf 	bl	80027e0 <sbrk_aligned>
 8002862:	1c43      	adds	r3, r0, #1
 8002864:	4604      	mov	r4, r0
 8002866:	d158      	bne.n	800291a <_malloc_r+0xf6>
 8002868:	f8d8 4000 	ldr.w	r4, [r8]
 800286c:	4627      	mov	r7, r4
 800286e:	2f00      	cmp	r7, #0
 8002870:	d143      	bne.n	80028fa <_malloc_r+0xd6>
 8002872:	2c00      	cmp	r4, #0
 8002874:	d04b      	beq.n	800290e <_malloc_r+0xea>
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	4639      	mov	r1, r7
 800287a:	4630      	mov	r0, r6
 800287c:	eb04 0903 	add.w	r9, r4, r3
 8002880:	f000 f98c 	bl	8002b9c <_sbrk_r>
 8002884:	4581      	cmp	r9, r0
 8002886:	d142      	bne.n	800290e <_malloc_r+0xea>
 8002888:	6821      	ldr	r1, [r4, #0]
 800288a:	1a6d      	subs	r5, r5, r1
 800288c:	4629      	mov	r1, r5
 800288e:	4630      	mov	r0, r6
 8002890:	f7ff ffa6 	bl	80027e0 <sbrk_aligned>
 8002894:	3001      	adds	r0, #1
 8002896:	d03a      	beq.n	800290e <_malloc_r+0xea>
 8002898:	6823      	ldr	r3, [r4, #0]
 800289a:	442b      	add	r3, r5
 800289c:	6023      	str	r3, [r4, #0]
 800289e:	f8d8 3000 	ldr.w	r3, [r8]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	bb62      	cbnz	r2, 8002900 <_malloc_r+0xdc>
 80028a6:	f8c8 7000 	str.w	r7, [r8]
 80028aa:	e00f      	b.n	80028cc <_malloc_r+0xa8>
 80028ac:	6822      	ldr	r2, [r4, #0]
 80028ae:	1b52      	subs	r2, r2, r5
 80028b0:	d420      	bmi.n	80028f4 <_malloc_r+0xd0>
 80028b2:	2a0b      	cmp	r2, #11
 80028b4:	d917      	bls.n	80028e6 <_malloc_r+0xc2>
 80028b6:	1961      	adds	r1, r4, r5
 80028b8:	42a3      	cmp	r3, r4
 80028ba:	6025      	str	r5, [r4, #0]
 80028bc:	bf18      	it	ne
 80028be:	6059      	strne	r1, [r3, #4]
 80028c0:	6863      	ldr	r3, [r4, #4]
 80028c2:	bf08      	it	eq
 80028c4:	f8c8 1000 	streq.w	r1, [r8]
 80028c8:	5162      	str	r2, [r4, r5]
 80028ca:	604b      	str	r3, [r1, #4]
 80028cc:	4630      	mov	r0, r6
 80028ce:	f000 f82f 	bl	8002930 <__malloc_unlock>
 80028d2:	f104 000b 	add.w	r0, r4, #11
 80028d6:	1d23      	adds	r3, r4, #4
 80028d8:	f020 0007 	bic.w	r0, r0, #7
 80028dc:	1ac2      	subs	r2, r0, r3
 80028de:	bf1c      	itt	ne
 80028e0:	1a1b      	subne	r3, r3, r0
 80028e2:	50a3      	strne	r3, [r4, r2]
 80028e4:	e7af      	b.n	8002846 <_malloc_r+0x22>
 80028e6:	6862      	ldr	r2, [r4, #4]
 80028e8:	42a3      	cmp	r3, r4
 80028ea:	bf0c      	ite	eq
 80028ec:	f8c8 2000 	streq.w	r2, [r8]
 80028f0:	605a      	strne	r2, [r3, #4]
 80028f2:	e7eb      	b.n	80028cc <_malloc_r+0xa8>
 80028f4:	4623      	mov	r3, r4
 80028f6:	6864      	ldr	r4, [r4, #4]
 80028f8:	e7ae      	b.n	8002858 <_malloc_r+0x34>
 80028fa:	463c      	mov	r4, r7
 80028fc:	687f      	ldr	r7, [r7, #4]
 80028fe:	e7b6      	b.n	800286e <_malloc_r+0x4a>
 8002900:	461a      	mov	r2, r3
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	42a3      	cmp	r3, r4
 8002906:	d1fb      	bne.n	8002900 <_malloc_r+0xdc>
 8002908:	2300      	movs	r3, #0
 800290a:	6053      	str	r3, [r2, #4]
 800290c:	e7de      	b.n	80028cc <_malloc_r+0xa8>
 800290e:	230c      	movs	r3, #12
 8002910:	6033      	str	r3, [r6, #0]
 8002912:	4630      	mov	r0, r6
 8002914:	f000 f80c 	bl	8002930 <__malloc_unlock>
 8002918:	e794      	b.n	8002844 <_malloc_r+0x20>
 800291a:	6005      	str	r5, [r0, #0]
 800291c:	e7d6      	b.n	80028cc <_malloc_r+0xa8>
 800291e:	bf00      	nop
 8002920:	2000021c 	.word	0x2000021c

08002924 <__malloc_lock>:
 8002924:	4801      	ldr	r0, [pc, #4]	@ (800292c <__malloc_lock+0x8>)
 8002926:	f7ff bf0e 	b.w	8002746 <__retarget_lock_acquire_recursive>
 800292a:	bf00      	nop
 800292c:	20000214 	.word	0x20000214

08002930 <__malloc_unlock>:
 8002930:	4801      	ldr	r0, [pc, #4]	@ (8002938 <__malloc_unlock+0x8>)
 8002932:	f7ff bf09 	b.w	8002748 <__retarget_lock_release_recursive>
 8002936:	bf00      	nop
 8002938:	20000214 	.word	0x20000214

0800293c <__sflush_r>:
 800293c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002944:	0716      	lsls	r6, r2, #28
 8002946:	4605      	mov	r5, r0
 8002948:	460c      	mov	r4, r1
 800294a:	d454      	bmi.n	80029f6 <__sflush_r+0xba>
 800294c:	684b      	ldr	r3, [r1, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	dc02      	bgt.n	8002958 <__sflush_r+0x1c>
 8002952:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002954:	2b00      	cmp	r3, #0
 8002956:	dd48      	ble.n	80029ea <__sflush_r+0xae>
 8002958:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800295a:	2e00      	cmp	r6, #0
 800295c:	d045      	beq.n	80029ea <__sflush_r+0xae>
 800295e:	2300      	movs	r3, #0
 8002960:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002964:	682f      	ldr	r7, [r5, #0]
 8002966:	6a21      	ldr	r1, [r4, #32]
 8002968:	602b      	str	r3, [r5, #0]
 800296a:	d030      	beq.n	80029ce <__sflush_r+0x92>
 800296c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	0759      	lsls	r1, r3, #29
 8002972:	d505      	bpl.n	8002980 <__sflush_r+0x44>
 8002974:	6863      	ldr	r3, [r4, #4]
 8002976:	1ad2      	subs	r2, r2, r3
 8002978:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800297a:	b10b      	cbz	r3, 8002980 <__sflush_r+0x44>
 800297c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800297e:	1ad2      	subs	r2, r2, r3
 8002980:	2300      	movs	r3, #0
 8002982:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002984:	6a21      	ldr	r1, [r4, #32]
 8002986:	4628      	mov	r0, r5
 8002988:	47b0      	blx	r6
 800298a:	1c43      	adds	r3, r0, #1
 800298c:	89a3      	ldrh	r3, [r4, #12]
 800298e:	d106      	bne.n	800299e <__sflush_r+0x62>
 8002990:	6829      	ldr	r1, [r5, #0]
 8002992:	291d      	cmp	r1, #29
 8002994:	d82b      	bhi.n	80029ee <__sflush_r+0xb2>
 8002996:	4a2a      	ldr	r2, [pc, #168]	@ (8002a40 <__sflush_r+0x104>)
 8002998:	40ca      	lsrs	r2, r1
 800299a:	07d6      	lsls	r6, r2, #31
 800299c:	d527      	bpl.n	80029ee <__sflush_r+0xb2>
 800299e:	2200      	movs	r2, #0
 80029a0:	6062      	str	r2, [r4, #4]
 80029a2:	04d9      	lsls	r1, r3, #19
 80029a4:	6922      	ldr	r2, [r4, #16]
 80029a6:	6022      	str	r2, [r4, #0]
 80029a8:	d504      	bpl.n	80029b4 <__sflush_r+0x78>
 80029aa:	1c42      	adds	r2, r0, #1
 80029ac:	d101      	bne.n	80029b2 <__sflush_r+0x76>
 80029ae:	682b      	ldr	r3, [r5, #0]
 80029b0:	b903      	cbnz	r3, 80029b4 <__sflush_r+0x78>
 80029b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80029b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80029b6:	602f      	str	r7, [r5, #0]
 80029b8:	b1b9      	cbz	r1, 80029ea <__sflush_r+0xae>
 80029ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80029be:	4299      	cmp	r1, r3
 80029c0:	d002      	beq.n	80029c8 <__sflush_r+0x8c>
 80029c2:	4628      	mov	r0, r5
 80029c4:	f7ff fec2 	bl	800274c <_free_r>
 80029c8:	2300      	movs	r3, #0
 80029ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80029cc:	e00d      	b.n	80029ea <__sflush_r+0xae>
 80029ce:	2301      	movs	r3, #1
 80029d0:	4628      	mov	r0, r5
 80029d2:	47b0      	blx	r6
 80029d4:	4602      	mov	r2, r0
 80029d6:	1c50      	adds	r0, r2, #1
 80029d8:	d1c9      	bne.n	800296e <__sflush_r+0x32>
 80029da:	682b      	ldr	r3, [r5, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0c6      	beq.n	800296e <__sflush_r+0x32>
 80029e0:	2b1d      	cmp	r3, #29
 80029e2:	d001      	beq.n	80029e8 <__sflush_r+0xac>
 80029e4:	2b16      	cmp	r3, #22
 80029e6:	d11e      	bne.n	8002a26 <__sflush_r+0xea>
 80029e8:	602f      	str	r7, [r5, #0]
 80029ea:	2000      	movs	r0, #0
 80029ec:	e022      	b.n	8002a34 <__sflush_r+0xf8>
 80029ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029f2:	b21b      	sxth	r3, r3
 80029f4:	e01b      	b.n	8002a2e <__sflush_r+0xf2>
 80029f6:	690f      	ldr	r7, [r1, #16]
 80029f8:	2f00      	cmp	r7, #0
 80029fa:	d0f6      	beq.n	80029ea <__sflush_r+0xae>
 80029fc:	0793      	lsls	r3, r2, #30
 80029fe:	680e      	ldr	r6, [r1, #0]
 8002a00:	bf08      	it	eq
 8002a02:	694b      	ldreq	r3, [r1, #20]
 8002a04:	600f      	str	r7, [r1, #0]
 8002a06:	bf18      	it	ne
 8002a08:	2300      	movne	r3, #0
 8002a0a:	eba6 0807 	sub.w	r8, r6, r7
 8002a0e:	608b      	str	r3, [r1, #8]
 8002a10:	f1b8 0f00 	cmp.w	r8, #0
 8002a14:	dde9      	ble.n	80029ea <__sflush_r+0xae>
 8002a16:	6a21      	ldr	r1, [r4, #32]
 8002a18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002a1a:	4643      	mov	r3, r8
 8002a1c:	463a      	mov	r2, r7
 8002a1e:	4628      	mov	r0, r5
 8002a20:	47b0      	blx	r6
 8002a22:	2800      	cmp	r0, #0
 8002a24:	dc08      	bgt.n	8002a38 <__sflush_r+0xfc>
 8002a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a2e:	81a3      	strh	r3, [r4, #12]
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295
 8002a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a38:	4407      	add	r7, r0
 8002a3a:	eba8 0800 	sub.w	r8, r8, r0
 8002a3e:	e7e7      	b.n	8002a10 <__sflush_r+0xd4>
 8002a40:	20400001 	.word	0x20400001

08002a44 <_fflush_r>:
 8002a44:	b538      	push	{r3, r4, r5, lr}
 8002a46:	690b      	ldr	r3, [r1, #16]
 8002a48:	4605      	mov	r5, r0
 8002a4a:	460c      	mov	r4, r1
 8002a4c:	b913      	cbnz	r3, 8002a54 <_fflush_r+0x10>
 8002a4e:	2500      	movs	r5, #0
 8002a50:	4628      	mov	r0, r5
 8002a52:	bd38      	pop	{r3, r4, r5, pc}
 8002a54:	b118      	cbz	r0, 8002a5e <_fflush_r+0x1a>
 8002a56:	6a03      	ldr	r3, [r0, #32]
 8002a58:	b90b      	cbnz	r3, 8002a5e <_fflush_r+0x1a>
 8002a5a:	f7ff fc8f 	bl	800237c <__sinit>
 8002a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f3      	beq.n	8002a4e <_fflush_r+0xa>
 8002a66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002a68:	07d0      	lsls	r0, r2, #31
 8002a6a:	d404      	bmi.n	8002a76 <_fflush_r+0x32>
 8002a6c:	0599      	lsls	r1, r3, #22
 8002a6e:	d402      	bmi.n	8002a76 <_fflush_r+0x32>
 8002a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a72:	f7ff fe68 	bl	8002746 <__retarget_lock_acquire_recursive>
 8002a76:	4628      	mov	r0, r5
 8002a78:	4621      	mov	r1, r4
 8002a7a:	f7ff ff5f 	bl	800293c <__sflush_r>
 8002a7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002a80:	07da      	lsls	r2, r3, #31
 8002a82:	4605      	mov	r5, r0
 8002a84:	d4e4      	bmi.n	8002a50 <_fflush_r+0xc>
 8002a86:	89a3      	ldrh	r3, [r4, #12]
 8002a88:	059b      	lsls	r3, r3, #22
 8002a8a:	d4e1      	bmi.n	8002a50 <_fflush_r+0xc>
 8002a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a8e:	f7ff fe5b 	bl	8002748 <__retarget_lock_release_recursive>
 8002a92:	e7dd      	b.n	8002a50 <_fflush_r+0xc>

08002a94 <__swhatbuf_r>:
 8002a94:	b570      	push	{r4, r5, r6, lr}
 8002a96:	460c      	mov	r4, r1
 8002a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a9c:	2900      	cmp	r1, #0
 8002a9e:	b096      	sub	sp, #88	@ 0x58
 8002aa0:	4615      	mov	r5, r2
 8002aa2:	461e      	mov	r6, r3
 8002aa4:	da0d      	bge.n	8002ac2 <__swhatbuf_r+0x2e>
 8002aa6:	89a3      	ldrh	r3, [r4, #12]
 8002aa8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002aac:	f04f 0100 	mov.w	r1, #0
 8002ab0:	bf14      	ite	ne
 8002ab2:	2340      	movne	r3, #64	@ 0x40
 8002ab4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002ab8:	2000      	movs	r0, #0
 8002aba:	6031      	str	r1, [r6, #0]
 8002abc:	602b      	str	r3, [r5, #0]
 8002abe:	b016      	add	sp, #88	@ 0x58
 8002ac0:	bd70      	pop	{r4, r5, r6, pc}
 8002ac2:	466a      	mov	r2, sp
 8002ac4:	f000 f848 	bl	8002b58 <_fstat_r>
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	dbec      	blt.n	8002aa6 <__swhatbuf_r+0x12>
 8002acc:	9901      	ldr	r1, [sp, #4]
 8002ace:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002ad2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002ad6:	4259      	negs	r1, r3
 8002ad8:	4159      	adcs	r1, r3
 8002ada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ade:	e7eb      	b.n	8002ab8 <__swhatbuf_r+0x24>

08002ae0 <__smakebuf_r>:
 8002ae0:	898b      	ldrh	r3, [r1, #12]
 8002ae2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ae4:	079d      	lsls	r5, r3, #30
 8002ae6:	4606      	mov	r6, r0
 8002ae8:	460c      	mov	r4, r1
 8002aea:	d507      	bpl.n	8002afc <__smakebuf_r+0x1c>
 8002aec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002af0:	6023      	str	r3, [r4, #0]
 8002af2:	6123      	str	r3, [r4, #16]
 8002af4:	2301      	movs	r3, #1
 8002af6:	6163      	str	r3, [r4, #20]
 8002af8:	b003      	add	sp, #12
 8002afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002afc:	ab01      	add	r3, sp, #4
 8002afe:	466a      	mov	r2, sp
 8002b00:	f7ff ffc8 	bl	8002a94 <__swhatbuf_r>
 8002b04:	9f00      	ldr	r7, [sp, #0]
 8002b06:	4605      	mov	r5, r0
 8002b08:	4639      	mov	r1, r7
 8002b0a:	4630      	mov	r0, r6
 8002b0c:	f7ff fe8a 	bl	8002824 <_malloc_r>
 8002b10:	b948      	cbnz	r0, 8002b26 <__smakebuf_r+0x46>
 8002b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b16:	059a      	lsls	r2, r3, #22
 8002b18:	d4ee      	bmi.n	8002af8 <__smakebuf_r+0x18>
 8002b1a:	f023 0303 	bic.w	r3, r3, #3
 8002b1e:	f043 0302 	orr.w	r3, r3, #2
 8002b22:	81a3      	strh	r3, [r4, #12]
 8002b24:	e7e2      	b.n	8002aec <__smakebuf_r+0xc>
 8002b26:	89a3      	ldrh	r3, [r4, #12]
 8002b28:	6020      	str	r0, [r4, #0]
 8002b2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b2e:	81a3      	strh	r3, [r4, #12]
 8002b30:	9b01      	ldr	r3, [sp, #4]
 8002b32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002b36:	b15b      	cbz	r3, 8002b50 <__smakebuf_r+0x70>
 8002b38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b3c:	4630      	mov	r0, r6
 8002b3e:	f000 f81d 	bl	8002b7c <_isatty_r>
 8002b42:	b128      	cbz	r0, 8002b50 <__smakebuf_r+0x70>
 8002b44:	89a3      	ldrh	r3, [r4, #12]
 8002b46:	f023 0303 	bic.w	r3, r3, #3
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	81a3      	strh	r3, [r4, #12]
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	431d      	orrs	r5, r3
 8002b54:	81a5      	strh	r5, [r4, #12]
 8002b56:	e7cf      	b.n	8002af8 <__smakebuf_r+0x18>

08002b58 <_fstat_r>:
 8002b58:	b538      	push	{r3, r4, r5, lr}
 8002b5a:	4d07      	ldr	r5, [pc, #28]	@ (8002b78 <_fstat_r+0x20>)
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	4604      	mov	r4, r0
 8002b60:	4608      	mov	r0, r1
 8002b62:	4611      	mov	r1, r2
 8002b64:	602b      	str	r3, [r5, #0]
 8002b66:	f7fd fef3 	bl	8000950 <_fstat>
 8002b6a:	1c43      	adds	r3, r0, #1
 8002b6c:	d102      	bne.n	8002b74 <_fstat_r+0x1c>
 8002b6e:	682b      	ldr	r3, [r5, #0]
 8002b70:	b103      	cbz	r3, 8002b74 <_fstat_r+0x1c>
 8002b72:	6023      	str	r3, [r4, #0]
 8002b74:	bd38      	pop	{r3, r4, r5, pc}
 8002b76:	bf00      	nop
 8002b78:	20000210 	.word	0x20000210

08002b7c <_isatty_r>:
 8002b7c:	b538      	push	{r3, r4, r5, lr}
 8002b7e:	4d06      	ldr	r5, [pc, #24]	@ (8002b98 <_isatty_r+0x1c>)
 8002b80:	2300      	movs	r3, #0
 8002b82:	4604      	mov	r4, r0
 8002b84:	4608      	mov	r0, r1
 8002b86:	602b      	str	r3, [r5, #0]
 8002b88:	f7fd fef2 	bl	8000970 <_isatty>
 8002b8c:	1c43      	adds	r3, r0, #1
 8002b8e:	d102      	bne.n	8002b96 <_isatty_r+0x1a>
 8002b90:	682b      	ldr	r3, [r5, #0]
 8002b92:	b103      	cbz	r3, 8002b96 <_isatty_r+0x1a>
 8002b94:	6023      	str	r3, [r4, #0]
 8002b96:	bd38      	pop	{r3, r4, r5, pc}
 8002b98:	20000210 	.word	0x20000210

08002b9c <_sbrk_r>:
 8002b9c:	b538      	push	{r3, r4, r5, lr}
 8002b9e:	4d06      	ldr	r5, [pc, #24]	@ (8002bb8 <_sbrk_r+0x1c>)
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	4608      	mov	r0, r1
 8002ba6:	602b      	str	r3, [r5, #0]
 8002ba8:	f7fd fefa 	bl	80009a0 <_sbrk>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d102      	bne.n	8002bb6 <_sbrk_r+0x1a>
 8002bb0:	682b      	ldr	r3, [r5, #0]
 8002bb2:	b103      	cbz	r3, 8002bb6 <_sbrk_r+0x1a>
 8002bb4:	6023      	str	r3, [r4, #0]
 8002bb6:	bd38      	pop	{r3, r4, r5, pc}
 8002bb8:	20000210 	.word	0x20000210

08002bbc <_init>:
 8002bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bbe:	bf00      	nop
 8002bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bc2:	bc08      	pop	{r3}
 8002bc4:	469e      	mov	lr, r3
 8002bc6:	4770      	bx	lr

08002bc8 <_fini>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	bf00      	nop
 8002bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bce:	bc08      	pop	{r3}
 8002bd0:	469e      	mov	lr, r3
 8002bd2:	4770      	bx	lr
