# system info Lab3_1 on 2021.05.25.13:40:54
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1621935650
#
#
# Files generated for Lab3_1 on 2021.05.25.13:40:54
files:
filepath,kind,attributes,module,is_top
simulation/Lab3_1.v,VERILOG,,Lab3_1,true
simulation/submodules/my_master.sv,SYSTEM_VERILOG,,my_master,false
simulation/submodules/my_slaveWS.sv,SYSTEM_VERILOG,,my_slaveWS,false
simulation/submodules/my_slave.sv,SYSTEM_VERILOG,,my_slave,false
simulation/submodules/Lab3_1_mm_interconnect_0.v,VERILOG,,Lab3_1_mm_interconnect_0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Lab3_1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_router,false
simulation/submodules/Lab3_1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_router_001,false
simulation/submodules/Lab3_1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_cmd_demux,false
simulation/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_cmd_mux,false
simulation/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_rsp_demux,false
simulation/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Lab3_1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,Lab3_1_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Lab3_1.my_master_0,my_master
Lab3_1.my_slaveWS_0,my_slaveWS
Lab3_1.my_slave_0,my_slave
Lab3_1.mm_interconnect_0,Lab3_1_mm_interconnect_0
Lab3_1.mm_interconnect_0.my_master_0_m0_translator,altera_merlin_master_translator
Lab3_1.mm_interconnect_0.my_slave_0_s0_translator,altera_merlin_slave_translator
Lab3_1.mm_interconnect_0.my_slaveWS_0_s0_translator,altera_merlin_slave_translator
Lab3_1.mm_interconnect_0.my_master_0_m0_agent,altera_merlin_master_agent
Lab3_1.mm_interconnect_0.my_slave_0_s0_agent,altera_merlin_slave_agent
Lab3_1.mm_interconnect_0.my_slaveWS_0_s0_agent,altera_merlin_slave_agent
Lab3_1.mm_interconnect_0.my_slave_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Lab3_1.mm_interconnect_0.my_slaveWS_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Lab3_1.mm_interconnect_0.router,Lab3_1_mm_interconnect_0_router
Lab3_1.mm_interconnect_0.router_001,Lab3_1_mm_interconnect_0_router_001
Lab3_1.mm_interconnect_0.router_002,Lab3_1_mm_interconnect_0_router_002
Lab3_1.mm_interconnect_0.my_slave_0_s0_burst_adapter,altera_merlin_burst_adapter
Lab3_1.mm_interconnect_0.cmd_demux,Lab3_1_mm_interconnect_0_cmd_demux
Lab3_1.mm_interconnect_0.cmd_mux,Lab3_1_mm_interconnect_0_cmd_mux
Lab3_1.mm_interconnect_0.cmd_mux_001,Lab3_1_mm_interconnect_0_cmd_mux
Lab3_1.mm_interconnect_0.rsp_demux,Lab3_1_mm_interconnect_0_rsp_demux
Lab3_1.mm_interconnect_0.rsp_demux_001,Lab3_1_mm_interconnect_0_rsp_demux
Lab3_1.mm_interconnect_0.rsp_mux,Lab3_1_mm_interconnect_0_rsp_mux
Lab3_1.mm_interconnect_0.my_slave_0_s0_rsp_width_adapter,altera_merlin_width_adapter
Lab3_1.mm_interconnect_0.my_slave_0_s0_cmd_width_adapter,altera_merlin_width_adapter
Lab3_1.mm_interconnect_0.avalon_st_adapter,Lab3_1_mm_interconnect_0_avalon_st_adapter
Lab3_1.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Lab3_1.mm_interconnect_0.avalon_st_adapter_001,Lab3_1_mm_interconnect_0_avalon_st_adapter_001
Lab3_1.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
