Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,3814
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0020300177857279778
power__switching__total,0.00033581594470888376
power__leakage__total,8.859181548359629E-7
power__total,0.0023667195346206427
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2694933519288294
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2738482296216615
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11437118242863292
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.852204775313613
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114371
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.655674
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27271305430245296
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2800516842139271
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6318513113788204
timing__setup__ws__corner:nom_slow_1p08V_125C,9.600713384926879
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.631851
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.561419
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2695050925376468
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27567124363523
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2995558330619763
timing__setup__ws__corner:nom_typ_1p20V_25C,10.397940580639997
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299556
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.605068
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2694933519288294
clock__skew__worst_setup,0.2738482296216615
timing__hold__ws,0.11437118242863292
timing__setup__ws,9.600713384926879
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114371
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.561419
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2782
design__instance__area__stdcell,55963.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.931027
design__instance__utilization__stdcell,0.931027
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,67
design__instance__area__class:inverter,397.354
design__instance__count__class:sequential_cell,604
design__instance__area__class:sequential_cell,29716.2
design__instance__count__class:multi_input_combinational_cell,1287
design__instance__area__class:multi_input_combinational_cell,11555.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,719
design__instance__area__class:timing_repair_buffer,11951.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72767.9
design__violations,0
design__instance__count__class:clock_buffer,97
design__instance__area__class:clock_buffer,2287.96
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,18.144
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,666
global_route__vias,17114
global_route__wirelength,110602
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2794
route__net__special,2
route__drc_errors__iter:0,616
route__wirelength__iter:0,73415
route__drc_errors__iter:1,261
route__wirelength__iter:1,73021
route__drc_errors__iter:2,236
route__wirelength__iter:2,72928
route__drc_errors__iter:3,0
route__wirelength__iter:3,72941
route__drc_errors,0
route__wirelength,72941
route__vias,14570
route__vias__singlecut,14570
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,631.775
design__instance__count__class:fill_cell,1032
design__instance__area__class:fill_cell,4145.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19974
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19983
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000264683
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00032411
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000167201
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00032411
design_powergrid__voltage__worst,0.00032411
design_powergrid__voltage__worst__net:VPWR,1.19974
design_powergrid__drop__worst,0.00032411
design_powergrid__drop__worst__net:VPWR,0.000264683
design_powergrid__voltage__worst__net:VGND,0.00032411
design_powergrid__drop__worst__net:VGND,0.00032411
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00016799999999999999070361689224029078104649670422077178955078125
ir__drop__worst,0.0002649999999999999903375902388091844841255806386470794677734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
