
controlador.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044f8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08004608  08004608  00005608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004820  08004820  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004820  08004820  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004820  08004820  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004820  08004820  00005820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004824  08004824  00005824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004828  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e8  2000000c  08004834  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  08004834  000066f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000918f  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001999  00000000  00000000  0000f1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  00010b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000806  00000000  00000000  000115c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bff  00000000  00000000  00011dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afb2  00000000  00000000  000299cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cccd  00000000  00000000  0003497f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c164c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ef4  00000000  00000000  000c1690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000c4584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	080045f0 	.word	0x080045f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	080045f0 	.word	0x080045f0

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001a2:	2afd      	cmp	r2, #253	@ 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	@ 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	@ 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_d2iz>:
 8000b64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b68:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b6c:	d215      	bcs.n	8000b9a <__aeabi_d2iz+0x36>
 8000b6e:	d511      	bpl.n	8000b94 <__aeabi_d2iz+0x30>
 8000b70:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b78:	d912      	bls.n	8000ba0 <__aeabi_d2iz+0x3c>
 8000b7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b86:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	bf18      	it	ne
 8000b90:	4240      	negne	r0, r0
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d105      	bne.n	8000bac <__aeabi_d2iz+0x48>
 8000ba0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba4:	bf08      	it	eq
 8000ba6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_d2f>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bbc:	bf24      	itt	cs
 8000bbe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc6:	d90d      	bls.n	8000be4 <__aeabi_d2f+0x30>
 8000bc8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bcc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bdc:	bf08      	it	eq
 8000bde:	f020 0001 	biceq.w	r0, r0, #1
 8000be2:	4770      	bx	lr
 8000be4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be8:	d121      	bne.n	8000c2e <__aeabi_d2f+0x7a>
 8000bea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bee:	bfbc      	itt	lt
 8000bf0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	4770      	bxlt	lr
 8000bf6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfe:	f1c2 0218 	rsb	r2, r2, #24
 8000c02:	f1c2 0c20 	rsb	ip, r2, #32
 8000c06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0e:	bf18      	it	ne
 8000c10:	f040 0001 	orrne.w	r0, r0, #1
 8000c14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c20:	ea40 000c 	orr.w	r0, r0, ip
 8000c24:	fa23 f302 	lsr.w	r3, r3, r2
 8000c28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c2c:	e7cc      	b.n	8000bc8 <__aeabi_d2f+0x14>
 8000c2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c32:	d107      	bne.n	8000c44 <__aeabi_d2f+0x90>
 8000c34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c38:	bf1e      	ittt	ne
 8000c3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c42:	4770      	bxne	lr
 8000c44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <__aeabi_frsub>:
 8000c54:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	e002      	b.n	8000c60 <__addsf3>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_fsub>:
 8000c5c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c60 <__addsf3>:
 8000c60:	0042      	lsls	r2, r0, #1
 8000c62:	bf1f      	itttt	ne
 8000c64:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c68:	ea92 0f03 	teqne	r2, r3
 8000c6c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c70:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c74:	d06a      	beq.n	8000d4c <__addsf3+0xec>
 8000c76:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c7a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c7e:	bfc1      	itttt	gt
 8000c80:	18d2      	addgt	r2, r2, r3
 8000c82:	4041      	eorgt	r1, r0
 8000c84:	4048      	eorgt	r0, r1
 8000c86:	4041      	eorgt	r1, r0
 8000c88:	bfb8      	it	lt
 8000c8a:	425b      	neglt	r3, r3
 8000c8c:	2b19      	cmp	r3, #25
 8000c8e:	bf88      	it	hi
 8000c90:	4770      	bxhi	lr
 8000c92:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c9a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c9e:	bf18      	it	ne
 8000ca0:	4240      	negne	r0, r0
 8000ca2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ca6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000caa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cae:	bf18      	it	ne
 8000cb0:	4249      	negne	r1, r1
 8000cb2:	ea92 0f03 	teq	r2, r3
 8000cb6:	d03f      	beq.n	8000d38 <__addsf3+0xd8>
 8000cb8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cbc:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc0:	eb10 000c 	adds.w	r0, r0, ip
 8000cc4:	f1c3 0320 	rsb	r3, r3, #32
 8000cc8:	fa01 f103 	lsl.w	r1, r1, r3
 8000ccc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	d502      	bpl.n	8000cd8 <__addsf3+0x78>
 8000cd2:	4249      	negs	r1, r1
 8000cd4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cd8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cdc:	d313      	bcc.n	8000d06 <__addsf3+0xa6>
 8000cde:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ce2:	d306      	bcc.n	8000cf2 <__addsf3+0x92>
 8000ce4:	0840      	lsrs	r0, r0, #1
 8000ce6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cea:	f102 0201 	add.w	r2, r2, #1
 8000cee:	2afe      	cmp	r2, #254	@ 0xfe
 8000cf0:	d251      	bcs.n	8000d96 <__addsf3+0x136>
 8000cf2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cf6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cfa:	bf08      	it	eq
 8000cfc:	f020 0001 	biceq.w	r0, r0, #1
 8000d00:	ea40 0003 	orr.w	r0, r0, r3
 8000d04:	4770      	bx	lr
 8000d06:	0049      	lsls	r1, r1, #1
 8000d08:	eb40 0000 	adc.w	r0, r0, r0
 8000d0c:	3a01      	subs	r2, #1
 8000d0e:	bf28      	it	cs
 8000d10:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d14:	d2ed      	bcs.n	8000cf2 <__addsf3+0x92>
 8000d16:	fab0 fc80 	clz	ip, r0
 8000d1a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d1e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d22:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d26:	bfaa      	itet	ge
 8000d28:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d2c:	4252      	neglt	r2, r2
 8000d2e:	4318      	orrge	r0, r3
 8000d30:	bfbc      	itt	lt
 8000d32:	40d0      	lsrlt	r0, r2
 8000d34:	4318      	orrlt	r0, r3
 8000d36:	4770      	bx	lr
 8000d38:	f092 0f00 	teq	r2, #0
 8000d3c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d40:	bf06      	itte	eq
 8000d42:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d46:	3201      	addeq	r2, #1
 8000d48:	3b01      	subne	r3, #1
 8000d4a:	e7b5      	b.n	8000cb8 <__addsf3+0x58>
 8000d4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d54:	bf18      	it	ne
 8000d56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d5a:	d021      	beq.n	8000da0 <__addsf3+0x140>
 8000d5c:	ea92 0f03 	teq	r2, r3
 8000d60:	d004      	beq.n	8000d6c <__addsf3+0x10c>
 8000d62:	f092 0f00 	teq	r2, #0
 8000d66:	bf08      	it	eq
 8000d68:	4608      	moveq	r0, r1
 8000d6a:	4770      	bx	lr
 8000d6c:	ea90 0f01 	teq	r0, r1
 8000d70:	bf1c      	itt	ne
 8000d72:	2000      	movne	r0, #0
 8000d74:	4770      	bxne	lr
 8000d76:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d7a:	d104      	bne.n	8000d86 <__addsf3+0x126>
 8000d7c:	0040      	lsls	r0, r0, #1
 8000d7e:	bf28      	it	cs
 8000d80:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d84:	4770      	bx	lr
 8000d86:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d8a:	bf3c      	itt	cc
 8000d8c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d90:	4770      	bxcc	lr
 8000d92:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d96:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d9e:	4770      	bx	lr
 8000da0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000da4:	bf16      	itet	ne
 8000da6:	4608      	movne	r0, r1
 8000da8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dac:	4601      	movne	r1, r0
 8000dae:	0242      	lsls	r2, r0, #9
 8000db0:	bf06      	itte	eq
 8000db2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000db6:	ea90 0f01 	teqeq	r0, r1
 8000dba:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_ui2f>:
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	e004      	b.n	8000dd0 <__aeabi_i2f+0x8>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_i2f>:
 8000dc8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dcc:	bf48      	it	mi
 8000dce:	4240      	negmi	r0, r0
 8000dd0:	ea5f 0c00 	movs.w	ip, r0
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ddc:	4601      	mov	r1, r0
 8000dde:	f04f 0000 	mov.w	r0, #0
 8000de2:	e01c      	b.n	8000e1e <__aeabi_l2f+0x2a>

08000de4 <__aeabi_ul2f>:
 8000de4:	ea50 0201 	orrs.w	r2, r0, r1
 8000de8:	bf08      	it	eq
 8000dea:	4770      	bxeq	lr
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	e00a      	b.n	8000e08 <__aeabi_l2f+0x14>
 8000df2:	bf00      	nop

08000df4 <__aeabi_l2f>:
 8000df4:	ea50 0201 	orrs.w	r2, r0, r1
 8000df8:	bf08      	it	eq
 8000dfa:	4770      	bxeq	lr
 8000dfc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e00:	d502      	bpl.n	8000e08 <__aeabi_l2f+0x14>
 8000e02:	4240      	negs	r0, r0
 8000e04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e08:	ea5f 0c01 	movs.w	ip, r1
 8000e0c:	bf02      	ittt	eq
 8000e0e:	4684      	moveq	ip, r0
 8000e10:	4601      	moveq	r1, r0
 8000e12:	2000      	moveq	r0, #0
 8000e14:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e18:	bf08      	it	eq
 8000e1a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e1e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e22:	fabc f28c 	clz	r2, ip
 8000e26:	3a08      	subs	r2, #8
 8000e28:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e2c:	db10      	blt.n	8000e50 <__aeabi_l2f+0x5c>
 8000e2e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e32:	4463      	add	r3, ip
 8000e34:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e38:	f1c2 0220 	rsb	r2, r2, #32
 8000e3c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e40:	fa20 f202 	lsr.w	r2, r0, r2
 8000e44:	eb43 0002 	adc.w	r0, r3, r2
 8000e48:	bf08      	it	eq
 8000e4a:	f020 0001 	biceq.w	r0, r0, #1
 8000e4e:	4770      	bx	lr
 8000e50:	f102 0220 	add.w	r2, r2, #32
 8000e54:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e58:	f1c2 0220 	rsb	r2, r2, #32
 8000e5c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e60:	fa21 f202 	lsr.w	r2, r1, r2
 8000e64:	eb43 0002 	adc.w	r0, r3, r2
 8000e68:	bf08      	it	eq
 8000e6a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e6e:	4770      	bx	lr

08000e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e74:	f000 fb1a 	bl	80014ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e78:	f000 f80e 	bl	8000e98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e7c:	f000 f8ee 	bl	800105c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e80:	f000 f862 	bl	8000f48 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e84:	f000 f89e 	bl	8000fc4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000e88:	4802      	ldr	r0, [pc, #8]	@ (8000e94 <main+0x24>)
 8000e8a:	f002 f813 	bl	8002eb4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e8e:	bf00      	nop
 8000e90:	e7fd      	b.n	8000e8e <main+0x1e>
 8000e92:	bf00      	nop
 8000e94:	20000058 	.word	0x20000058

08000e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b094      	sub	sp, #80	@ 0x50
 8000e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ea2:	2228      	movs	r2, #40	@ 0x28
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f002 fba6 	bl	80035f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ecc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eda:	2302      	movs	r3, #2
 8000edc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ede:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eec:	4618      	mov	r0, r3
 8000eee:	f001 fa29 	bl	8002344 <HAL_RCC_OscConfig>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000ef8:	f000 f9de 	bl	80012b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efc:	230f      	movs	r3, #15
 8000efe:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f00:	2302      	movs	r3, #2
 8000f02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f001 fc96 	bl	8002848 <HAL_RCC_ClockConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000f22:	f000 f9c9 	bl	80012b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f26:	2302      	movs	r3, #2
 8000f28:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	4618      	mov	r0, r3
 8000f32:	f001 fe03 	bl	8002b3c <HAL_RCCEx_PeriphCLKConfig>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000f3c:	f000 f9bc 	bl	80012b8 <Error_Handler>
  }
}
 8000f40:	bf00      	nop
 8000f42:	3750      	adds	r7, #80	@ 0x50
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f58:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f5a:	4a19      	ldr	r2, [pc, #100]	@ (8000fc0 <MX_ADC1_Init+0x78>)
 8000f5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f5e:	4b17      	ldr	r3, [pc, #92]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f64:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f6a:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f72:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000f76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f78:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f84:	480d      	ldr	r0, [pc, #52]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000f86:	f000 faf3 	bl	8001570 <HAL_ADC_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f90:	f000 f992 	bl	80012b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f94:	2301      	movs	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_ADC1_Init+0x74>)
 8000fa6:	f000 fda7 	bl	8001af8 <HAL_ADC_ConfigChannel>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000fb0:	f000 f982 	bl	80012b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000028 	.word	0x20000028
 8000fc0:	40012400 	.word	0x40012400

08000fc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd8:	463b      	mov	r3, r7
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <MX_TIM2_Init+0x94>)
 8000fe2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fe6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <MX_TIM2_Init+0x94>)
 8000fea:	229f      	movs	r2, #159	@ 0x9f
 8000fec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <MX_TIM2_Init+0x94>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <MX_TIM2_Init+0x94>)
 8000ff6:	2214      	movs	r2, #20
 8000ff8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffa:	4b17      	ldr	r3, [pc, #92]	@ (8001058 <MX_TIM2_Init+0x94>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <MX_TIM2_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001006:	4814      	ldr	r0, [pc, #80]	@ (8001058 <MX_TIM2_Init+0x94>)
 8001008:	f001 ff04 	bl	8002e14 <HAL_TIM_Base_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001012:	f000 f951 	bl	80012b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001016:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	4619      	mov	r1, r3
 8001022:	480d      	ldr	r0, [pc, #52]	@ (8001058 <MX_TIM2_Init+0x94>)
 8001024:	f002 f888 	bl	8003138 <HAL_TIM_ConfigClockSource>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800102e:	f000 f943 	bl	80012b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001032:	2300      	movs	r3, #0
 8001034:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800103a:	463b      	mov	r3, r7
 800103c:	4619      	mov	r1, r3
 800103e:	4806      	ldr	r0, [pc, #24]	@ (8001058 <MX_TIM2_Init+0x94>)
 8001040:	f002 fa6a 	bl	8003518 <HAL_TIMEx_MasterConfigSynchronization>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800104a:	f000 f935 	bl	80012b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000058 	.word	0x20000058

0800105c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <MX_GPIO_Init+0x40>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	4a0d      	ldr	r2, [pc, #52]	@ (800109c <MX_GPIO_Init+0x40>)
 8001068:	f043 0320 	orr.w	r3, r3, #32
 800106c:	6193      	str	r3, [r2, #24]
 800106e:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <MX_GPIO_Init+0x40>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	f003 0320 	and.w	r3, r3, #32
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b08      	ldr	r3, [pc, #32]	@ (800109c <MX_GPIO_Init+0x40>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <MX_GPIO_Init+0x40>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6193      	str	r3, [r2, #24]
 8001086:	4b05      	ldr	r3, [pc, #20]	@ (800109c <MX_GPIO_Init+0x40>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr
 800109c:	40021000 	.word	0x40021000

080010a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010a0:	b5b0      	push	{r4, r5, r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010b0:	f040 80da 	bne.w	8001268 <HAL_TIM_PeriodElapsedCallback+0x1c8>
	{
		prev_transductor_val = transductor_input[(curr_idx - 1 + ARRAY_MAX_SIZE) % ARRAY_MAX_SIZE];
 80010b4:	4b70      	ldr	r3, [pc, #448]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 80010bc:	4b6f      	ldr	r3, [pc, #444]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80010be:	fb83 1302 	smull	r1, r3, r3, r2
 80010c2:	1159      	asrs	r1, r3, #5
 80010c4:	17d3      	asrs	r3, r2, #31
 80010c6:	1acb      	subs	r3, r1, r3
 80010c8:	2164      	movs	r1, #100	@ 0x64
 80010ca:	fb01 f303 	mul.w	r3, r1, r3
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	4a6b      	ldr	r2, [pc, #428]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80010d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d6:	4a6b      	ldr	r2, [pc, #428]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80010d8:	6013      	str	r3, [r2, #0]
		ref_signal[curr_idx] = OFFSET + A * sin(2 * PI * F * Ts * curr_idx);
 80010da:	4b67      	ldr	r3, [pc, #412]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fe72 	bl	8000dc8 <__aeabi_i2f>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4968      	ldr	r1, [pc, #416]	@ (8001288 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff f831 	bl	8000150 <__aeabi_fmul>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa45 	bl	8000580 <__aeabi_f2d>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f002 faa7 	bl	8003650 <sin>
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b61      	ldr	r3, [pc, #388]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001108:	f7ff fa92 	bl	8000630 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b5d      	ldr	r3, [pc, #372]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800111a:	f7ff f8d3 	bl	80002c4 <__adddf3>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4955      	ldr	r1, [pc, #340]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001124:	680c      	ldr	r4, [r1, #0]
 8001126:	4610      	mov	r0, r2
 8001128:	4619      	mov	r1, r3
 800112a:	f7ff fd43 	bl	8000bb4 <__aeabi_d2f>
 800112e:	4603      	mov	r3, r0
 8001130:	4a58      	ldr	r2, [pc, #352]	@ (8001294 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001132:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		error[curr_idx] = ref_signal[curr_idx] - prev_transductor_val;
 8001136:	4b50      	ldr	r3, [pc, #320]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a56      	ldr	r2, [pc, #344]	@ (8001294 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800113c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001140:	4a50      	ldr	r2, [pc, #320]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	494c      	ldr	r1, [pc, #304]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001146:	680c      	ldr	r4, [r1, #0]
 8001148:	4611      	mov	r1, r2
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fd86 	bl	8000c5c <__aeabi_fsub>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b50      	ldr	r3, [pc, #320]	@ (8001298 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001156:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

		// Inicia a converso ADC
		HAL_ADC_Start(&hadc1);
 800115a:	4850      	ldr	r0, [pc, #320]	@ (800129c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800115c:	f000 fae0 	bl	8001720 <HAL_ADC_Start>

		// Espera a converso estar pronta (timeout opcional)
		if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001160:	210a      	movs	r1, #10
 8001162:	484e      	ldr	r0, [pc, #312]	@ (800129c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001164:	f000 fbb6 	bl	80018d4 <HAL_ADC_PollForConversion>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d179      	bne.n	8001262 <HAL_TIM_PeriodElapsedCallback+0x1c2>
		{
			transductor_input[curr_idx] = HAL_ADC_GetValue(&hadc1) * ADC_SCALE_FACTOR / TRANSDUCTOR_GAIN;
 800116e:	484b      	ldr	r0, [pc, #300]	@ (800129c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001170:	f000 fcb6 	bl	8001ae0 <HAL_ADC_GetValue>
 8001174:	4603      	mov	r3, r0
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fe22 	bl	8000dc0 <__aeabi_ui2f>
 800117c:	4603      	mov	r3, r0
 800117e:	4948      	ldr	r1, [pc, #288]	@ (80012a0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001180:	4618      	mov	r0, r3
 8001182:	f7fe ffe5 	bl	8000150 <__aeabi_fmul>
 8001186:	4603      	mov	r3, r0
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f9f9 	bl	8000580 <__aeabi_f2d>
 800118e:	a338      	add	r3, pc, #224	@ (adr r3, 8001270 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	f7ff fb76 	bl	8000884 <__aeabi_ddiv>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4936      	ldr	r1, [pc, #216]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800119e:	680c      	ldr	r4, [r1, #0]
 80011a0:	4610      	mov	r0, r2
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fd06 	bl	8000bb4 <__aeabi_d2f>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4a35      	ldr	r2, [pc, #212]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80011ac:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

			// u(k) = u(k-1) + Kp*e(k) - Kp*Ki*e(k-1);
			prev_pid_output = pid_output[(curr_idx - 1 + ARRAY_MAX_SIZE) % ARRAY_MAX_SIZE];
 80011b0:	4b31      	ldr	r3, [pc, #196]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 80011b8:	4b30      	ldr	r3, [pc, #192]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80011ba:	fb83 1302 	smull	r1, r3, r3, r2
 80011be:	1159      	asrs	r1, r3, #5
 80011c0:	17d3      	asrs	r3, r2, #31
 80011c2:	1acb      	subs	r3, r1, r3
 80011c4:	2164      	movs	r1, #100	@ 0x64
 80011c6:	fb01 f303 	mul.w	r3, r1, r3
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	4a35      	ldr	r2, [pc, #212]	@ (80012a4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80011ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d2:	4a35      	ldr	r2, [pc, #212]	@ (80012a8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80011d4:	6013      	str	r3, [r2, #0]
			prev_error = error[(curr_idx - 1 + ARRAY_MAX_SIZE) % ARRAY_MAX_SIZE];
 80011d6:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 80011de:	4b27      	ldr	r3, [pc, #156]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80011e0:	fb83 1302 	smull	r1, r3, r3, r2
 80011e4:	1159      	asrs	r1, r3, #5
 80011e6:	17d3      	asrs	r3, r2, #31
 80011e8:	1acb      	subs	r3, r1, r3
 80011ea:	2164      	movs	r1, #100	@ 0x64
 80011ec:	fb01 f303 	mul.w	r3, r1, r3
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	4a29      	ldr	r2, [pc, #164]	@ (8001298 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80011f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f8:	4a2c      	ldr	r2, [pc, #176]	@ (80012ac <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80011fa:	6013      	str	r3, [r2, #0]

			pid_output[curr_idx] = prev_pid_output + Kp*error[curr_idx] - Kp*Ki*prev_error;
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a25      	ldr	r2, [pc, #148]	@ (8001298 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001206:	492a      	ldr	r1, [pc, #168]	@ (80012b0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001208:	4618      	mov	r0, r3
 800120a:	f7fe ffa1 	bl	8000150 <__aeabi_fmul>
 800120e:	4603      	mov	r3, r0
 8001210:	461a      	mov	r2, r3
 8001212:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4619      	mov	r1, r3
 8001218:	4610      	mov	r0, r2
 800121a:	f7ff fd21 	bl	8000c60 <__addsf3>
 800121e:	4603      	mov	r3, r0
 8001220:	461d      	mov	r5, r3
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4923      	ldr	r1, [pc, #140]	@ (80012b4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001228:	4618      	mov	r0, r3
 800122a:	f7fe ff91 	bl	8000150 <__aeabi_fmul>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001234:	681c      	ldr	r4, [r3, #0]
 8001236:	4611      	mov	r1, r2
 8001238:	4628      	mov	r0, r5
 800123a:	f7ff fd0f 	bl	8000c5c <__aeabi_fsub>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	4b18      	ldr	r3, [pc, #96]	@ (80012a4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001244:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

			if(curr_idx < ARRAY_MAX_SIZE){
 8001248:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b63      	cmp	r3, #99	@ 0x63
 800124e:	dc05      	bgt.n	800125c <HAL_TIM_PeriodElapsedCallback+0x1bc>
				curr_idx++;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	4a08      	ldr	r2, [pc, #32]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	e002      	b.n	8001262 <HAL_TIM_PeriodElapsedCallback+0x1c2>
			}
			else{
				curr_idx = 0;
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
			}
		}
		HAL_ADC_Stop(&hadc1);
 8001262:	480e      	ldr	r0, [pc, #56]	@ (800129c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001264:	f000 fb0a 	bl	800187c <HAL_ADC_Stop>
	}
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bdb0      	pop	{r4, r5, r7, pc}
 8001270:	9999999a 	.word	0x9999999a
 8001274:	3fc19999 	.word	0x3fc19999
 8001278:	200000a0 	.word	0x200000a0
 800127c:	51eb851f 	.word	0x51eb851f
 8001280:	20000234 	.word	0x20000234
 8001284:	200003c4 	.word	0x200003c4
 8001288:	3d80adfd 	.word	0x3d80adfd
 800128c:	40180000 	.word	0x40180000
 8001290:	40280000 	.word	0x40280000
 8001294:	200000a4 	.word	0x200000a4
 8001298:	200003c8 	.word	0x200003c8
 800129c:	20000028 	.word	0x20000028
 80012a0:	3a533333 	.word	0x3a533333
 80012a4:	2000055c 	.word	0x2000055c
 80012a8:	200006ec 	.word	0x200006ec
 80012ac:	20000558 	.word	0x20000558
 80012b0:	3da3d70a 	.word	0x3da3d70a
 80012b4:	3ad1b717 	.word	0x3ad1b717

080012b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012bc:	b672      	cpsid	i
}
 80012be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <Error_Handler+0x8>

080012c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012ca:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <HAL_MspInit+0x5c>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	4a14      	ldr	r2, [pc, #80]	@ (8001320 <HAL_MspInit+0x5c>)
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	6193      	str	r3, [r2, #24]
 80012d6:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_MspInit+0x5c>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <HAL_MspInit+0x5c>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001320 <HAL_MspInit+0x5c>)
 80012e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ec:	61d3      	str	r3, [r2, #28]
 80012ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <HAL_MspInit+0x5c>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <HAL_MspInit+0x60>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	4a04      	ldr	r2, [pc, #16]	@ (8001324 <HAL_MspInit+0x60>)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001316:	bf00      	nop
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	bc80      	pop	{r7}
 800131e:	4770      	bx	lr
 8001320:	40021000 	.word	0x40021000
 8001324:	40010000 	.word	0x40010000

08001328 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a14      	ldr	r2, [pc, #80]	@ (8001394 <HAL_ADC_MspInit+0x6c>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d121      	bne.n	800138c <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001348:	4b13      	ldr	r3, [pc, #76]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 800134e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001360:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	4a0c      	ldr	r2, [pc, #48]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 8001366:	f043 0304 	orr.w	r3, r3, #4
 800136a:	6193      	str	r3, [r2, #24]
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_ADC_MspInit+0x70>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001378:	2302      	movs	r3, #2
 800137a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800137c:	2303      	movs	r3, #3
 800137e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <HAL_ADC_MspInit+0x74>)
 8001388:	f000 fe58 	bl	800203c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40012400 	.word	0x40012400
 8001398:	40021000 	.word	0x40021000
 800139c:	40010800 	.word	0x40010800

080013a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b0:	d113      	bne.n	80013da <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <HAL_TIM_Base_MspInit+0x44>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <HAL_TIM_Base_MspInit+0x44>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <HAL_TIM_Base_MspInit+0x44>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	201c      	movs	r0, #28
 80013d0:	f000 fdfd 	bl	8001fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013d4:	201c      	movs	r0, #28
 80013d6:	f000 fe16 	bl	8002006 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000

080013e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <NMI_Handler+0x4>

080013f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <HardFault_Handler+0x4>

080013f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <MemManage_Handler+0x4>

08001400 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <UsageFault_Handler+0x4>

08001410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr

0800141c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr

08001434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001438:	f000 f87e 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}

08001440 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001444:	4802      	ldr	r0, [pc, #8]	@ (8001450 <TIM2_IRQHandler+0x10>)
 8001446:	f001 fd87 	bl	8002f58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000058 	.word	0x20000058

08001454 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <Reset_Handler>:
 8001460:	f7ff fff8 	bl	8001454 <SystemInit>
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <LoopFillZerobss+0xe>)
 8001466:	490c      	ldr	r1, [pc, #48]	@ (8001498 <LoopFillZerobss+0x12>)
 8001468:	4a0c      	ldr	r2, [pc, #48]	@ (800149c <LoopFillZerobss+0x16>)
 800146a:	2300      	movs	r3, #0
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:
 800146e:	58d4      	ldr	r4, [r2, r3]
 8001470:	50c4      	str	r4, [r0, r3]
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:
 8001474:	18c4      	adds	r4, r0, r3
 8001476:	428c      	cmp	r4, r1
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
 800147a:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <LoopFillZerobss+0x1a>)
 800147c:	4c09      	ldr	r4, [pc, #36]	@ (80014a4 <LoopFillZerobss+0x1e>)
 800147e:	2300      	movs	r3, #0
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:
 8001482:	6013      	str	r3, [r2, #0]
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:
 8001486:	42a2      	cmp	r2, r4
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>
 800148a:	f002 f8bd 	bl	8003608 <__libc_init_array>
 800148e:	f7ff fcef 	bl	8000e70 <main>
 8001492:	4770      	bx	lr
 8001494:	20000000 	.word	0x20000000
 8001498:	2000000c 	.word	0x2000000c
 800149c:	08004828 	.word	0x08004828
 80014a0:	2000000c 	.word	0x2000000c
 80014a4:	200006f4 	.word	0x200006f4

080014a8 <ADC1_2_IRQHandler>:
 80014a8:	e7fe      	b.n	80014a8 <ADC1_2_IRQHandler>
	...

080014ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <HAL_Init+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	@ (80014d4 <HAL_Init+0x28>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f000 fd7b 	bl	8001fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	200f      	movs	r0, #15
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff fefc 	bl	80012c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40022000 	.word	0x40022000

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fd93 	bl	8002022 <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001514:	f000 fd5b 	bl	8001fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000008 	.word	0x20000008
 8001534:	20000004 	.word	0x20000004

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <HAL_IncTick+0x1c>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_IncTick+0x20>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a03      	ldr	r2, [pc, #12]	@ (8001558 <HAL_IncTick+0x20>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000008 	.word	0x20000008
 8001558:	200006f0 	.word	0x200006f0

0800155c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b02      	ldr	r3, [pc, #8]	@ (800156c <HAL_GetTick+0x10>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	200006f0 	.word	0x200006f0

08001570 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001578:	2300      	movs	r3, #0
 800157a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e0be      	b.n	8001710 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800159c:	2b00      	cmp	r3, #0
 800159e:	d109      	bne.n	80015b4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff feba 	bl	8001328 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 fbf1 	bl	8001d9c <ADC_ConversionStop_Disable>
 80015ba:	4603      	mov	r3, r0
 80015bc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c2:	f003 0310 	and.w	r3, r3, #16
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f040 8099 	bne.w	80016fe <HAL_ADC_Init+0x18e>
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f040 8095 	bne.w	80016fe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015dc:	f023 0302 	bic.w	r3, r3, #2
 80015e0:	f043 0202 	orr.w	r2, r3, #2
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80015f0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	7b1b      	ldrb	r3, [r3, #12]
 80015f6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80015f8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001608:	d003      	beq.n	8001612 <HAL_ADC_Init+0xa2>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d102      	bne.n	8001618 <HAL_ADC_Init+0xa8>
 8001612:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001616:	e000      	b.n	800161a <HAL_ADC_Init+0xaa>
 8001618:	2300      	movs	r3, #0
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	7d1b      	ldrb	r3, [r3, #20]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d119      	bne.n	800165c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	7b1b      	ldrb	r3, [r3, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d109      	bne.n	8001644 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	3b01      	subs	r3, #1
 8001636:	035a      	lsls	r2, r3, #13
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	e00b      	b.n	800165c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001648:	f043 0220 	orr.w	r2, r3, #32
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001654:	f043 0201 	orr.w	r2, r3, #1
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	430a      	orrs	r2, r1
 800166e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689a      	ldr	r2, [r3, #8]
 8001676:	4b28      	ldr	r3, [pc, #160]	@ (8001718 <HAL_ADC_Init+0x1a8>)
 8001678:	4013      	ands	r3, r2
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	68b9      	ldr	r1, [r7, #8]
 8001680:	430b      	orrs	r3, r1
 8001682:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800168c:	d003      	beq.n	8001696 <HAL_ADC_Init+0x126>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d104      	bne.n	80016a0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	3b01      	subs	r3, #1
 800169c:	051b      	lsls	r3, r3, #20
 800169e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	430a      	orrs	r2, r1
 80016b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689a      	ldr	r2, [r3, #8]
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <HAL_ADC_Init+0x1ac>)
 80016bc:	4013      	ands	r3, r2
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d10b      	bne.n	80016dc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ce:	f023 0303 	bic.w	r3, r3, #3
 80016d2:	f043 0201 	orr.w	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016da:	e018      	b.n	800170e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e0:	f023 0312 	bic.w	r3, r3, #18
 80016e4:	f043 0210 	orr.w	r2, r3, #16
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f0:	f043 0201 	orr.w	r2, r3, #1
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016fc:	e007      	b.n	800170e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001702:	f043 0210 	orr.w	r2, r3, #16
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800170e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	ffe1f7fd 	.word	0xffe1f7fd
 800171c:	ff1f0efe 	.word	0xff1f0efe

08001720 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001728:	2300      	movs	r3, #0
 800172a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001732:	2b01      	cmp	r3, #1
 8001734:	d101      	bne.n	800173a <HAL_ADC_Start+0x1a>
 8001736:	2302      	movs	r3, #2
 8001738:	e098      	b.n	800186c <HAL_ADC_Start+0x14c>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fad0 	bl	8001ce8 <ADC_Enable>
 8001748:	4603      	mov	r3, r0
 800174a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2b00      	cmp	r3, #0
 8001750:	f040 8087 	bne.w	8001862 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800175c:	f023 0301 	bic.w	r3, r3, #1
 8001760:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a41      	ldr	r2, [pc, #260]	@ (8001874 <HAL_ADC_Start+0x154>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d105      	bne.n	800177e <HAL_ADC_Start+0x5e>
 8001772:	4b41      	ldr	r3, [pc, #260]	@ (8001878 <HAL_ADC_Start+0x158>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d115      	bne.n	80017aa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001782:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001794:	2b00      	cmp	r3, #0
 8001796:	d026      	beq.n	80017e6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017a8:	e01d      	b.n	80017e6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001878 <HAL_ADC_Start+0x158>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d004      	beq.n	80017ca <HAL_ADC_Start+0xaa>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001874 <HAL_ADC_Start+0x154>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d10d      	bne.n	80017e6 <HAL_ADC_Start+0xc6>
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <HAL_ADC_Start+0x158>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d006      	beq.n	8001800 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f6:	f023 0206 	bic.w	r2, r3, #6
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017fe:	e002      	b.n	8001806 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f06f 0202 	mvn.w	r2, #2
 8001816:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001822:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001826:	d113      	bne.n	8001850 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800182c:	4a11      	ldr	r2, [pc, #68]	@ (8001874 <HAL_ADC_Start+0x154>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d105      	bne.n	800183e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001832:	4b11      	ldr	r3, [pc, #68]	@ (8001878 <HAL_ADC_Start+0x158>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800183a:	2b00      	cmp	r3, #0
 800183c:	d108      	bne.n	8001850 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800184c:	609a      	str	r2, [r3, #8]
 800184e:	e00c      	b.n	800186a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	689a      	ldr	r2, [r3, #8]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	e003      	b.n	800186a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40012800 	.word	0x40012800
 8001878:	40012400 	.word	0x40012400

0800187c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_ADC_Stop+0x1a>
 8001892:	2302      	movs	r3, #2
 8001894:	e01a      	b.n	80018cc <HAL_ADC_Stop+0x50>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 fa7c 	bl	8001d9c <ADC_ConversionStop_Disable>
 80018a4:	4603      	mov	r3, r0
 80018a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d109      	bne.n	80018c2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018b6:	f023 0301 	bic.w	r3, r3, #1
 80018ba:	f043 0201 	orr.w	r2, r3, #1
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80018d4:	b590      	push	{r4, r7, lr}
 80018d6:	b087      	sub	sp, #28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80018ea:	f7ff fe37 	bl	800155c <HAL_GetTick>
 80018ee:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00b      	beq.n	8001916 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001902:	f043 0220 	orr.w	r2, r3, #32
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e0d3      	b.n	8001abe <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001920:	2b00      	cmp	r3, #0
 8001922:	d131      	bne.n	8001988 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800192a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800192e:	2b00      	cmp	r3, #0
 8001930:	d12a      	bne.n	8001988 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001932:	e021      	b.n	8001978 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800193a:	d01d      	beq.n	8001978 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d007      	beq.n	8001952 <HAL_ADC_PollForConversion+0x7e>
 8001942:	f7ff fe0b 	bl	800155c <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d212      	bcs.n	8001978 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d10b      	bne.n	8001978 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001964:	f043 0204 	orr.w	r2, r3, #4
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e0a2      	b.n	8001abe <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0d6      	beq.n	8001934 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001986:	e070      	b.n	8001a6a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001988:	4b4f      	ldr	r3, [pc, #316]	@ (8001ac8 <HAL_ADC_PollForConversion+0x1f4>)
 800198a:	681c      	ldr	r4, [r3, #0]
 800198c:	2002      	movs	r0, #2
 800198e:	f001 f98b 	bl	8002ca8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001992:	4603      	mov	r3, r0
 8001994:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6919      	ldr	r1, [r3, #16]
 800199e:	4b4b      	ldr	r3, [pc, #300]	@ (8001acc <HAL_ADC_PollForConversion+0x1f8>)
 80019a0:	400b      	ands	r3, r1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d118      	bne.n	80019d8 <HAL_ADC_PollForConversion+0x104>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68d9      	ldr	r1, [r3, #12]
 80019ac:	4b48      	ldr	r3, [pc, #288]	@ (8001ad0 <HAL_ADC_PollForConversion+0x1fc>)
 80019ae:	400b      	ands	r3, r1
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d111      	bne.n	80019d8 <HAL_ADC_PollForConversion+0x104>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6919      	ldr	r1, [r3, #16]
 80019ba:	4b46      	ldr	r3, [pc, #280]	@ (8001ad4 <HAL_ADC_PollForConversion+0x200>)
 80019bc:	400b      	ands	r3, r1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d108      	bne.n	80019d4 <HAL_ADC_PollForConversion+0x100>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68d9      	ldr	r1, [r3, #12]
 80019c8:	4b43      	ldr	r3, [pc, #268]	@ (8001ad8 <HAL_ADC_PollForConversion+0x204>)
 80019ca:	400b      	ands	r3, r1
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d101      	bne.n	80019d4 <HAL_ADC_PollForConversion+0x100>
 80019d0:	2314      	movs	r3, #20
 80019d2:	e020      	b.n	8001a16 <HAL_ADC_PollForConversion+0x142>
 80019d4:	2329      	movs	r3, #41	@ 0x29
 80019d6:	e01e      	b.n	8001a16 <HAL_ADC_PollForConversion+0x142>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6919      	ldr	r1, [r3, #16]
 80019de:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad4 <HAL_ADC_PollForConversion+0x200>)
 80019e0:	400b      	ands	r3, r1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <HAL_ADC_PollForConversion+0x120>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68d9      	ldr	r1, [r3, #12]
 80019ec:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad8 <HAL_ADC_PollForConversion+0x204>)
 80019ee:	400b      	ands	r3, r1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d00d      	beq.n	8001a10 <HAL_ADC_PollForConversion+0x13c>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6919      	ldr	r1, [r3, #16]
 80019fa:	4b38      	ldr	r3, [pc, #224]	@ (8001adc <HAL_ADC_PollForConversion+0x208>)
 80019fc:	400b      	ands	r3, r1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d108      	bne.n	8001a14 <HAL_ADC_PollForConversion+0x140>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68d9      	ldr	r1, [r3, #12]
 8001a08:	4b34      	ldr	r3, [pc, #208]	@ (8001adc <HAL_ADC_PollForConversion+0x208>)
 8001a0a:	400b      	ands	r3, r1
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_ADC_PollForConversion+0x140>
 8001a10:	2354      	movs	r3, #84	@ 0x54
 8001a12:	e000      	b.n	8001a16 <HAL_ADC_PollForConversion+0x142>
 8001a14:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a1c:	e021      	b.n	8001a62 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a24:	d01a      	beq.n	8001a5c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d007      	beq.n	8001a3c <HAL_ADC_PollForConversion+0x168>
 8001a2c:	f7ff fd96 	bl	800155c <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	683a      	ldr	r2, [r7, #0]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d20f      	bcs.n	8001a5c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d90b      	bls.n	8001a5c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	f043 0204 	orr.w	r2, r3, #4
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e030      	b.n	8001abe <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d8d9      	bhi.n	8001a1e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f06f 0212 	mvn.w	r2, #18
 8001a72:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a78:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a8a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a8e:	d115      	bne.n	8001abc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d111      	bne.n	8001abc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d105      	bne.n	8001abc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	f043 0201 	orr.w	r2, r3, #1
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	371c      	adds	r7, #28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd90      	pop	{r4, r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	24924924 	.word	0x24924924
 8001ad0:	00924924 	.word	0x00924924
 8001ad4:	12492492 	.word	0x12492492
 8001ad8:	00492492 	.word	0x00492492
 8001adc:	00249249 	.word	0x00249249

08001ae0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b02:	2300      	movs	r3, #0
 8001b04:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_ADC_ConfigChannel+0x20>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e0dc      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1da>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b06      	cmp	r3, #6
 8001b26:	d81c      	bhi.n	8001b62 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685a      	ldr	r2, [r3, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	3b05      	subs	r3, #5
 8001b3a:	221f      	movs	r2, #31
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	4019      	ands	r1, r3
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	6818      	ldr	r0, [r3, #0]
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	3b05      	subs	r3, #5
 8001b54:	fa00 f203 	lsl.w	r2, r0, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b60:	e03c      	b.n	8001bdc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b0c      	cmp	r3, #12
 8001b68:	d81c      	bhi.n	8001ba4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	4613      	mov	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	3b23      	subs	r3, #35	@ 0x23
 8001b7c:	221f      	movs	r2, #31
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43db      	mvns	r3, r3
 8001b84:	4019      	ands	r1, r3
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	3b23      	subs	r3, #35	@ 0x23
 8001b96:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ba2:	e01b      	b.n	8001bdc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685a      	ldr	r2, [r3, #4]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	3b41      	subs	r3, #65	@ 0x41
 8001bb6:	221f      	movs	r2, #31
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	4019      	ands	r1, r3
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	3b41      	subs	r3, #65	@ 0x41
 8001bd0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b09      	cmp	r3, #9
 8001be2:	d91c      	bls.n	8001c1e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68d9      	ldr	r1, [r3, #12]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b1e      	subs	r3, #30
 8001bf6:	2207      	movs	r2, #7
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4019      	ands	r1, r3
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	6898      	ldr	r0, [r3, #8]
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3b1e      	subs	r3, #30
 8001c10:	fa00 f203 	lsl.w	r2, r0, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	e019      	b.n	8001c52 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6919      	ldr	r1, [r3, #16]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	2207      	movs	r2, #7
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	4019      	ands	r1, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	6898      	ldr	r0, [r3, #8]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	fa00 f203 	lsl.w	r2, r0, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b10      	cmp	r3, #16
 8001c58:	d003      	beq.n	8001c62 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c5e:	2b11      	cmp	r3, #17
 8001c60:	d132      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a1d      	ldr	r2, [pc, #116]	@ (8001cdc <HAL_ADC_ConfigChannel+0x1e4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d125      	bne.n	8001cb8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d126      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c88:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b10      	cmp	r3, #16
 8001c90:	d11a      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a13      	ldr	r2, [pc, #76]	@ (8001ce4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001c98:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9c:	0c9a      	lsrs	r2, r3, #18
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4413      	add	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ca8:	e002      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	3b01      	subs	r3, #1
 8001cae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f9      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x1b2>
 8001cb6:	e007      	b.n	8001cc8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	f043 0220 	orr.w	r2, r3, #32
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	40012400 	.word	0x40012400
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	431bde83 	.word	0x431bde83

08001ce8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d040      	beq.n	8001d88 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d16:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <ADC_Enable+0xac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001d98 <ADC_Enable+0xb0>)
 8001d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d20:	0c9b      	lsrs	r3, r3, #18
 8001d22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d24:	e002      	b.n	8001d2c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f9      	bne.n	8001d26 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d32:	f7ff fc13 	bl	800155c <HAL_GetTick>
 8001d36:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d38:	e01f      	b.n	8001d7a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d3a:	f7ff fc0f 	bl	800155c <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d918      	bls.n	8001d7a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d011      	beq.n	8001d7a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5a:	f043 0210 	orr.w	r2, r3, #16
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d66:	f043 0201 	orr.w	r2, r3, #1
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e007      	b.n	8001d8a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d1d8      	bne.n	8001d3a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000000 	.word	0x20000000
 8001d98:	431bde83 	.word	0x431bde83

08001d9c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d12e      	bne.n	8001e14 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dc6:	f7ff fbc9 	bl	800155c <HAL_GetTick>
 8001dca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dcc:	e01b      	b.n	8001e06 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001dce:	f7ff fbc5 	bl	800155c <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d914      	bls.n	8001e06 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d10d      	bne.n	8001e06 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dee:	f043 0210 	orr.w	r2, r3, #16
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dfa:	f043 0201 	orr.w	r2, r3, #1
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e007      	b.n	8001e16 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d0dc      	beq.n	8001dce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e30:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <__NVIC_SetPriorityGrouping+0x44>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e52:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <__NVIC_SetPriorityGrouping+0x44>)
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	60d3      	str	r3, [r2, #12]
}
 8001e58:	bf00      	nop
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e6c:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <__NVIC_GetPriorityGrouping+0x18>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	0a1b      	lsrs	r3, r3, #8
 8001e72:	f003 0307 	and.w	r3, r3, #7
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	db0b      	blt.n	8001eae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	f003 021f 	and.w	r2, r3, #31
 8001e9c:	4906      	ldr	r1, [pc, #24]	@ (8001eb8 <__NVIC_EnableIRQ+0x34>)
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	095b      	lsrs	r3, r3, #5
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr
 8001eb8:	e000e100 	.word	0xe000e100

08001ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	6039      	str	r1, [r7, #0]
 8001ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	db0a      	blt.n	8001ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	490c      	ldr	r1, [pc, #48]	@ (8001f08 <__NVIC_SetPriority+0x4c>)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	0112      	lsls	r2, r2, #4
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	440b      	add	r3, r1
 8001ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee4:	e00a      	b.n	8001efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	4908      	ldr	r1, [pc, #32]	@ (8001f0c <__NVIC_SetPriority+0x50>)
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	3b04      	subs	r3, #4
 8001ef4:	0112      	lsls	r2, r2, #4
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	440b      	add	r3, r1
 8001efa:	761a      	strb	r2, [r3, #24]
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000e100 	.word	0xe000e100
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b089      	sub	sp, #36	@ 0x24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f1c3 0307 	rsb	r3, r3, #7
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	bf28      	it	cs
 8001f2e:	2304      	movcs	r3, #4
 8001f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3304      	adds	r3, #4
 8001f36:	2b06      	cmp	r3, #6
 8001f38:	d902      	bls.n	8001f40 <NVIC_EncodePriority+0x30>
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3b03      	subs	r3, #3
 8001f3e:	e000      	b.n	8001f42 <NVIC_EncodePriority+0x32>
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43da      	mvns	r2, r3
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	401a      	ands	r2, r3
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f62:	43d9      	mvns	r1, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	4313      	orrs	r3, r2
         );
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3724      	adds	r7, #36	@ 0x24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f84:	d301      	bcc.n	8001f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f86:	2301      	movs	r3, #1
 8001f88:	e00f      	b.n	8001faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb4 <SysTick_Config+0x40>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f92:	210f      	movs	r1, #15
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f98:	f7ff ff90 	bl	8001ebc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <SysTick_Config+0x40>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa2:	4b04      	ldr	r3, [pc, #16]	@ (8001fb4 <SysTick_Config+0x40>)
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	e000e010 	.word	0xe000e010

08001fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff2d 	bl	8001e20 <__NVIC_SetPriorityGrouping>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe0:	f7ff ff42 	bl	8001e68 <__NVIC_GetPriorityGrouping>
 8001fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68b9      	ldr	r1, [r7, #8]
 8001fea:	6978      	ldr	r0, [r7, #20]
 8001fec:	f7ff ff90 	bl	8001f10 <NVIC_EncodePriority>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff5f 	bl	8001ebc <__NVIC_SetPriority>
}
 8001ffe:	bf00      	nop
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	4603      	mov	r3, r0
 800200e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff35 	bl	8001e84 <__NVIC_EnableIRQ>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffa2 	bl	8001f74 <SysTick_Config>
 8002030:	4603      	mov	r3, r0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800203c:	b480      	push	{r7}
 800203e:	b08b      	sub	sp, #44	@ 0x2c
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002046:	2300      	movs	r3, #0
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800204a:	2300      	movs	r3, #0
 800204c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800204e:	e169      	b.n	8002324 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002050:	2201      	movs	r2, #1
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	4013      	ands	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	429a      	cmp	r2, r3
 800206a:	f040 8158 	bne.w	800231e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	4a9a      	ldr	r2, [pc, #616]	@ (80022dc <HAL_GPIO_Init+0x2a0>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d05e      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
 8002078:	4a98      	ldr	r2, [pc, #608]	@ (80022dc <HAL_GPIO_Init+0x2a0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d875      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 800207e:	4a98      	ldr	r2, [pc, #608]	@ (80022e0 <HAL_GPIO_Init+0x2a4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d058      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
 8002084:	4a96      	ldr	r2, [pc, #600]	@ (80022e0 <HAL_GPIO_Init+0x2a4>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d86f      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 800208a:	4a96      	ldr	r2, [pc, #600]	@ (80022e4 <HAL_GPIO_Init+0x2a8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d052      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
 8002090:	4a94      	ldr	r2, [pc, #592]	@ (80022e4 <HAL_GPIO_Init+0x2a8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d869      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 8002096:	4a94      	ldr	r2, [pc, #592]	@ (80022e8 <HAL_GPIO_Init+0x2ac>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d04c      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
 800209c:	4a92      	ldr	r2, [pc, #584]	@ (80022e8 <HAL_GPIO_Init+0x2ac>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d863      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 80020a2:	4a92      	ldr	r2, [pc, #584]	@ (80022ec <HAL_GPIO_Init+0x2b0>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d046      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
 80020a8:	4a90      	ldr	r2, [pc, #576]	@ (80022ec <HAL_GPIO_Init+0x2b0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d85d      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 80020ae:	2b12      	cmp	r3, #18
 80020b0:	d82a      	bhi.n	8002108 <HAL_GPIO_Init+0xcc>
 80020b2:	2b12      	cmp	r3, #18
 80020b4:	d859      	bhi.n	800216a <HAL_GPIO_Init+0x12e>
 80020b6:	a201      	add	r2, pc, #4	@ (adr r2, 80020bc <HAL_GPIO_Init+0x80>)
 80020b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020bc:	08002137 	.word	0x08002137
 80020c0:	08002111 	.word	0x08002111
 80020c4:	08002123 	.word	0x08002123
 80020c8:	08002165 	.word	0x08002165
 80020cc:	0800216b 	.word	0x0800216b
 80020d0:	0800216b 	.word	0x0800216b
 80020d4:	0800216b 	.word	0x0800216b
 80020d8:	0800216b 	.word	0x0800216b
 80020dc:	0800216b 	.word	0x0800216b
 80020e0:	0800216b 	.word	0x0800216b
 80020e4:	0800216b 	.word	0x0800216b
 80020e8:	0800216b 	.word	0x0800216b
 80020ec:	0800216b 	.word	0x0800216b
 80020f0:	0800216b 	.word	0x0800216b
 80020f4:	0800216b 	.word	0x0800216b
 80020f8:	0800216b 	.word	0x0800216b
 80020fc:	0800216b 	.word	0x0800216b
 8002100:	08002119 	.word	0x08002119
 8002104:	0800212d 	.word	0x0800212d
 8002108:	4a79      	ldr	r2, [pc, #484]	@ (80022f0 <HAL_GPIO_Init+0x2b4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d013      	beq.n	8002136 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800210e:	e02c      	b.n	800216a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	623b      	str	r3, [r7, #32]
          break;
 8002116:	e029      	b.n	800216c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	3304      	adds	r3, #4
 800211e:	623b      	str	r3, [r7, #32]
          break;
 8002120:	e024      	b.n	800216c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	3308      	adds	r3, #8
 8002128:	623b      	str	r3, [r7, #32]
          break;
 800212a:	e01f      	b.n	800216c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	330c      	adds	r3, #12
 8002132:	623b      	str	r3, [r7, #32]
          break;
 8002134:	e01a      	b.n	800216c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d102      	bne.n	8002144 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800213e:	2304      	movs	r3, #4
 8002140:	623b      	str	r3, [r7, #32]
          break;
 8002142:	e013      	b.n	800216c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d105      	bne.n	8002158 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800214c:	2308      	movs	r3, #8
 800214e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	69fa      	ldr	r2, [r7, #28]
 8002154:	611a      	str	r2, [r3, #16]
          break;
 8002156:	e009      	b.n	800216c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002158:	2308      	movs	r3, #8
 800215a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	69fa      	ldr	r2, [r7, #28]
 8002160:	615a      	str	r2, [r3, #20]
          break;
 8002162:	e003      	b.n	800216c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002164:	2300      	movs	r3, #0
 8002166:	623b      	str	r3, [r7, #32]
          break;
 8002168:	e000      	b.n	800216c <HAL_GPIO_Init+0x130>
          break;
 800216a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2bff      	cmp	r3, #255	@ 0xff
 8002170:	d801      	bhi.n	8002176 <HAL_GPIO_Init+0x13a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	e001      	b.n	800217a <HAL_GPIO_Init+0x13e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3304      	adds	r3, #4
 800217a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	2bff      	cmp	r3, #255	@ 0xff
 8002180:	d802      	bhi.n	8002188 <HAL_GPIO_Init+0x14c>
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	e002      	b.n	800218e <HAL_GPIO_Init+0x152>
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	3b08      	subs	r3, #8
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	210f      	movs	r1, #15
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	401a      	ands	r2, r3
 80021a0:	6a39      	ldr	r1, [r7, #32]
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	431a      	orrs	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	f000 80b1 	beq.w	800231e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021bc:	4b4d      	ldr	r3, [pc, #308]	@ (80022f4 <HAL_GPIO_Init+0x2b8>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	4a4c      	ldr	r2, [pc, #304]	@ (80022f4 <HAL_GPIO_Init+0x2b8>)
 80021c2:	f043 0301 	orr.w	r3, r3, #1
 80021c6:	6193      	str	r3, [r2, #24]
 80021c8:	4b4a      	ldr	r3, [pc, #296]	@ (80022f4 <HAL_GPIO_Init+0x2b8>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021d4:	4a48      	ldr	r2, [pc, #288]	@ (80022f8 <HAL_GPIO_Init+0x2bc>)
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	3302      	adds	r3, #2
 80021dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	f003 0303 	and.w	r3, r3, #3
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	220f      	movs	r2, #15
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	4013      	ands	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a40      	ldr	r2, [pc, #256]	@ (80022fc <HAL_GPIO_Init+0x2c0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d013      	beq.n	8002228 <HAL_GPIO_Init+0x1ec>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a3f      	ldr	r2, [pc, #252]	@ (8002300 <HAL_GPIO_Init+0x2c4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d00d      	beq.n	8002224 <HAL_GPIO_Init+0x1e8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a3e      	ldr	r2, [pc, #248]	@ (8002304 <HAL_GPIO_Init+0x2c8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d007      	beq.n	8002220 <HAL_GPIO_Init+0x1e4>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a3d      	ldr	r2, [pc, #244]	@ (8002308 <HAL_GPIO_Init+0x2cc>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d101      	bne.n	800221c <HAL_GPIO_Init+0x1e0>
 8002218:	2303      	movs	r3, #3
 800221a:	e006      	b.n	800222a <HAL_GPIO_Init+0x1ee>
 800221c:	2304      	movs	r3, #4
 800221e:	e004      	b.n	800222a <HAL_GPIO_Init+0x1ee>
 8002220:	2302      	movs	r3, #2
 8002222:	e002      	b.n	800222a <HAL_GPIO_Init+0x1ee>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <HAL_GPIO_Init+0x1ee>
 8002228:	2300      	movs	r3, #0
 800222a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222c:	f002 0203 	and.w	r2, r2, #3
 8002230:	0092      	lsls	r2, r2, #2
 8002232:	4093      	lsls	r3, r2
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800223a:	492f      	ldr	r1, [pc, #188]	@ (80022f8 <HAL_GPIO_Init+0x2bc>)
 800223c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223e:	089b      	lsrs	r3, r3, #2
 8002240:	3302      	adds	r3, #2
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d006      	beq.n	8002262 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002254:	4b2d      	ldr	r3, [pc, #180]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	492c      	ldr	r1, [pc, #176]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	608b      	str	r3, [r1, #8]
 8002260:	e006      	b.n	8002270 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002262:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	43db      	mvns	r3, r3
 800226a:	4928      	ldr	r1, [pc, #160]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 800226c:	4013      	ands	r3, r2
 800226e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d006      	beq.n	800228a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800227c:	4b23      	ldr	r3, [pc, #140]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 800227e:	68da      	ldr	r2, [r3, #12]
 8002280:	4922      	ldr	r1, [pc, #136]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	4313      	orrs	r3, r2
 8002286:	60cb      	str	r3, [r1, #12]
 8002288:	e006      	b.n	8002298 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800228a:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	43db      	mvns	r3, r3
 8002292:	491e      	ldr	r1, [pc, #120]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 8002294:	4013      	ands	r3, r2
 8002296:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d006      	beq.n	80022b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022a4:	4b19      	ldr	r3, [pc, #100]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4918      	ldr	r1, [pc, #96]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	604b      	str	r3, [r1, #4]
 80022b0:	e006      	b.n	80022c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022b2:	4b16      	ldr	r3, [pc, #88]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	43db      	mvns	r3, r3
 80022ba:	4914      	ldr	r1, [pc, #80]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022bc:	4013      	ands	r3, r2
 80022be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d021      	beq.n	8002310 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	490e      	ldr	r1, [pc, #56]	@ (800230c <HAL_GPIO_Init+0x2d0>)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	600b      	str	r3, [r1, #0]
 80022d8:	e021      	b.n	800231e <HAL_GPIO_Init+0x2e2>
 80022da:	bf00      	nop
 80022dc:	10320000 	.word	0x10320000
 80022e0:	10310000 	.word	0x10310000
 80022e4:	10220000 	.word	0x10220000
 80022e8:	10210000 	.word	0x10210000
 80022ec:	10120000 	.word	0x10120000
 80022f0:	10110000 	.word	0x10110000
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40010000 	.word	0x40010000
 80022fc:	40010800 	.word	0x40010800
 8002300:	40010c00 	.word	0x40010c00
 8002304:	40011000 	.word	0x40011000
 8002308:	40011400 	.word	0x40011400
 800230c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002310:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <HAL_GPIO_Init+0x304>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	43db      	mvns	r3, r3
 8002318:	4909      	ldr	r1, [pc, #36]	@ (8002340 <HAL_GPIO_Init+0x304>)
 800231a:	4013      	ands	r3, r2
 800231c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	3301      	adds	r3, #1
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232a:	fa22 f303 	lsr.w	r3, r2, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	f47f ae8e 	bne.w	8002050 <HAL_GPIO_Init+0x14>
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	372c      	adds	r7, #44	@ 0x2c
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	40010400 	.word	0x40010400

08002344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e272      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 8087 	beq.w	8002472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002364:	4b92      	ldr	r3, [pc, #584]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 030c 	and.w	r3, r3, #12
 800236c:	2b04      	cmp	r3, #4
 800236e:	d00c      	beq.n	800238a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002370:	4b8f      	ldr	r3, [pc, #572]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b08      	cmp	r3, #8
 800237a:	d112      	bne.n	80023a2 <HAL_RCC_OscConfig+0x5e>
 800237c:	4b8c      	ldr	r3, [pc, #560]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002388:	d10b      	bne.n	80023a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238a:	4b89      	ldr	r3, [pc, #548]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d06c      	beq.n	8002470 <HAL_RCC_OscConfig+0x12c>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d168      	bne.n	8002470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e24c      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x76>
 80023ac:	4b80      	ldr	r3, [pc, #512]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a7f      	ldr	r2, [pc, #508]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	e02e      	b.n	8002418 <HAL_RCC_OscConfig+0xd4>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x98>
 80023c2:	4b7b      	ldr	r3, [pc, #492]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a7a      	ldr	r2, [pc, #488]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	4b78      	ldr	r3, [pc, #480]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a77      	ldr	r2, [pc, #476]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	e01d      	b.n	8002418 <HAL_RCC_OscConfig+0xd4>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e4:	d10c      	bne.n	8002400 <HAL_RCC_OscConfig+0xbc>
 80023e6:	4b72      	ldr	r3, [pc, #456]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a71      	ldr	r2, [pc, #452]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b6f      	ldr	r3, [pc, #444]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a6e      	ldr	r2, [pc, #440]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80023f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	e00b      	b.n	8002418 <HAL_RCC_OscConfig+0xd4>
 8002400:	4b6b      	ldr	r3, [pc, #428]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a6a      	ldr	r2, [pc, #424]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	4b68      	ldr	r3, [pc, #416]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a67      	ldr	r2, [pc, #412]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d013      	beq.n	8002448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002420:	f7ff f89c 	bl	800155c <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002428:	f7ff f898 	bl	800155c <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b64      	cmp	r3, #100	@ 0x64
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e200      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243a:	4b5d      	ldr	r3, [pc, #372]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0xe4>
 8002446:	e014      	b.n	8002472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7ff f888 	bl	800155c <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002450:	f7ff f884 	bl	800155c <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	@ 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e1ec      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002462:	4b53      	ldr	r3, [pc, #332]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x10c>
 800246e:	e000      	b.n	8002472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d063      	beq.n	8002546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800247e:	4b4c      	ldr	r3, [pc, #304]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 030c 	and.w	r3, r3, #12
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00b      	beq.n	80024a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800248a:	4b49      	ldr	r3, [pc, #292]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b08      	cmp	r3, #8
 8002494:	d11c      	bne.n	80024d0 <HAL_RCC_OscConfig+0x18c>
 8002496:	4b46      	ldr	r3, [pc, #280]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d116      	bne.n	80024d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024a2:	4b43      	ldr	r3, [pc, #268]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <HAL_RCC_OscConfig+0x176>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d001      	beq.n	80024ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e1c0      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ba:	4b3d      	ldr	r3, [pc, #244]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	4939      	ldr	r1, [pc, #228]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ce:	e03a      	b.n	8002546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d020      	beq.n	800251a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024d8:	4b36      	ldr	r3, [pc, #216]	@ (80025b4 <HAL_RCC_OscConfig+0x270>)
 80024da:	2201      	movs	r2, #1
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024de:	f7ff f83d 	bl	800155c <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024e6:	f7ff f839 	bl	800155c <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e1a1      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f8:	4b2d      	ldr	r3, [pc, #180]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002504:	4b2a      	ldr	r3, [pc, #168]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	4927      	ldr	r1, [pc, #156]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]
 8002518:	e015      	b.n	8002546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800251a:	4b26      	ldr	r3, [pc, #152]	@ (80025b4 <HAL_RCC_OscConfig+0x270>)
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002520:	f7ff f81c 	bl	800155c <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002528:	f7ff f818 	bl	800155c <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e180      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800253a:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1f0      	bne.n	8002528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d03a      	beq.n	80025c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d019      	beq.n	800258e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800255a:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <HAL_RCC_OscConfig+0x274>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002560:	f7fe fffc 	bl	800155c <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002568:	f7fe fff8 	bl	800155c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e160      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800257a:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <HAL_RCC_OscConfig+0x26c>)
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002586:	2001      	movs	r0, #1
 8002588:	f000 faba 	bl	8002b00 <RCC_Delay>
 800258c:	e01c      	b.n	80025c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800258e:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <HAL_RCC_OscConfig+0x274>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002594:	f7fe ffe2 	bl	800155c <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259a:	e00f      	b.n	80025bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800259c:	f7fe ffde 	bl	800155c <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d908      	bls.n	80025bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e146      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	42420000 	.word	0x42420000
 80025b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025bc:	4b92      	ldr	r3, [pc, #584]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1e9      	bne.n	800259c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 80a6 	beq.w	8002722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d6:	2300      	movs	r3, #0
 80025d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025da:	4b8b      	ldr	r3, [pc, #556]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10d      	bne.n	8002602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025e6:	4b88      	ldr	r3, [pc, #544]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	4a87      	ldr	r2, [pc, #540]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f0:	61d3      	str	r3, [r2, #28]
 80025f2:	4b85      	ldr	r3, [pc, #532]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fa:	60bb      	str	r3, [r7, #8]
 80025fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025fe:	2301      	movs	r3, #1
 8002600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002602:	4b82      	ldr	r3, [pc, #520]	@ (800280c <HAL_RCC_OscConfig+0x4c8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800260a:	2b00      	cmp	r3, #0
 800260c:	d118      	bne.n	8002640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800260e:	4b7f      	ldr	r3, [pc, #508]	@ (800280c <HAL_RCC_OscConfig+0x4c8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a7e      	ldr	r2, [pc, #504]	@ (800280c <HAL_RCC_OscConfig+0x4c8>)
 8002614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800261a:	f7fe ff9f 	bl	800155c <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002620:	e008      	b.n	8002634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002622:	f7fe ff9b 	bl	800155c <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b64      	cmp	r3, #100	@ 0x64
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e103      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002634:	4b75      	ldr	r3, [pc, #468]	@ (800280c <HAL_RCC_OscConfig+0x4c8>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f0      	beq.n	8002622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d106      	bne.n	8002656 <HAL_RCC_OscConfig+0x312>
 8002648:	4b6f      	ldr	r3, [pc, #444]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	4a6e      	ldr	r2, [pc, #440]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6213      	str	r3, [r2, #32]
 8002654:	e02d      	b.n	80026b2 <HAL_RCC_OscConfig+0x36e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10c      	bne.n	8002678 <HAL_RCC_OscConfig+0x334>
 800265e:	4b6a      	ldr	r3, [pc, #424]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4a69      	ldr	r2, [pc, #420]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	f023 0301 	bic.w	r3, r3, #1
 8002668:	6213      	str	r3, [r2, #32]
 800266a:	4b67      	ldr	r3, [pc, #412]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	4a66      	ldr	r2, [pc, #408]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002670:	f023 0304 	bic.w	r3, r3, #4
 8002674:	6213      	str	r3, [r2, #32]
 8002676:	e01c      	b.n	80026b2 <HAL_RCC_OscConfig+0x36e>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	2b05      	cmp	r3, #5
 800267e:	d10c      	bne.n	800269a <HAL_RCC_OscConfig+0x356>
 8002680:	4b61      	ldr	r3, [pc, #388]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	4a60      	ldr	r2, [pc, #384]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002686:	f043 0304 	orr.w	r3, r3, #4
 800268a:	6213      	str	r3, [r2, #32]
 800268c:	4b5e      	ldr	r3, [pc, #376]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4a5d      	ldr	r2, [pc, #372]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6213      	str	r3, [r2, #32]
 8002698:	e00b      	b.n	80026b2 <HAL_RCC_OscConfig+0x36e>
 800269a:	4b5b      	ldr	r3, [pc, #364]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	4a5a      	ldr	r2, [pc, #360]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	6213      	str	r3, [r2, #32]
 80026a6:	4b58      	ldr	r3, [pc, #352]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	4a57      	ldr	r2, [pc, #348]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	f023 0304 	bic.w	r3, r3, #4
 80026b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d015      	beq.n	80026e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ba:	f7fe ff4f 	bl	800155c <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c0:	e00a      	b.n	80026d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c2:	f7fe ff4b 	bl	800155c <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e0b1      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0ee      	beq.n	80026c2 <HAL_RCC_OscConfig+0x37e>
 80026e4:	e014      	b.n	8002710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e6:	f7fe ff39 	bl	800155c <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ec:	e00a      	b.n	8002704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ee:	f7fe ff35 	bl	800155c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e09b      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002704:	4b40      	ldr	r3, [pc, #256]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1ee      	bne.n	80026ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002710:	7dfb      	ldrb	r3, [r7, #23]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d105      	bne.n	8002722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002716:	4b3c      	ldr	r3, [pc, #240]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a3b      	ldr	r2, [pc, #236]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800271c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 8087 	beq.w	800283a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800272c:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 030c 	and.w	r3, r3, #12
 8002734:	2b08      	cmp	r3, #8
 8002736:	d061      	beq.n	80027fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	2b02      	cmp	r3, #2
 800273e:	d146      	bne.n	80027ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002740:	4b33      	ldr	r3, [pc, #204]	@ (8002810 <HAL_RCC_OscConfig+0x4cc>)
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002746:	f7fe ff09 	bl	800155c <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800274e:	f7fe ff05 	bl	800155c <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e06d      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002760:	4b29      	ldr	r3, [pc, #164]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1f0      	bne.n	800274e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002774:	d108      	bne.n	8002788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002776:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	4921      	ldr	r1, [pc, #132]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 8002784:	4313      	orrs	r3, r2
 8002786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002788:	4b1f      	ldr	r3, [pc, #124]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a19      	ldr	r1, [r3, #32]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002798:	430b      	orrs	r3, r1
 800279a:	491b      	ldr	r1, [pc, #108]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002810 <HAL_RCC_OscConfig+0x4cc>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a6:	f7fe fed9 	bl	800155c <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ae:	f7fe fed5 	bl	800155c <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e03d      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027c0:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f0      	beq.n	80027ae <HAL_RCC_OscConfig+0x46a>
 80027cc:	e035      	b.n	800283a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <HAL_RCC_OscConfig+0x4cc>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe fec2 	bl	800155c <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027dc:	f7fe febe 	bl	800155c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e026      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ee:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1f0      	bne.n	80027dc <HAL_RCC_OscConfig+0x498>
 80027fa:	e01e      	b.n	800283a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d107      	bne.n	8002814 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e019      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
 8002808:	40021000 	.word	0x40021000
 800280c:	40007000 	.word	0x40007000
 8002810:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_RCC_OscConfig+0x500>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	429a      	cmp	r2, r3
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d001      	beq.n	800283a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021000 	.word	0x40021000

08002848 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0d0      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800285c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d910      	bls.n	800288c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286a:	4b67      	ldr	r3, [pc, #412]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f023 0207 	bic.w	r2, r3, #7
 8002872:	4965      	ldr	r1, [pc, #404]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	4313      	orrs	r3, r2
 8002878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287a:	4b63      	ldr	r3, [pc, #396]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d001      	beq.n	800288c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0b8      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d020      	beq.n	80028da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028a4:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4a58      	ldr	r2, [pc, #352]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80028ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028bc:	4b53      	ldr	r3, [pc, #332]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4a52      	ldr	r2, [pc, #328]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80028c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c8:	4b50      	ldr	r3, [pc, #320]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	494d      	ldr	r1, [pc, #308]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d040      	beq.n	8002968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d107      	bne.n	80028fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	4b47      	ldr	r3, [pc, #284]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d115      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e07f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002906:	4b41      	ldr	r3, [pc, #260]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e073      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	4b3d      	ldr	r3, [pc, #244]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e06b      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002926:	4b39      	ldr	r3, [pc, #228]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f023 0203 	bic.w	r2, r3, #3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4936      	ldr	r1, [pc, #216]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 8002934:	4313      	orrs	r3, r2
 8002936:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002938:	f7fe fe10 	bl	800155c <HAL_GetTick>
 800293c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293e:	e00a      	b.n	8002956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002940:	f7fe fe0c 	bl	800155c <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294e:	4293      	cmp	r3, r2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e053      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002956:	4b2d      	ldr	r3, [pc, #180]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 020c 	and.w	r2, r3, #12
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	429a      	cmp	r2, r3
 8002966:	d1eb      	bne.n	8002940 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002968:	4b27      	ldr	r3, [pc, #156]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	429a      	cmp	r2, r3
 8002974:	d210      	bcs.n	8002998 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002976:	4b24      	ldr	r3, [pc, #144]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f023 0207 	bic.w	r2, r3, #7
 800297e:	4922      	ldr	r1, [pc, #136]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	4313      	orrs	r3, r2
 8002984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e032      	b.n	80029fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d008      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a4:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	4916      	ldr	r1, [pc, #88]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	490e      	ldr	r1, [pc, #56]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029d6:	f000 f821 	bl	8002a1c <HAL_RCC_GetSysClockFreq>
 80029da:	4602      	mov	r2, r0
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	091b      	lsrs	r3, r3, #4
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	490a      	ldr	r1, [pc, #40]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c8>)
 80029e8:	5ccb      	ldrb	r3, [r1, r3]
 80029ea:	fa22 f303 	lsr.w	r3, r2, r3
 80029ee:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <HAL_RCC_ClockConfig+0x1cc>)
 80029f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029f2:	4b09      	ldr	r3, [pc, #36]	@ (8002a18 <HAL_RCC_ClockConfig+0x1d0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe fd6e 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40022000 	.word	0x40022000
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	08004608 	.word	0x08004608
 8002a14:	20000000 	.word	0x20000000
 8002a18:	20000004 	.word	0x20000004

08002a1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	2300      	movs	r3, #0
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a36:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 030c 	and.w	r3, r3, #12
 8002a42:	2b04      	cmp	r3, #4
 8002a44:	d002      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0x30>
 8002a46:	2b08      	cmp	r3, #8
 8002a48:	d003      	beq.n	8002a52 <HAL_RCC_GetSysClockFreq+0x36>
 8002a4a:	e027      	b.n	8002a9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a4c:	4b19      	ldr	r3, [pc, #100]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a4e:	613b      	str	r3, [r7, #16]
      break;
 8002a50:	e027      	b.n	8002aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	0c9b      	lsrs	r3, r3, #18
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	4a17      	ldr	r2, [pc, #92]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a5c:	5cd3      	ldrb	r3, [r2, r3]
 8002a5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d010      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	0c5b      	lsrs	r3, r3, #17
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	4a11      	ldr	r2, [pc, #68]	@ (8002abc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a76:	5cd3      	ldrb	r3, [r2, r3]
 8002a78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a7e:	fb03 f202 	mul.w	r2, r3, r2
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	e004      	b.n	8002a96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a90:	fb02 f303 	mul.w	r3, r2, r3
 8002a94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	613b      	str	r3, [r7, #16]
      break;
 8002a9a:	e002      	b.n	8002aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a9c:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a9e:	613b      	str	r3, [r7, #16]
      break;
 8002aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aa2:	693b      	ldr	r3, [r7, #16]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	371c      	adds	r7, #28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	007a1200 	.word	0x007a1200
 8002ab8:	08004620 	.word	0x08004620
 8002abc:	08004630 	.word	0x08004630
 8002ac0:	003d0900 	.word	0x003d0900

08002ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac8:	4b02      	ldr	r3, [pc, #8]	@ (8002ad4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr
 8002ad4:	20000000 	.word	0x20000000

08002ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002adc:	f7ff fff2 	bl	8002ac4 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	0adb      	lsrs	r3, r3, #11
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	@ (8002afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40021000 	.word	0x40021000
 8002afc:	08004618 	.word	0x08004618

08002b00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b08:	4b0a      	ldr	r3, [pc, #40]	@ (8002b34 <RCC_Delay+0x34>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b38 <RCC_Delay+0x38>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	0a5b      	lsrs	r3, r3, #9
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b1c:	bf00      	nop
  }
  while (Delay --);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1e5a      	subs	r2, r3, #1
 8002b22:	60fa      	str	r2, [r7, #12]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1f9      	bne.n	8002b1c <RCC_Delay+0x1c>
}
 8002b28:	bf00      	nop
 8002b2a:	bf00      	nop
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr
 8002b34:	20000000 	.word	0x20000000
 8002b38:	10624dd3 	.word	0x10624dd3

08002b3c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	613b      	str	r3, [r7, #16]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d07d      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b5c:	4b4f      	ldr	r3, [pc, #316]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10d      	bne.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b68:	4b4c      	ldr	r3, [pc, #304]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	4a4b      	ldr	r2, [pc, #300]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b72:	61d3      	str	r3, [r2, #28]
 8002b74:	4b49      	ldr	r3, [pc, #292]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b80:	2301      	movs	r3, #1
 8002b82:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b84:	4b46      	ldr	r3, [pc, #280]	@ (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d118      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b90:	4b43      	ldr	r3, [pc, #268]	@ (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a42      	ldr	r2, [pc, #264]	@ (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b9c:	f7fe fcde 	bl	800155c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ba4:	f7fe fcda 	bl	800155c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	@ 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e06d      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f0      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bc2:	4b36      	ldr	r3, [pc, #216]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d02e      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d027      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002be0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002be8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bea:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002bec:	2201      	movs	r2, #1
 8002bee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002bf6:	4a29      	ldr	r2, [pc, #164]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d014      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c06:	f7fe fca9 	bl	800155c <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	e00a      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c0e:	f7fe fca5 	bl	800155c <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e036      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c24:	4b1d      	ldr	r3, [pc, #116]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ee      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c30:	4b1a      	ldr	r3, [pc, #104]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	4917      	ldr	r1, [pc, #92]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d105      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c48:	4b14      	ldr	r3, [pc, #80]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c4a:	69db      	ldr	r3, [r3, #28]
 8002c4c:	4a13      	ldr	r2, [pc, #76]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c60:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	490b      	ldr	r1, [pc, #44]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d008      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c7e:	4b07      	ldr	r3, [pc, #28]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	4904      	ldr	r1, [pc, #16]	@ (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3718      	adds	r7, #24
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40007000 	.word	0x40007000
 8002ca4:	42420440 	.word	0x42420440

08002ca8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61fb      	str	r3, [r7, #28]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b10      	cmp	r3, #16
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b10      	cmp	r3, #16
 8002cce:	f200 808a 	bhi.w	8002de6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d045      	beq.n	8002d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d075      	beq.n	8002dca <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002cde:	e082      	b.n	8002de6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002ce0:	4b46      	ldr	r3, [pc, #280]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002ce6:	4b45      	ldr	r3, [pc, #276]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d07b      	beq.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	0c9b      	lsrs	r3, r3, #18
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	4a41      	ldr	r2, [pc, #260]	@ (8002e00 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002cfc:	5cd3      	ldrb	r3, [r2, r3]
 8002cfe:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d015      	beq.n	8002d36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d0a:	4b3c      	ldr	r3, [pc, #240]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	0c5b      	lsrs	r3, r3, #17
 8002d10:	f003 0301 	and.w	r3, r3, #1
 8002d14:	4a3b      	ldr	r2, [pc, #236]	@ (8002e04 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00d      	beq.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002d24:	4a38      	ldr	r2, [pc, #224]	@ (8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	fb02 f303 	mul.w	r3, r2, r3
 8002d32:	61fb      	str	r3, [r7, #28]
 8002d34:	e004      	b.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4a34      	ldr	r2, [pc, #208]	@ (8002e0c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002d3a:	fb02 f303 	mul.w	r3, r2, r3
 8002d3e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002d40:	4b2e      	ldr	r3, [pc, #184]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d4c:	d102      	bne.n	8002d54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	61bb      	str	r3, [r7, #24]
      break;
 8002d52:	e04a      	b.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4a2d      	ldr	r2, [pc, #180]	@ (8002e10 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	085b      	lsrs	r3, r3, #1
 8002d60:	61bb      	str	r3, [r7, #24]
      break;
 8002d62:	e042      	b.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002d64:	4b25      	ldr	r3, [pc, #148]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d74:	d108      	bne.n	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002d80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	e01f      	b.n	8002dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d92:	d109      	bne.n	8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002d94:	4b19      	ldr	r3, [pc, #100]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002da0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002da4:	61bb      	str	r3, [r7, #24]
 8002da6:	e00f      	b.n	8002dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002db2:	d11c      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002db4:	4b11      	ldr	r3, [pc, #68]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d016      	beq.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002dc0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002dc4:	61bb      	str	r3, [r7, #24]
      break;
 8002dc6:	e012      	b.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002dc8:	e011      	b.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002dca:	f7ff fe85 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	0b9b      	lsrs	r3, r3, #14
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	3301      	adds	r3, #1
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	61bb      	str	r3, [r7, #24]
      break;
 8002de4:	e004      	b.n	8002df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002de6:	bf00      	nop
 8002de8:	e002      	b.n	8002df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002dea:	bf00      	nop
 8002dec:	e000      	b.n	8002df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002dee:	bf00      	nop
    }
  }
  return (frequency);
 8002df0:	69bb      	ldr	r3, [r7, #24]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3720      	adds	r7, #32
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	08004634 	.word	0x08004634
 8002e04:	08004644 	.word	0x08004644
 8002e08:	007a1200 	.word	0x007a1200
 8002e0c:	003d0900 	.word	0x003d0900
 8002e10:	aaaaaaab 	.word	0xaaaaaaab

08002e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e041      	b.n	8002eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d106      	bne.n	8002e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fe fab0 	bl	80013a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	4619      	mov	r1, r3
 8002e52:	4610      	mov	r0, r2
 8002e54:	f000 fa5c 	bl	8003310 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d001      	beq.n	8002ecc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e03a      	b.n	8002f42 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0201 	orr.w	r2, r2, #1
 8002ee2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a18      	ldr	r2, [pc, #96]	@ (8002f4c <HAL_TIM_Base_Start_IT+0x98>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d00e      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x58>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ef6:	d009      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x58>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a14      	ldr	r2, [pc, #80]	@ (8002f50 <HAL_TIM_Base_Start_IT+0x9c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d004      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x58>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a13      	ldr	r2, [pc, #76]	@ (8002f54 <HAL_TIM_Base_Start_IT+0xa0>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d111      	bne.n	8002f30 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b06      	cmp	r3, #6
 8002f1c:	d010      	beq.n	8002f40 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 0201 	orr.w	r2, r2, #1
 8002f2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f2e:	e007      	b.n	8002f40 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 0201 	orr.w	r2, r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40000400 	.word	0x40000400
 8002f54:	40000800 	.word	0x40000800

08002f58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d020      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0202 	mvn.w	r2, #2
 8002f8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f998 	bl	80032d8 <HAL_TIM_IC_CaptureCallback>
 8002fa8:	e005      	b.n	8002fb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f98b 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f99a 	bl	80032ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d020      	beq.n	8003008 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01b      	beq.n	8003008 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0204 	mvn.w	r2, #4
 8002fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f972 	bl	80032d8 <HAL_TIM_IC_CaptureCallback>
 8002ff4:	e005      	b.n	8003002 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f965 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f974 	bl	80032ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d020      	beq.n	8003054 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01b      	beq.n	8003054 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f06f 0208 	mvn.w	r2, #8
 8003024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2204      	movs	r2, #4
 800302a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f94c 	bl	80032d8 <HAL_TIM_IC_CaptureCallback>
 8003040:	e005      	b.n	800304e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f93f 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 f94e 	bl	80032ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b00      	cmp	r3, #0
 800305c:	d020      	beq.n	80030a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f003 0310 	and.w	r3, r3, #16
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f06f 0210 	mvn.w	r2, #16
 8003070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2208      	movs	r2, #8
 8003076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f926 	bl	80032d8 <HAL_TIM_IC_CaptureCallback>
 800308c:	e005      	b.n	800309a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f919 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f928 	bl	80032ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00c      	beq.n	80030c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d007      	beq.n	80030c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0201 	mvn.w	r2, #1
 80030bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fd ffee 	bl	80010a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00c      	beq.n	80030e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d007      	beq.n	80030e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80030e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fa7f 	bl	80035e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00c      	beq.n	800310c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d007      	beq.n	800310c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f8f8 	bl	80032fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f003 0320 	and.w	r3, r3, #32
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00c      	beq.n	8003130 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	2b00      	cmp	r3, #0
 800311e:	d007      	beq.n	8003130 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f06f 0220 	mvn.w	r2, #32
 8003128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 fa52 	bl	80035d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003130:	bf00      	nop
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003142:	2300      	movs	r3, #0
 8003144:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_TIM_ConfigClockSource+0x1c>
 8003150:	2302      	movs	r3, #2
 8003152:	e0b4      	b.n	80032be <HAL_TIM_ConfigClockSource+0x186>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800317a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800318c:	d03e      	beq.n	800320c <HAL_TIM_ConfigClockSource+0xd4>
 800318e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003192:	f200 8087 	bhi.w	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 8003196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800319a:	f000 8086 	beq.w	80032aa <HAL_TIM_ConfigClockSource+0x172>
 800319e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a2:	d87f      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031a4:	2b70      	cmp	r3, #112	@ 0x70
 80031a6:	d01a      	beq.n	80031de <HAL_TIM_ConfigClockSource+0xa6>
 80031a8:	2b70      	cmp	r3, #112	@ 0x70
 80031aa:	d87b      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031ac:	2b60      	cmp	r3, #96	@ 0x60
 80031ae:	d050      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x11a>
 80031b0:	2b60      	cmp	r3, #96	@ 0x60
 80031b2:	d877      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031b4:	2b50      	cmp	r3, #80	@ 0x50
 80031b6:	d03c      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0xfa>
 80031b8:	2b50      	cmp	r3, #80	@ 0x50
 80031ba:	d873      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031bc:	2b40      	cmp	r3, #64	@ 0x40
 80031be:	d058      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0x13a>
 80031c0:	2b40      	cmp	r3, #64	@ 0x40
 80031c2:	d86f      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031c4:	2b30      	cmp	r3, #48	@ 0x30
 80031c6:	d064      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0x15a>
 80031c8:	2b30      	cmp	r3, #48	@ 0x30
 80031ca:	d86b      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031cc:	2b20      	cmp	r3, #32
 80031ce:	d060      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0x15a>
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d867      	bhi.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d05c      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0x15a>
 80031d8:	2b10      	cmp	r3, #16
 80031da:	d05a      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0x15a>
 80031dc:	e062      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031ee:	f000 f974 	bl	80034da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003200:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68ba      	ldr	r2, [r7, #8]
 8003208:	609a      	str	r2, [r3, #8]
      break;
 800320a:	e04f      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800321c:	f000 f95d 	bl	80034da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800322e:	609a      	str	r2, [r3, #8]
      break;
 8003230:	e03c      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800323e:	461a      	mov	r2, r3
 8003240:	f000 f8d4 	bl	80033ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2150      	movs	r1, #80	@ 0x50
 800324a:	4618      	mov	r0, r3
 800324c:	f000 f92b 	bl	80034a6 <TIM_ITRx_SetConfig>
      break;
 8003250:	e02c      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800325e:	461a      	mov	r2, r3
 8003260:	f000 f8f2 	bl	8003448 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2160      	movs	r1, #96	@ 0x60
 800326a:	4618      	mov	r0, r3
 800326c:	f000 f91b 	bl	80034a6 <TIM_ITRx_SetConfig>
      break;
 8003270:	e01c      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800327e:	461a      	mov	r2, r3
 8003280:	f000 f8b4 	bl	80033ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2140      	movs	r1, #64	@ 0x40
 800328a:	4618      	mov	r0, r3
 800328c:	f000 f90b 	bl	80034a6 <TIM_ITRx_SetConfig>
      break;
 8003290:	e00c      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4619      	mov	r1, r3
 800329c:	4610      	mov	r0, r2
 800329e:	f000 f902 	bl	80034a6 <TIM_ITRx_SetConfig>
      break;
 80032a2:	e003      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
      break;
 80032a8:	e000      	b.n	80032ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bc80      	pop	{r7}
 80032e8:	4770      	bx	lr

080032ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032f2:	bf00      	nop
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bc80      	pop	{r7}
 80032fa:	4770      	bx	lr

080032fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	bc80      	pop	{r7}
 800330c:	4770      	bx	lr
	...

08003310 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a2f      	ldr	r2, [pc, #188]	@ (80033e0 <TIM_Base_SetConfig+0xd0>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d00b      	beq.n	8003340 <TIM_Base_SetConfig+0x30>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800332e:	d007      	beq.n	8003340 <TIM_Base_SetConfig+0x30>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a2c      	ldr	r2, [pc, #176]	@ (80033e4 <TIM_Base_SetConfig+0xd4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d003      	beq.n	8003340 <TIM_Base_SetConfig+0x30>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a2b      	ldr	r2, [pc, #172]	@ (80033e8 <TIM_Base_SetConfig+0xd8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d108      	bne.n	8003352 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a22      	ldr	r2, [pc, #136]	@ (80033e0 <TIM_Base_SetConfig+0xd0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00b      	beq.n	8003372 <TIM_Base_SetConfig+0x62>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003360:	d007      	beq.n	8003372 <TIM_Base_SetConfig+0x62>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a1f      	ldr	r2, [pc, #124]	@ (80033e4 <TIM_Base_SetConfig+0xd4>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d003      	beq.n	8003372 <TIM_Base_SetConfig+0x62>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a1e      	ldr	r2, [pc, #120]	@ (80033e8 <TIM_Base_SetConfig+0xd8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d108      	bne.n	8003384 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a0d      	ldr	r2, [pc, #52]	@ (80033e0 <TIM_Base_SetConfig+0xd0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d103      	bne.n	80033b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	691a      	ldr	r2, [r3, #16]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d005      	beq.n	80033d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	f023 0201 	bic.w	r2, r3, #1
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	611a      	str	r2, [r3, #16]
  }
}
 80033d6:	bf00      	nop
 80033d8:	3714      	adds	r7, #20
 80033da:	46bd      	mov	sp, r7
 80033dc:	bc80      	pop	{r7}
 80033de:	4770      	bx	lr
 80033e0:	40012c00 	.word	0x40012c00
 80033e4:	40000400 	.word	0x40000400
 80033e8:	40000800 	.word	0x40000800

080033ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	f023 0201 	bic.w	r2, r3, #1
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f023 030a 	bic.w	r3, r3, #10
 8003428:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	621a      	str	r2, [r3, #32]
}
 800343e:	bf00      	nop
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr

08003448 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003448:	b480      	push	{r7}
 800344a:	b087      	sub	sp, #28
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	f023 0210 	bic.w	r2, r3, #16
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003472:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	031b      	lsls	r3, r3, #12
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003484:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	621a      	str	r2, [r3, #32]
}
 800349c:	bf00      	nop
 800349e:	371c      	adds	r7, #28
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b085      	sub	sp, #20
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
 80034ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f043 0307 	orr.w	r3, r3, #7
 80034c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	609a      	str	r2, [r3, #8]
}
 80034d0:	bf00      	nop
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bc80      	pop	{r7}
 80034d8:	4770      	bx	lr

080034da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034da:	b480      	push	{r7}
 80034dc:	b087      	sub	sp, #28
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
 80034e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	021a      	lsls	r2, r3, #8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	4313      	orrs	r3, r2
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	609a      	str	r2, [r3, #8]
}
 800350e:	bf00      	nop
 8003510:	371c      	adds	r7, #28
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr

08003518 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800352c:	2302      	movs	r3, #2
 800352e:	e046      	b.n	80035be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003556:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a16      	ldr	r2, [pc, #88]	@ (80035c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00e      	beq.n	8003592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800357c:	d009      	beq.n	8003592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a12      	ldr	r2, [pc, #72]	@ (80035cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d004      	beq.n	8003592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a10      	ldr	r2, [pc, #64]	@ (80035d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d10c      	bne.n	80035ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003598:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr
 80035c8:	40012c00 	.word	0x40012c00
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40000800 	.word	0x40000800

080035d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bc80      	pop	{r7}
 80035e4:	4770      	bx	lr

080035e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <memset>:
 80035f8:	4603      	mov	r3, r0
 80035fa:	4402      	add	r2, r0
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d100      	bne.n	8003602 <memset+0xa>
 8003600:	4770      	bx	lr
 8003602:	f803 1b01 	strb.w	r1, [r3], #1
 8003606:	e7f9      	b.n	80035fc <memset+0x4>

08003608 <__libc_init_array>:
 8003608:	b570      	push	{r4, r5, r6, lr}
 800360a:	2600      	movs	r6, #0
 800360c:	4d0c      	ldr	r5, [pc, #48]	@ (8003640 <__libc_init_array+0x38>)
 800360e:	4c0d      	ldr	r4, [pc, #52]	@ (8003644 <__libc_init_array+0x3c>)
 8003610:	1b64      	subs	r4, r4, r5
 8003612:	10a4      	asrs	r4, r4, #2
 8003614:	42a6      	cmp	r6, r4
 8003616:	d109      	bne.n	800362c <__libc_init_array+0x24>
 8003618:	f000 ffea 	bl	80045f0 <_init>
 800361c:	2600      	movs	r6, #0
 800361e:	4d0a      	ldr	r5, [pc, #40]	@ (8003648 <__libc_init_array+0x40>)
 8003620:	4c0a      	ldr	r4, [pc, #40]	@ (800364c <__libc_init_array+0x44>)
 8003622:	1b64      	subs	r4, r4, r5
 8003624:	10a4      	asrs	r4, r4, #2
 8003626:	42a6      	cmp	r6, r4
 8003628:	d105      	bne.n	8003636 <__libc_init_array+0x2e>
 800362a:	bd70      	pop	{r4, r5, r6, pc}
 800362c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003630:	4798      	blx	r3
 8003632:	3601      	adds	r6, #1
 8003634:	e7ee      	b.n	8003614 <__libc_init_array+0xc>
 8003636:	f855 3b04 	ldr.w	r3, [r5], #4
 800363a:	4798      	blx	r3
 800363c:	3601      	adds	r6, #1
 800363e:	e7f2      	b.n	8003626 <__libc_init_array+0x1e>
 8003640:	08004820 	.word	0x08004820
 8003644:	08004820 	.word	0x08004820
 8003648:	08004820 	.word	0x08004820
 800364c:	08004824 	.word	0x08004824

08003650 <sin>:
 8003650:	b530      	push	{r4, r5, lr}
 8003652:	4d20      	ldr	r5, [pc, #128]	@ (80036d4 <sin+0x84>)
 8003654:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003658:	42ac      	cmp	r4, r5
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	b087      	sub	sp, #28
 8003660:	d806      	bhi.n	8003670 <sin+0x20>
 8003662:	2300      	movs	r3, #0
 8003664:	2200      	movs	r2, #0
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2300      	movs	r3, #0
 800366a:	f000 f8f9 	bl	8003860 <__kernel_sin>
 800366e:	e004      	b.n	800367a <sin+0x2a>
 8003670:	4d19      	ldr	r5, [pc, #100]	@ (80036d8 <sin+0x88>)
 8003672:	42ac      	cmp	r4, r5
 8003674:	d903      	bls.n	800367e <sin+0x2e>
 8003676:	f7fc fe23 	bl	80002c0 <__aeabi_dsub>
 800367a:	b007      	add	sp, #28
 800367c:	bd30      	pop	{r4, r5, pc}
 800367e:	aa02      	add	r2, sp, #8
 8003680:	f000 f9a6 	bl	80039d0 <__ieee754_rem_pio2>
 8003684:	f000 0003 	and.w	r0, r0, #3
 8003688:	2801      	cmp	r0, #1
 800368a:	d009      	beq.n	80036a0 <sin+0x50>
 800368c:	2802      	cmp	r0, #2
 800368e:	d00e      	beq.n	80036ae <sin+0x5e>
 8003690:	b9c0      	cbnz	r0, 80036c4 <sin+0x74>
 8003692:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003696:	2301      	movs	r3, #1
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800369e:	e7e4      	b.n	800366a <sin+0x1a>
 80036a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036a8:	f000 f81a 	bl	80036e0 <__kernel_cos>
 80036ac:	e7e5      	b.n	800367a <sin+0x2a>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036ba:	f000 f8d1 	bl	8003860 <__kernel_sin>
 80036be:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 80036c2:	e7da      	b.n	800367a <sin+0x2a>
 80036c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036cc:	f000 f808 	bl	80036e0 <__kernel_cos>
 80036d0:	e7f5      	b.n	80036be <sin+0x6e>
 80036d2:	bf00      	nop
 80036d4:	3fe921fb 	.word	0x3fe921fb
 80036d8:	7fefffff 	.word	0x7fefffff
 80036dc:	00000000 	.word	0x00000000

080036e0 <__kernel_cos>:
 80036e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036e4:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80036e8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 80036ec:	4680      	mov	r8, r0
 80036ee:	4689      	mov	r9, r1
 80036f0:	e9cd 2300 	strd	r2, r3, [sp]
 80036f4:	d204      	bcs.n	8003700 <__kernel_cos+0x20>
 80036f6:	f7fd fa35 	bl	8000b64 <__aeabi_d2iz>
 80036fa:	2800      	cmp	r0, #0
 80036fc:	f000 8086 	beq.w	800380c <__kernel_cos+0x12c>
 8003700:	4642      	mov	r2, r8
 8003702:	464b      	mov	r3, r9
 8003704:	4640      	mov	r0, r8
 8003706:	4649      	mov	r1, r9
 8003708:	f7fc ff92 	bl	8000630 <__aeabi_dmul>
 800370c:	2200      	movs	r2, #0
 800370e:	4b4e      	ldr	r3, [pc, #312]	@ (8003848 <__kernel_cos+0x168>)
 8003710:	4604      	mov	r4, r0
 8003712:	460d      	mov	r5, r1
 8003714:	f7fc ff8c 	bl	8000630 <__aeabi_dmul>
 8003718:	a33f      	add	r3, pc, #252	@ (adr r3, 8003818 <__kernel_cos+0x138>)
 800371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371e:	4682      	mov	sl, r0
 8003720:	468b      	mov	fp, r1
 8003722:	4620      	mov	r0, r4
 8003724:	4629      	mov	r1, r5
 8003726:	f7fc ff83 	bl	8000630 <__aeabi_dmul>
 800372a:	a33d      	add	r3, pc, #244	@ (adr r3, 8003820 <__kernel_cos+0x140>)
 800372c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003730:	f7fc fdc8 	bl	80002c4 <__adddf3>
 8003734:	4622      	mov	r2, r4
 8003736:	462b      	mov	r3, r5
 8003738:	f7fc ff7a 	bl	8000630 <__aeabi_dmul>
 800373c:	a33a      	add	r3, pc, #232	@ (adr r3, 8003828 <__kernel_cos+0x148>)
 800373e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003742:	f7fc fdbd 	bl	80002c0 <__aeabi_dsub>
 8003746:	4622      	mov	r2, r4
 8003748:	462b      	mov	r3, r5
 800374a:	f7fc ff71 	bl	8000630 <__aeabi_dmul>
 800374e:	a338      	add	r3, pc, #224	@ (adr r3, 8003830 <__kernel_cos+0x150>)
 8003750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003754:	f7fc fdb6 	bl	80002c4 <__adddf3>
 8003758:	4622      	mov	r2, r4
 800375a:	462b      	mov	r3, r5
 800375c:	f7fc ff68 	bl	8000630 <__aeabi_dmul>
 8003760:	a335      	add	r3, pc, #212	@ (adr r3, 8003838 <__kernel_cos+0x158>)
 8003762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003766:	f7fc fdab 	bl	80002c0 <__aeabi_dsub>
 800376a:	4622      	mov	r2, r4
 800376c:	462b      	mov	r3, r5
 800376e:	f7fc ff5f 	bl	8000630 <__aeabi_dmul>
 8003772:	a333      	add	r3, pc, #204	@ (adr r3, 8003840 <__kernel_cos+0x160>)
 8003774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003778:	f7fc fda4 	bl	80002c4 <__adddf3>
 800377c:	4622      	mov	r2, r4
 800377e:	462b      	mov	r3, r5
 8003780:	f7fc ff56 	bl	8000630 <__aeabi_dmul>
 8003784:	4622      	mov	r2, r4
 8003786:	462b      	mov	r3, r5
 8003788:	f7fc ff52 	bl	8000630 <__aeabi_dmul>
 800378c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003790:	4604      	mov	r4, r0
 8003792:	460d      	mov	r5, r1
 8003794:	4640      	mov	r0, r8
 8003796:	4649      	mov	r1, r9
 8003798:	f7fc ff4a 	bl	8000630 <__aeabi_dmul>
 800379c:	460b      	mov	r3, r1
 800379e:	4602      	mov	r2, r0
 80037a0:	4629      	mov	r1, r5
 80037a2:	4620      	mov	r0, r4
 80037a4:	f7fc fd8c 	bl	80002c0 <__aeabi_dsub>
 80037a8:	4b28      	ldr	r3, [pc, #160]	@ (800384c <__kernel_cos+0x16c>)
 80037aa:	4680      	mov	r8, r0
 80037ac:	429e      	cmp	r6, r3
 80037ae:	4689      	mov	r9, r1
 80037b0:	d80e      	bhi.n	80037d0 <__kernel_cos+0xf0>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4650      	mov	r0, sl
 80037b8:	4659      	mov	r1, fp
 80037ba:	f7fc fd81 	bl	80002c0 <__aeabi_dsub>
 80037be:	4602      	mov	r2, r0
 80037c0:	2000      	movs	r0, #0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4922      	ldr	r1, [pc, #136]	@ (8003850 <__kernel_cos+0x170>)
 80037c6:	f7fc fd7b 	bl	80002c0 <__aeabi_dsub>
 80037ca:	b003      	add	sp, #12
 80037cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037d0:	2400      	movs	r4, #0
 80037d2:	4b20      	ldr	r3, [pc, #128]	@ (8003854 <__kernel_cos+0x174>)
 80037d4:	4622      	mov	r2, r4
 80037d6:	429e      	cmp	r6, r3
 80037d8:	bf8c      	ite	hi
 80037da:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003858 <__kernel_cos+0x178>)
 80037dc:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 80037e0:	462b      	mov	r3, r5
 80037e2:	2000      	movs	r0, #0
 80037e4:	491a      	ldr	r1, [pc, #104]	@ (8003850 <__kernel_cos+0x170>)
 80037e6:	f7fc fd6b 	bl	80002c0 <__aeabi_dsub>
 80037ea:	4622      	mov	r2, r4
 80037ec:	4606      	mov	r6, r0
 80037ee:	460f      	mov	r7, r1
 80037f0:	462b      	mov	r3, r5
 80037f2:	4650      	mov	r0, sl
 80037f4:	4659      	mov	r1, fp
 80037f6:	f7fc fd63 	bl	80002c0 <__aeabi_dsub>
 80037fa:	4642      	mov	r2, r8
 80037fc:	464b      	mov	r3, r9
 80037fe:	f7fc fd5f 	bl	80002c0 <__aeabi_dsub>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4630      	mov	r0, r6
 8003808:	4639      	mov	r1, r7
 800380a:	e7dc      	b.n	80037c6 <__kernel_cos+0xe6>
 800380c:	2000      	movs	r0, #0
 800380e:	4910      	ldr	r1, [pc, #64]	@ (8003850 <__kernel_cos+0x170>)
 8003810:	e7db      	b.n	80037ca <__kernel_cos+0xea>
 8003812:	bf00      	nop
 8003814:	f3af 8000 	nop.w
 8003818:	be8838d4 	.word	0xbe8838d4
 800381c:	bda8fae9 	.word	0xbda8fae9
 8003820:	bdb4b1c4 	.word	0xbdb4b1c4
 8003824:	3e21ee9e 	.word	0x3e21ee9e
 8003828:	809c52ad 	.word	0x809c52ad
 800382c:	3e927e4f 	.word	0x3e927e4f
 8003830:	19cb1590 	.word	0x19cb1590
 8003834:	3efa01a0 	.word	0x3efa01a0
 8003838:	16c15177 	.word	0x16c15177
 800383c:	3f56c16c 	.word	0x3f56c16c
 8003840:	5555554c 	.word	0x5555554c
 8003844:	3fa55555 	.word	0x3fa55555
 8003848:	3fe00000 	.word	0x3fe00000
 800384c:	3fd33332 	.word	0x3fd33332
 8003850:	3ff00000 	.word	0x3ff00000
 8003854:	3fe90000 	.word	0x3fe90000
 8003858:	3fd20000 	.word	0x3fd20000
 800385c:	00000000 	.word	0x00000000

08003860 <__kernel_sin>:
 8003860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003864:	461f      	mov	r7, r3
 8003866:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800386a:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800386e:	4604      	mov	r4, r0
 8003870:	460d      	mov	r5, r1
 8003872:	4616      	mov	r6, r2
 8003874:	b085      	sub	sp, #20
 8003876:	d203      	bcs.n	8003880 <__kernel_sin+0x20>
 8003878:	f7fd f974 	bl	8000b64 <__aeabi_d2iz>
 800387c:	2800      	cmp	r0, #0
 800387e:	d051      	beq.n	8003924 <__kernel_sin+0xc4>
 8003880:	4622      	mov	r2, r4
 8003882:	462b      	mov	r3, r5
 8003884:	4620      	mov	r0, r4
 8003886:	4629      	mov	r1, r5
 8003888:	f7fc fed2 	bl	8000630 <__aeabi_dmul>
 800388c:	4682      	mov	sl, r0
 800388e:	468b      	mov	fp, r1
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4620      	mov	r0, r4
 8003896:	4629      	mov	r1, r5
 8003898:	f7fc feca 	bl	8000630 <__aeabi_dmul>
 800389c:	a33e      	add	r3, pc, #248	@ (adr r3, 8003998 <__kernel_sin+0x138>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	4680      	mov	r8, r0
 80038a4:	4689      	mov	r9, r1
 80038a6:	4650      	mov	r0, sl
 80038a8:	4659      	mov	r1, fp
 80038aa:	f7fc fec1 	bl	8000630 <__aeabi_dmul>
 80038ae:	a33c      	add	r3, pc, #240	@ (adr r3, 80039a0 <__kernel_sin+0x140>)
 80038b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b4:	f7fc fd04 	bl	80002c0 <__aeabi_dsub>
 80038b8:	4652      	mov	r2, sl
 80038ba:	465b      	mov	r3, fp
 80038bc:	f7fc feb8 	bl	8000630 <__aeabi_dmul>
 80038c0:	a339      	add	r3, pc, #228	@ (adr r3, 80039a8 <__kernel_sin+0x148>)
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f7fc fcfd 	bl	80002c4 <__adddf3>
 80038ca:	4652      	mov	r2, sl
 80038cc:	465b      	mov	r3, fp
 80038ce:	f7fc feaf 	bl	8000630 <__aeabi_dmul>
 80038d2:	a337      	add	r3, pc, #220	@ (adr r3, 80039b0 <__kernel_sin+0x150>)
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	f7fc fcf2 	bl	80002c0 <__aeabi_dsub>
 80038dc:	4652      	mov	r2, sl
 80038de:	465b      	mov	r3, fp
 80038e0:	f7fc fea6 	bl	8000630 <__aeabi_dmul>
 80038e4:	a334      	add	r3, pc, #208	@ (adr r3, 80039b8 <__kernel_sin+0x158>)
 80038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ea:	f7fc fceb 	bl	80002c4 <__adddf3>
 80038ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038f0:	e9cd 0100 	strd	r0, r1, [sp]
 80038f4:	b9db      	cbnz	r3, 800392e <__kernel_sin+0xce>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4650      	mov	r0, sl
 80038fc:	4659      	mov	r1, fp
 80038fe:	f7fc fe97 	bl	8000630 <__aeabi_dmul>
 8003902:	a32f      	add	r3, pc, #188	@ (adr r3, 80039c0 <__kernel_sin+0x160>)
 8003904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003908:	f7fc fcda 	bl	80002c0 <__aeabi_dsub>
 800390c:	4642      	mov	r2, r8
 800390e:	464b      	mov	r3, r9
 8003910:	f7fc fe8e 	bl	8000630 <__aeabi_dmul>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4620      	mov	r0, r4
 800391a:	4629      	mov	r1, r5
 800391c:	f7fc fcd2 	bl	80002c4 <__adddf3>
 8003920:	4604      	mov	r4, r0
 8003922:	460d      	mov	r5, r1
 8003924:	4620      	mov	r0, r4
 8003926:	4629      	mov	r1, r5
 8003928:	b005      	add	sp, #20
 800392a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392e:	2200      	movs	r2, #0
 8003930:	4630      	mov	r0, r6
 8003932:	4639      	mov	r1, r7
 8003934:	4b24      	ldr	r3, [pc, #144]	@ (80039c8 <__kernel_sin+0x168>)
 8003936:	f7fc fe7b 	bl	8000630 <__aeabi_dmul>
 800393a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800393e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003942:	4640      	mov	r0, r8
 8003944:	4649      	mov	r1, r9
 8003946:	f7fc fe73 	bl	8000630 <__aeabi_dmul>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003952:	f7fc fcb5 	bl	80002c0 <__aeabi_dsub>
 8003956:	4652      	mov	r2, sl
 8003958:	465b      	mov	r3, fp
 800395a:	f7fc fe69 	bl	8000630 <__aeabi_dmul>
 800395e:	4632      	mov	r2, r6
 8003960:	463b      	mov	r3, r7
 8003962:	f7fc fcad 	bl	80002c0 <__aeabi_dsub>
 8003966:	a316      	add	r3, pc, #88	@ (adr r3, 80039c0 <__kernel_sin+0x160>)
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	4606      	mov	r6, r0
 800396e:	460f      	mov	r7, r1
 8003970:	4640      	mov	r0, r8
 8003972:	4649      	mov	r1, r9
 8003974:	f7fc fe5c 	bl	8000630 <__aeabi_dmul>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4630      	mov	r0, r6
 800397e:	4639      	mov	r1, r7
 8003980:	f7fc fca0 	bl	80002c4 <__adddf3>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4620      	mov	r0, r4
 800398a:	4629      	mov	r1, r5
 800398c:	f7fc fc98 	bl	80002c0 <__aeabi_dsub>
 8003990:	e7c6      	b.n	8003920 <__kernel_sin+0xc0>
 8003992:	bf00      	nop
 8003994:	f3af 8000 	nop.w
 8003998:	5acfd57c 	.word	0x5acfd57c
 800399c:	3de5d93a 	.word	0x3de5d93a
 80039a0:	8a2b9ceb 	.word	0x8a2b9ceb
 80039a4:	3e5ae5e6 	.word	0x3e5ae5e6
 80039a8:	57b1fe7d 	.word	0x57b1fe7d
 80039ac:	3ec71de3 	.word	0x3ec71de3
 80039b0:	19c161d5 	.word	0x19c161d5
 80039b4:	3f2a01a0 	.word	0x3f2a01a0
 80039b8:	1110f8a6 	.word	0x1110f8a6
 80039bc:	3f811111 	.word	0x3f811111
 80039c0:	55555549 	.word	0x55555549
 80039c4:	3fc55555 	.word	0x3fc55555
 80039c8:	3fe00000 	.word	0x3fe00000
 80039cc:	00000000 	.word	0x00000000

080039d0 <__ieee754_rem_pio2>:
 80039d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039d4:	4bc4      	ldr	r3, [pc, #784]	@ (8003ce8 <__ieee754_rem_pio2+0x318>)
 80039d6:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80039da:	b08d      	sub	sp, #52	@ 0x34
 80039dc:	4598      	cmp	r8, r3
 80039de:	4606      	mov	r6, r0
 80039e0:	460f      	mov	r7, r1
 80039e2:	4614      	mov	r4, r2
 80039e4:	9104      	str	r1, [sp, #16]
 80039e6:	d807      	bhi.n	80039f8 <__ieee754_rem_pio2+0x28>
 80039e8:	e9c2 6700 	strd	r6, r7, [r2]
 80039ec:	2300      	movs	r3, #0
 80039ee:	2200      	movs	r2, #0
 80039f0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80039f4:	2500      	movs	r5, #0
 80039f6:	e026      	b.n	8003a46 <__ieee754_rem_pio2+0x76>
 80039f8:	4bbc      	ldr	r3, [pc, #752]	@ (8003cec <__ieee754_rem_pio2+0x31c>)
 80039fa:	4598      	cmp	r8, r3
 80039fc:	d876      	bhi.n	8003aec <__ieee754_rem_pio2+0x11c>
 80039fe:	9b04      	ldr	r3, [sp, #16]
 8003a00:	4dbb      	ldr	r5, [pc, #748]	@ (8003cf0 <__ieee754_rem_pio2+0x320>)
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	a3aa      	add	r3, pc, #680	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2e0>)
 8003a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0a:	dd38      	ble.n	8003a7e <__ieee754_rem_pio2+0xae>
 8003a0c:	f7fc fc58 	bl	80002c0 <__aeabi_dsub>
 8003a10:	45a8      	cmp	r8, r5
 8003a12:	4606      	mov	r6, r0
 8003a14:	460f      	mov	r7, r1
 8003a16:	d01a      	beq.n	8003a4e <__ieee754_rem_pio2+0x7e>
 8003a18:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x2e8>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f7fc fc4f 	bl	80002c0 <__aeabi_dsub>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	4680      	mov	r8, r0
 8003a28:	4689      	mov	r9, r1
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	4639      	mov	r1, r7
 8003a2e:	f7fc fc47 	bl	80002c0 <__aeabi_dsub>
 8003a32:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x2e8>)
 8003a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a38:	f7fc fc42 	bl	80002c0 <__aeabi_dsub>
 8003a3c:	2501      	movs	r5, #1
 8003a3e:	e9c4 8900 	strd	r8, r9, [r4]
 8003a42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a46:	4628      	mov	r0, r5
 8003a48:	b00d      	add	sp, #52	@ 0x34
 8003a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a4e:	a39c      	add	r3, pc, #624	@ (adr r3, 8003cc0 <__ieee754_rem_pio2+0x2f0>)
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f7fc fc34 	bl	80002c0 <__aeabi_dsub>
 8003a58:	a39b      	add	r3, pc, #620	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x2f8>)
 8003a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a5e:	4606      	mov	r6, r0
 8003a60:	460f      	mov	r7, r1
 8003a62:	f7fc fc2d 	bl	80002c0 <__aeabi_dsub>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	4680      	mov	r8, r0
 8003a6c:	4689      	mov	r9, r1
 8003a6e:	4630      	mov	r0, r6
 8003a70:	4639      	mov	r1, r7
 8003a72:	f7fc fc25 	bl	80002c0 <__aeabi_dsub>
 8003a76:	a394      	add	r3, pc, #592	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x2f8>)
 8003a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7c:	e7dc      	b.n	8003a38 <__ieee754_rem_pio2+0x68>
 8003a7e:	f7fc fc21 	bl	80002c4 <__adddf3>
 8003a82:	45a8      	cmp	r8, r5
 8003a84:	4606      	mov	r6, r0
 8003a86:	460f      	mov	r7, r1
 8003a88:	d018      	beq.n	8003abc <__ieee754_rem_pio2+0xec>
 8003a8a:	a38b      	add	r3, pc, #556	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x2e8>)
 8003a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a90:	f7fc fc18 	bl	80002c4 <__adddf3>
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4680      	mov	r8, r0
 8003a9a:	4689      	mov	r9, r1
 8003a9c:	4630      	mov	r0, r6
 8003a9e:	4639      	mov	r1, r7
 8003aa0:	f7fc fc0e 	bl	80002c0 <__aeabi_dsub>
 8003aa4:	a384      	add	r3, pc, #528	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x2e8>)
 8003aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aaa:	f7fc fc0b 	bl	80002c4 <__adddf3>
 8003aae:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003ab2:	e9c4 8900 	strd	r8, r9, [r4]
 8003ab6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003aba:	e7c4      	b.n	8003a46 <__ieee754_rem_pio2+0x76>
 8003abc:	a380      	add	r3, pc, #512	@ (adr r3, 8003cc0 <__ieee754_rem_pio2+0x2f0>)
 8003abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac2:	f7fc fbff 	bl	80002c4 <__adddf3>
 8003ac6:	a380      	add	r3, pc, #512	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x2f8>)
 8003ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003acc:	4606      	mov	r6, r0
 8003ace:	460f      	mov	r7, r1
 8003ad0:	f7fc fbf8 	bl	80002c4 <__adddf3>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4680      	mov	r8, r0
 8003ada:	4689      	mov	r9, r1
 8003adc:	4630      	mov	r0, r6
 8003ade:	4639      	mov	r1, r7
 8003ae0:	f7fc fbee 	bl	80002c0 <__aeabi_dsub>
 8003ae4:	a378      	add	r3, pc, #480	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x2f8>)
 8003ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aea:	e7de      	b.n	8003aaa <__ieee754_rem_pio2+0xda>
 8003aec:	4b81      	ldr	r3, [pc, #516]	@ (8003cf4 <__ieee754_rem_pio2+0x324>)
 8003aee:	4598      	cmp	r8, r3
 8003af0:	f200 80cf 	bhi.w	8003c92 <__ieee754_rem_pio2+0x2c2>
 8003af4:	f000 f962 	bl	8003dbc <fabs>
 8003af8:	a375      	add	r3, pc, #468	@ (adr r3, 8003cd0 <__ieee754_rem_pio2+0x300>)
 8003afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afe:	4606      	mov	r6, r0
 8003b00:	460f      	mov	r7, r1
 8003b02:	f7fc fd95 	bl	8000630 <__aeabi_dmul>
 8003b06:	2200      	movs	r2, #0
 8003b08:	4b7b      	ldr	r3, [pc, #492]	@ (8003cf8 <__ieee754_rem_pio2+0x328>)
 8003b0a:	f7fc fbdb 	bl	80002c4 <__adddf3>
 8003b0e:	f7fd f829 	bl	8000b64 <__aeabi_d2iz>
 8003b12:	4605      	mov	r5, r0
 8003b14:	f7fc fd22 	bl	800055c <__aeabi_i2d>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b20:	a363      	add	r3, pc, #396	@ (adr r3, 8003cb0 <__ieee754_rem_pio2+0x2e0>)
 8003b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b26:	f7fc fd83 	bl	8000630 <__aeabi_dmul>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4630      	mov	r0, r6
 8003b30:	4639      	mov	r1, r7
 8003b32:	f7fc fbc5 	bl	80002c0 <__aeabi_dsub>
 8003b36:	a360      	add	r3, pc, #384	@ (adr r3, 8003cb8 <__ieee754_rem_pio2+0x2e8>)
 8003b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3c:	4682      	mov	sl, r0
 8003b3e:	468b      	mov	fp, r1
 8003b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b44:	f7fc fd74 	bl	8000630 <__aeabi_dmul>
 8003b48:	2d1f      	cmp	r5, #31
 8003b4a:	4606      	mov	r6, r0
 8003b4c:	460f      	mov	r7, r1
 8003b4e:	dc0c      	bgt.n	8003b6a <__ieee754_rem_pio2+0x19a>
 8003b50:	4b6a      	ldr	r3, [pc, #424]	@ (8003cfc <__ieee754_rem_pio2+0x32c>)
 8003b52:	1e6a      	subs	r2, r5, #1
 8003b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b58:	4543      	cmp	r3, r8
 8003b5a:	d006      	beq.n	8003b6a <__ieee754_rem_pio2+0x19a>
 8003b5c:	4632      	mov	r2, r6
 8003b5e:	463b      	mov	r3, r7
 8003b60:	4650      	mov	r0, sl
 8003b62:	4659      	mov	r1, fp
 8003b64:	f7fc fbac 	bl	80002c0 <__aeabi_dsub>
 8003b68:	e00e      	b.n	8003b88 <__ieee754_rem_pio2+0x1b8>
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	4632      	mov	r2, r6
 8003b6e:	4650      	mov	r0, sl
 8003b70:	4659      	mov	r1, fp
 8003b72:	f7fc fba5 	bl	80002c0 <__aeabi_dsub>
 8003b76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b7a:	9305      	str	r3, [sp, #20]
 8003b7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b80:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003b84:	2b10      	cmp	r3, #16
 8003b86:	dc02      	bgt.n	8003b8e <__ieee754_rem_pio2+0x1be>
 8003b88:	e9c4 0100 	strd	r0, r1, [r4]
 8003b8c:	e039      	b.n	8003c02 <__ieee754_rem_pio2+0x232>
 8003b8e:	a34c      	add	r3, pc, #304	@ (adr r3, 8003cc0 <__ieee754_rem_pio2+0x2f0>)
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b98:	f7fc fd4a 	bl	8000630 <__aeabi_dmul>
 8003b9c:	4606      	mov	r6, r0
 8003b9e:	460f      	mov	r7, r1
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4650      	mov	r0, sl
 8003ba6:	4659      	mov	r1, fp
 8003ba8:	f7fc fb8a 	bl	80002c0 <__aeabi_dsub>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4680      	mov	r8, r0
 8003bb2:	4689      	mov	r9, r1
 8003bb4:	4650      	mov	r0, sl
 8003bb6:	4659      	mov	r1, fp
 8003bb8:	f7fc fb82 	bl	80002c0 <__aeabi_dsub>
 8003bbc:	4632      	mov	r2, r6
 8003bbe:	463b      	mov	r3, r7
 8003bc0:	f7fc fb7e 	bl	80002c0 <__aeabi_dsub>
 8003bc4:	a340      	add	r3, pc, #256	@ (adr r3, 8003cc8 <__ieee754_rem_pio2+0x2f8>)
 8003bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bca:	4606      	mov	r6, r0
 8003bcc:	460f      	mov	r7, r1
 8003bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bd2:	f7fc fd2d 	bl	8000630 <__aeabi_dmul>
 8003bd6:	4632      	mov	r2, r6
 8003bd8:	463b      	mov	r3, r7
 8003bda:	f7fc fb71 	bl	80002c0 <__aeabi_dsub>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	4606      	mov	r6, r0
 8003be4:	460f      	mov	r7, r1
 8003be6:	4640      	mov	r0, r8
 8003be8:	4649      	mov	r1, r9
 8003bea:	f7fc fb69 	bl	80002c0 <__aeabi_dsub>
 8003bee:	9a05      	ldr	r2, [sp, #20]
 8003bf0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b31      	cmp	r3, #49	@ 0x31
 8003bf8:	dc20      	bgt.n	8003c3c <__ieee754_rem_pio2+0x26c>
 8003bfa:	46c2      	mov	sl, r8
 8003bfc:	46cb      	mov	fp, r9
 8003bfe:	e9c4 0100 	strd	r0, r1, [r4]
 8003c02:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003c06:	4650      	mov	r0, sl
 8003c08:	4642      	mov	r2, r8
 8003c0a:	464b      	mov	r3, r9
 8003c0c:	4659      	mov	r1, fp
 8003c0e:	f7fc fb57 	bl	80002c0 <__aeabi_dsub>
 8003c12:	463b      	mov	r3, r7
 8003c14:	4632      	mov	r2, r6
 8003c16:	f7fc fb53 	bl	80002c0 <__aeabi_dsub>
 8003c1a:	9b04      	ldr	r3, [sp, #16]
 8003c1c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f6bf af10 	bge.w	8003a46 <__ieee754_rem_pio2+0x76>
 8003c26:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003c2a:	6063      	str	r3, [r4, #4]
 8003c2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003c30:	f8c4 8000 	str.w	r8, [r4]
 8003c34:	60a0      	str	r0, [r4, #8]
 8003c36:	60e3      	str	r3, [r4, #12]
 8003c38:	426d      	negs	r5, r5
 8003c3a:	e704      	b.n	8003a46 <__ieee754_rem_pio2+0x76>
 8003c3c:	a326      	add	r3, pc, #152	@ (adr r3, 8003cd8 <__ieee754_rem_pio2+0x308>)
 8003c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c46:	f7fc fcf3 	bl	8000630 <__aeabi_dmul>
 8003c4a:	4606      	mov	r6, r0
 8003c4c:	460f      	mov	r7, r1
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4640      	mov	r0, r8
 8003c54:	4649      	mov	r1, r9
 8003c56:	f7fc fb33 	bl	80002c0 <__aeabi_dsub>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4682      	mov	sl, r0
 8003c60:	468b      	mov	fp, r1
 8003c62:	4640      	mov	r0, r8
 8003c64:	4649      	mov	r1, r9
 8003c66:	f7fc fb2b 	bl	80002c0 <__aeabi_dsub>
 8003c6a:	4632      	mov	r2, r6
 8003c6c:	463b      	mov	r3, r7
 8003c6e:	f7fc fb27 	bl	80002c0 <__aeabi_dsub>
 8003c72:	a31b      	add	r3, pc, #108	@ (adr r3, 8003ce0 <__ieee754_rem_pio2+0x310>)
 8003c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c78:	4606      	mov	r6, r0
 8003c7a:	460f      	mov	r7, r1
 8003c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c80:	f7fc fcd6 	bl	8000630 <__aeabi_dmul>
 8003c84:	4632      	mov	r2, r6
 8003c86:	463b      	mov	r3, r7
 8003c88:	f7fc fb1a 	bl	80002c0 <__aeabi_dsub>
 8003c8c:	4606      	mov	r6, r0
 8003c8e:	460f      	mov	r7, r1
 8003c90:	e764      	b.n	8003b5c <__ieee754_rem_pio2+0x18c>
 8003c92:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <__ieee754_rem_pio2+0x330>)
 8003c94:	4598      	cmp	r8, r3
 8003c96:	d935      	bls.n	8003d04 <__ieee754_rem_pio2+0x334>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	f7fc fb10 	bl	80002c0 <__aeabi_dsub>
 8003ca0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003ca4:	e9c4 0100 	strd	r0, r1, [r4]
 8003ca8:	e6a4      	b.n	80039f4 <__ieee754_rem_pio2+0x24>
 8003caa:	bf00      	nop
 8003cac:	f3af 8000 	nop.w
 8003cb0:	54400000 	.word	0x54400000
 8003cb4:	3ff921fb 	.word	0x3ff921fb
 8003cb8:	1a626331 	.word	0x1a626331
 8003cbc:	3dd0b461 	.word	0x3dd0b461
 8003cc0:	1a600000 	.word	0x1a600000
 8003cc4:	3dd0b461 	.word	0x3dd0b461
 8003cc8:	2e037073 	.word	0x2e037073
 8003ccc:	3ba3198a 	.word	0x3ba3198a
 8003cd0:	6dc9c883 	.word	0x6dc9c883
 8003cd4:	3fe45f30 	.word	0x3fe45f30
 8003cd8:	2e000000 	.word	0x2e000000
 8003cdc:	3ba3198a 	.word	0x3ba3198a
 8003ce0:	252049c1 	.word	0x252049c1
 8003ce4:	397b839a 	.word	0x397b839a
 8003ce8:	3fe921fb 	.word	0x3fe921fb
 8003cec:	4002d97b 	.word	0x4002d97b
 8003cf0:	3ff921fb 	.word	0x3ff921fb
 8003cf4:	413921fb 	.word	0x413921fb
 8003cf8:	3fe00000 	.word	0x3fe00000
 8003cfc:	08004648 	.word	0x08004648
 8003d00:	7fefffff 	.word	0x7fefffff
 8003d04:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003d08:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003d0c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003d10:	460f      	mov	r7, r1
 8003d12:	f7fc ff27 	bl	8000b64 <__aeabi_d2iz>
 8003d16:	f7fc fc21 	bl	800055c <__aeabi_i2d>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	4630      	mov	r0, r6
 8003d20:	4639      	mov	r1, r7
 8003d22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003d26:	f7fc facb 	bl	80002c0 <__aeabi_dsub>
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	4b21      	ldr	r3, [pc, #132]	@ (8003db4 <__ieee754_rem_pio2+0x3e4>)
 8003d2e:	f7fc fc7f 	bl	8000630 <__aeabi_dmul>
 8003d32:	460f      	mov	r7, r1
 8003d34:	4606      	mov	r6, r0
 8003d36:	f7fc ff15 	bl	8000b64 <__aeabi_d2iz>
 8003d3a:	f7fc fc0f 	bl	800055c <__aeabi_i2d>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4630      	mov	r0, r6
 8003d44:	4639      	mov	r1, r7
 8003d46:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d4a:	f7fc fab9 	bl	80002c0 <__aeabi_dsub>
 8003d4e:	2200      	movs	r2, #0
 8003d50:	4b18      	ldr	r3, [pc, #96]	@ (8003db4 <__ieee754_rem_pio2+0x3e4>)
 8003d52:	f7fc fc6d 	bl	8000630 <__aeabi_dmul>
 8003d56:	f04f 0803 	mov.w	r8, #3
 8003d5a:	2600      	movs	r6, #0
 8003d5c:	2700      	movs	r7, #0
 8003d5e:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003d62:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003d66:	4632      	mov	r2, r6
 8003d68:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003d6c:	463b      	mov	r3, r7
 8003d6e:	46c2      	mov	sl, r8
 8003d70:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003d74:	f7fc fec4 	bl	8000b00 <__aeabi_dcmpeq>
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	d1f4      	bne.n	8003d66 <__ieee754_rem_pio2+0x396>
 8003d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003db8 <__ieee754_rem_pio2+0x3e8>)
 8003d7e:	462a      	mov	r2, r5
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	2302      	movs	r3, #2
 8003d84:	4621      	mov	r1, r4
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	a806      	add	r0, sp, #24
 8003d8a:	4653      	mov	r3, sl
 8003d8c:	f000 f81a 	bl	8003dc4 <__kernel_rem_pio2>
 8003d90:	9b04      	ldr	r3, [sp, #16]
 8003d92:	4605      	mov	r5, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f6bf ae56 	bge.w	8003a46 <__ieee754_rem_pio2+0x76>
 8003d9a:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003d9e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003da2:	e9c4 2300 	strd	r2, r3, [r4]
 8003da6:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003daa:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003dae:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003db2:	e741      	b.n	8003c38 <__ieee754_rem_pio2+0x268>
 8003db4:	41700000 	.word	0x41700000
 8003db8:	080046c8 	.word	0x080046c8

08003dbc <fabs>:
 8003dbc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4770      	bx	lr

08003dc4 <__kernel_rem_pio2>:
 8003dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003dcc:	9308      	str	r3, [sp, #32]
 8003dce:	9104      	str	r1, [sp, #16]
 8003dd0:	4bba      	ldr	r3, [pc, #744]	@ (80040bc <__kernel_rem_pio2+0x2f8>)
 8003dd2:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8003dd4:	f112 0f14 	cmn.w	r2, #20
 8003dd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003ddc:	bfa8      	it	ge
 8003dde:	1ed4      	subge	r4, r2, #3
 8003de0:	9302      	str	r3, [sp, #8]
 8003de2:	9b08      	ldr	r3, [sp, #32]
 8003de4:	bfb8      	it	lt
 8003de6:	2400      	movlt	r4, #0
 8003de8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003dec:	9306      	str	r3, [sp, #24]
 8003dee:	bfa4      	itt	ge
 8003df0:	2318      	movge	r3, #24
 8003df2:	fb94 f4f3 	sdivge	r4, r4, r3
 8003df6:	f06f 0317 	mvn.w	r3, #23
 8003dfa:	fb04 3303 	mla	r3, r4, r3, r3
 8003dfe:	eb03 0a02 	add.w	sl, r3, r2
 8003e02:	9a06      	ldr	r2, [sp, #24]
 8003e04:	9b02      	ldr	r3, [sp, #8]
 8003e06:	1aa7      	subs	r7, r4, r2
 8003e08:	eb03 0802 	add.w	r8, r3, r2
 8003e0c:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003e0e:	2500      	movs	r5, #0
 8003e10:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003e14:	2200      	movs	r2, #0
 8003e16:	2300      	movs	r3, #0
 8003e18:	9009      	str	r0, [sp, #36]	@ 0x24
 8003e1a:	ae20      	add	r6, sp, #128	@ 0x80
 8003e1c:	4545      	cmp	r5, r8
 8003e1e:	dd13      	ble.n	8003e48 <__kernel_rem_pio2+0x84>
 8003e20:	2700      	movs	r7, #0
 8003e22:	9a08      	ldr	r2, [sp, #32]
 8003e24:	ab20      	add	r3, sp, #128	@ 0x80
 8003e26:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8003e2a:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8003e2e:	9b02      	ldr	r3, [sp, #8]
 8003e30:	429f      	cmp	r7, r3
 8003e32:	dc33      	bgt.n	8003e9c <__kernel_rem_pio2+0xd8>
 8003e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e36:	2200      	movs	r2, #0
 8003e38:	f1a3 0908 	sub.w	r9, r3, #8
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	46a8      	mov	r8, r5
 8003e40:	2600      	movs	r6, #0
 8003e42:	e9cd 2300 	strd	r2, r3, [sp]
 8003e46:	e01f      	b.n	8003e88 <__kernel_rem_pio2+0xc4>
 8003e48:	42ef      	cmn	r7, r5
 8003e4a:	d40b      	bmi.n	8003e64 <__kernel_rem_pio2+0xa0>
 8003e4c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003e50:	e9cd 2300 	strd	r2, r3, [sp]
 8003e54:	f7fc fb82 	bl	800055c <__aeabi_i2d>
 8003e58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e5c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003e60:	3501      	adds	r5, #1
 8003e62:	e7db      	b.n	8003e1c <__kernel_rem_pio2+0x58>
 8003e64:	4610      	mov	r0, r2
 8003e66:	4619      	mov	r1, r3
 8003e68:	e7f8      	b.n	8003e5c <__kernel_rem_pio2+0x98>
 8003e6a:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003e6e:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8003e72:	f7fc fbdd 	bl	8000630 <__aeabi_dmul>
 8003e76:	4602      	mov	r2, r0
 8003e78:	460b      	mov	r3, r1
 8003e7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e7e:	f7fc fa21 	bl	80002c4 <__adddf3>
 8003e82:	e9cd 0100 	strd	r0, r1, [sp]
 8003e86:	3601      	adds	r6, #1
 8003e88:	9b06      	ldr	r3, [sp, #24]
 8003e8a:	429e      	cmp	r6, r3
 8003e8c:	dded      	ble.n	8003e6a <__kernel_rem_pio2+0xa6>
 8003e8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e92:	3701      	adds	r7, #1
 8003e94:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003e98:	3508      	adds	r5, #8
 8003e9a:	e7c8      	b.n	8003e2e <__kernel_rem_pio2+0x6a>
 8003e9c:	9b02      	ldr	r3, [sp, #8]
 8003e9e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003ea0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003ea4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ea6:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003ea8:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003eac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8003eb2:	ab98      	add	r3, sp, #608	@ 0x260
 8003eb4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003eb8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8003ebc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003ebe:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003ec2:	ae0c      	add	r6, sp, #48	@ 0x30
 8003ec4:	4699      	mov	r9, r3
 8003ec6:	46b0      	mov	r8, r6
 8003ec8:	465f      	mov	r7, fp
 8003eca:	9307      	str	r3, [sp, #28]
 8003ecc:	2f00      	cmp	r7, #0
 8003ece:	dc71      	bgt.n	8003fb4 <__kernel_rem_pio2+0x1f0>
 8003ed0:	4652      	mov	r2, sl
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	f000 fa97 	bl	8004408 <scalbn>
 8003eda:	2200      	movs	r2, #0
 8003edc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003ee0:	4604      	mov	r4, r0
 8003ee2:	460d      	mov	r5, r1
 8003ee4:	f7fc fba4 	bl	8000630 <__aeabi_dmul>
 8003ee8:	f000 fb02 	bl	80044f0 <floor>
 8003eec:	2200      	movs	r2, #0
 8003eee:	4b74      	ldr	r3, [pc, #464]	@ (80040c0 <__kernel_rem_pio2+0x2fc>)
 8003ef0:	f7fc fb9e 	bl	8000630 <__aeabi_dmul>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4620      	mov	r0, r4
 8003efa:	4629      	mov	r1, r5
 8003efc:	f7fc f9e0 	bl	80002c0 <__aeabi_dsub>
 8003f00:	460d      	mov	r5, r1
 8003f02:	4604      	mov	r4, r0
 8003f04:	f7fc fe2e 	bl	8000b64 <__aeabi_d2iz>
 8003f08:	9005      	str	r0, [sp, #20]
 8003f0a:	f7fc fb27 	bl	800055c <__aeabi_i2d>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4620      	mov	r0, r4
 8003f14:	4629      	mov	r1, r5
 8003f16:	f7fc f9d3 	bl	80002c0 <__aeabi_dsub>
 8003f1a:	f1ba 0f00 	cmp.w	sl, #0
 8003f1e:	4680      	mov	r8, r0
 8003f20:	4689      	mov	r9, r1
 8003f22:	dd6d      	ble.n	8004000 <__kernel_rem_pio2+0x23c>
 8003f24:	f10b 31ff 	add.w	r1, fp, #4294967295	@ 0xffffffff
 8003f28:	ab0c      	add	r3, sp, #48	@ 0x30
 8003f2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f2e:	9c05      	ldr	r4, [sp, #20]
 8003f30:	f1ca 0018 	rsb	r0, sl, #24
 8003f34:	fa43 f200 	asr.w	r2, r3, r0
 8003f38:	4414      	add	r4, r2
 8003f3a:	4082      	lsls	r2, r0
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003f40:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f44:	f1ca 0217 	rsb	r2, sl, #23
 8003f48:	9405      	str	r4, [sp, #20]
 8003f4a:	4113      	asrs	r3, r2
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	9b00      	ldr	r3, [sp, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	dd64      	ble.n	800401e <__kernel_rem_pio2+0x25a>
 8003f54:	2200      	movs	r2, #0
 8003f56:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003f5a:	4614      	mov	r4, r2
 8003f5c:	9b05      	ldr	r3, [sp, #20]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	9305      	str	r3, [sp, #20]
 8003f62:	4593      	cmp	fp, r2
 8003f64:	f300 809d 	bgt.w	80040a2 <__kernel_rem_pio2+0x2de>
 8003f68:	f1ba 0f00 	cmp.w	sl, #0
 8003f6c:	dd07      	ble.n	8003f7e <__kernel_rem_pio2+0x1ba>
 8003f6e:	f1ba 0f01 	cmp.w	sl, #1
 8003f72:	f000 80b3 	beq.w	80040dc <__kernel_rem_pio2+0x318>
 8003f76:	f1ba 0f02 	cmp.w	sl, #2
 8003f7a:	f000 80ba 	beq.w	80040f2 <__kernel_rem_pio2+0x32e>
 8003f7e:	9b00      	ldr	r3, [sp, #0]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d14c      	bne.n	800401e <__kernel_rem_pio2+0x25a>
 8003f84:	4642      	mov	r2, r8
 8003f86:	464b      	mov	r3, r9
 8003f88:	2000      	movs	r0, #0
 8003f8a:	494e      	ldr	r1, [pc, #312]	@ (80040c4 <__kernel_rem_pio2+0x300>)
 8003f8c:	f7fc f998 	bl	80002c0 <__aeabi_dsub>
 8003f90:	4680      	mov	r8, r0
 8003f92:	4689      	mov	r9, r1
 8003f94:	2c00      	cmp	r4, #0
 8003f96:	d042      	beq.n	800401e <__kernel_rem_pio2+0x25a>
 8003f98:	4652      	mov	r2, sl
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	4949      	ldr	r1, [pc, #292]	@ (80040c4 <__kernel_rem_pio2+0x300>)
 8003f9e:	f000 fa33 	bl	8004408 <scalbn>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4640      	mov	r0, r8
 8003fa8:	4649      	mov	r1, r9
 8003faa:	f7fc f989 	bl	80002c0 <__aeabi_dsub>
 8003fae:	4680      	mov	r8, r0
 8003fb0:	4689      	mov	r9, r1
 8003fb2:	e034      	b.n	800401e <__kernel_rem_pio2+0x25a>
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	4b44      	ldr	r3, [pc, #272]	@ (80040c8 <__kernel_rem_pio2+0x304>)
 8003fb8:	4620      	mov	r0, r4
 8003fba:	4629      	mov	r1, r5
 8003fbc:	f7fc fb38 	bl	8000630 <__aeabi_dmul>
 8003fc0:	f7fc fdd0 	bl	8000b64 <__aeabi_d2iz>
 8003fc4:	f7fc faca 	bl	800055c <__aeabi_i2d>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	e9cd 2300 	strd	r2, r3, [sp]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	4b3e      	ldr	r3, [pc, #248]	@ (80040cc <__kernel_rem_pio2+0x308>)
 8003fd4:	f7fc fb2c 	bl	8000630 <__aeabi_dmul>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4620      	mov	r0, r4
 8003fde:	4629      	mov	r1, r5
 8003fe0:	f7fc f96e 	bl	80002c0 <__aeabi_dsub>
 8003fe4:	f7fc fdbe 	bl	8000b64 <__aeabi_d2iz>
 8003fe8:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 8003fec:	f848 0b04 	str.w	r0, [r8], #4
 8003ff0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ff4:	f7fc f966 	bl	80002c4 <__adddf3>
 8003ff8:	3f01      	subs	r7, #1
 8003ffa:	4604      	mov	r4, r0
 8003ffc:	460d      	mov	r5, r1
 8003ffe:	e765      	b.n	8003ecc <__kernel_rem_pio2+0x108>
 8004000:	d106      	bne.n	8004010 <__kernel_rem_pio2+0x24c>
 8004002:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 8004006:	aa0c      	add	r2, sp, #48	@ 0x30
 8004008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800400c:	15db      	asrs	r3, r3, #23
 800400e:	e79d      	b.n	8003f4c <__kernel_rem_pio2+0x188>
 8004010:	2200      	movs	r2, #0
 8004012:	4b2f      	ldr	r3, [pc, #188]	@ (80040d0 <__kernel_rem_pio2+0x30c>)
 8004014:	f7fc fd92 	bl	8000b3c <__aeabi_dcmpge>
 8004018:	2800      	cmp	r0, #0
 800401a:	d13f      	bne.n	800409c <__kernel_rem_pio2+0x2d8>
 800401c:	9000      	str	r0, [sp, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	2300      	movs	r3, #0
 8004022:	4640      	mov	r0, r8
 8004024:	4649      	mov	r1, r9
 8004026:	f7fc fd6b 	bl	8000b00 <__aeabi_dcmpeq>
 800402a:	2800      	cmp	r0, #0
 800402c:	f000 80b0 	beq.w	8004190 <__kernel_rem_pio2+0x3cc>
 8004030:	2200      	movs	r2, #0
 8004032:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 8004036:	9902      	ldr	r1, [sp, #8]
 8004038:	428b      	cmp	r3, r1
 800403a:	da62      	bge.n	8004102 <__kernel_rem_pio2+0x33e>
 800403c:	2a00      	cmp	r2, #0
 800403e:	d077      	beq.n	8004130 <__kernel_rem_pio2+0x36c>
 8004040:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8004044:	ab0c      	add	r3, sp, #48	@ 0x30
 8004046:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800404a:	f1aa 0a18 	sub.w	sl, sl, #24
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0f6      	beq.n	8004040 <__kernel_rem_pio2+0x27c>
 8004052:	4652      	mov	r2, sl
 8004054:	2000      	movs	r0, #0
 8004056:	491b      	ldr	r1, [pc, #108]	@ (80040c4 <__kernel_rem_pio2+0x300>)
 8004058:	f000 f9d6 	bl	8004408 <scalbn>
 800405c:	465d      	mov	r5, fp
 800405e:	4606      	mov	r6, r0
 8004060:	460f      	mov	r7, r1
 8004062:	f04f 0900 	mov.w	r9, #0
 8004066:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004068:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80040c8 <__kernel_rem_pio2+0x304>
 800406c:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8004070:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8004074:	2d00      	cmp	r5, #0
 8004076:	f280 80c1 	bge.w	80041fc <__kernel_rem_pio2+0x438>
 800407a:	465d      	mov	r5, fp
 800407c:	2d00      	cmp	r5, #0
 800407e:	f2c0 80f1 	blt.w	8004264 <__kernel_rem_pio2+0x4a0>
 8004082:	4b14      	ldr	r3, [pc, #80]	@ (80040d4 <__kernel_rem_pio2+0x310>)
 8004084:	f04f 0900 	mov.w	r9, #0
 8004088:	9306      	str	r3, [sp, #24]
 800408a:	ab70      	add	r3, sp, #448	@ 0x1c0
 800408c:	f04f 0a00 	mov.w	sl, #0
 8004090:	2700      	movs	r7, #0
 8004092:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8004096:	ebab 0605 	sub.w	r6, fp, r5
 800409a:	e0d7      	b.n	800424c <__kernel_rem_pio2+0x488>
 800409c:	2302      	movs	r3, #2
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	e758      	b.n	8003f54 <__kernel_rem_pio2+0x190>
 80040a2:	f856 3b04 	ldr.w	r3, [r6], #4
 80040a6:	b9bc      	cbnz	r4, 80040d8 <__kernel_rem_pio2+0x314>
 80040a8:	b123      	cbz	r3, 80040b4 <__kernel_rem_pio2+0x2f0>
 80040aa:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80040ae:	f846 3c04 	str.w	r3, [r6, #-4]
 80040b2:	2301      	movs	r3, #1
 80040b4:	461c      	mov	r4, r3
 80040b6:	3201      	adds	r2, #1
 80040b8:	e753      	b.n	8003f62 <__kernel_rem_pio2+0x19e>
 80040ba:	bf00      	nop
 80040bc:	08004810 	.word	0x08004810
 80040c0:	40200000 	.word	0x40200000
 80040c4:	3ff00000 	.word	0x3ff00000
 80040c8:	3e700000 	.word	0x3e700000
 80040cc:	41700000 	.word	0x41700000
 80040d0:	3fe00000 	.word	0x3fe00000
 80040d4:	080047d0 	.word	0x080047d0
 80040d8:	1acb      	subs	r3, r1, r3
 80040da:	e7e8      	b.n	80040ae <__kernel_rem_pio2+0x2ea>
 80040dc:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 80040e0:	ab0c      	add	r3, sp, #48	@ 0x30
 80040e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80040ea:	a90c      	add	r1, sp, #48	@ 0x30
 80040ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80040f0:	e745      	b.n	8003f7e <__kernel_rem_pio2+0x1ba>
 80040f2:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 80040f6:	ab0c      	add	r3, sp, #48	@ 0x30
 80040f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040fc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004100:	e7f3      	b.n	80040ea <__kernel_rem_pio2+0x326>
 8004102:	a90c      	add	r1, sp, #48	@ 0x30
 8004104:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004108:	3b01      	subs	r3, #1
 800410a:	430a      	orrs	r2, r1
 800410c:	e793      	b.n	8004036 <__kernel_rem_pio2+0x272>
 800410e:	3401      	adds	r4, #1
 8004110:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004114:	2a00      	cmp	r2, #0
 8004116:	d0fa      	beq.n	800410e <__kernel_rem_pio2+0x34a>
 8004118:	9b08      	ldr	r3, [sp, #32]
 800411a:	aa20      	add	r2, sp, #128	@ 0x80
 800411c:	445b      	add	r3, fp
 800411e:	f10b 0801 	add.w	r8, fp, #1
 8004122:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004126:	445c      	add	r4, fp
 8004128:	4544      	cmp	r4, r8
 800412a:	da04      	bge.n	8004136 <__kernel_rem_pio2+0x372>
 800412c:	46a3      	mov	fp, r4
 800412e:	e6c0      	b.n	8003eb2 <__kernel_rem_pio2+0xee>
 8004130:	2401      	movs	r4, #1
 8004132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004134:	e7ec      	b.n	8004110 <__kernel_rem_pio2+0x34c>
 8004136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004138:	46ab      	mov	fp, r5
 800413a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800413e:	f7fc fa0d 	bl	800055c <__aeabi_i2d>
 8004142:	f04f 0900 	mov.w	r9, #0
 8004146:	2600      	movs	r6, #0
 8004148:	2700      	movs	r7, #0
 800414a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800414c:	e9c5 0100 	strd	r0, r1, [r5]
 8004150:	3b08      	subs	r3, #8
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	9b06      	ldr	r3, [sp, #24]
 8004156:	4599      	cmp	r9, r3
 8004158:	dd07      	ble.n	800416a <__kernel_rem_pio2+0x3a6>
 800415a:	9b07      	ldr	r3, [sp, #28]
 800415c:	f108 0801 	add.w	r8, r8, #1
 8004160:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8004164:	3508      	adds	r5, #8
 8004166:	9307      	str	r3, [sp, #28]
 8004168:	e7de      	b.n	8004128 <__kernel_rem_pio2+0x364>
 800416a:	9900      	ldr	r1, [sp, #0]
 800416c:	f109 0901 	add.w	r9, r9, #1
 8004170:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8004174:	9100      	str	r1, [sp, #0]
 8004176:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 800417a:	f7fc fa59 	bl	8000630 <__aeabi_dmul>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4630      	mov	r0, r6
 8004184:	4639      	mov	r1, r7
 8004186:	f7fc f89d 	bl	80002c4 <__adddf3>
 800418a:	4606      	mov	r6, r0
 800418c:	460f      	mov	r7, r1
 800418e:	e7e1      	b.n	8004154 <__kernel_rem_pio2+0x390>
 8004190:	f1ca 0200 	rsb	r2, sl, #0
 8004194:	4640      	mov	r0, r8
 8004196:	4649      	mov	r1, r9
 8004198:	f000 f936 	bl	8004408 <scalbn>
 800419c:	2200      	movs	r2, #0
 800419e:	4b97      	ldr	r3, [pc, #604]	@ (80043fc <__kernel_rem_pio2+0x638>)
 80041a0:	4604      	mov	r4, r0
 80041a2:	460d      	mov	r5, r1
 80041a4:	f7fc fcca 	bl	8000b3c <__aeabi_dcmpge>
 80041a8:	b300      	cbz	r0, 80041ec <__kernel_rem_pio2+0x428>
 80041aa:	2200      	movs	r2, #0
 80041ac:	4b94      	ldr	r3, [pc, #592]	@ (8004400 <__kernel_rem_pio2+0x63c>)
 80041ae:	4620      	mov	r0, r4
 80041b0:	4629      	mov	r1, r5
 80041b2:	f7fc fa3d 	bl	8000630 <__aeabi_dmul>
 80041b6:	f7fc fcd5 	bl	8000b64 <__aeabi_d2iz>
 80041ba:	4606      	mov	r6, r0
 80041bc:	f7fc f9ce 	bl	800055c <__aeabi_i2d>
 80041c0:	2200      	movs	r2, #0
 80041c2:	4b8e      	ldr	r3, [pc, #568]	@ (80043fc <__kernel_rem_pio2+0x638>)
 80041c4:	f7fc fa34 	bl	8000630 <__aeabi_dmul>
 80041c8:	460b      	mov	r3, r1
 80041ca:	4602      	mov	r2, r0
 80041cc:	4629      	mov	r1, r5
 80041ce:	4620      	mov	r0, r4
 80041d0:	f7fc f876 	bl	80002c0 <__aeabi_dsub>
 80041d4:	f7fc fcc6 	bl	8000b64 <__aeabi_d2iz>
 80041d8:	ab0c      	add	r3, sp, #48	@ 0x30
 80041da:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80041de:	f10b 0b01 	add.w	fp, fp, #1
 80041e2:	f10a 0a18 	add.w	sl, sl, #24
 80041e6:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80041ea:	e732      	b.n	8004052 <__kernel_rem_pio2+0x28e>
 80041ec:	4620      	mov	r0, r4
 80041ee:	4629      	mov	r1, r5
 80041f0:	f7fc fcb8 	bl	8000b64 <__aeabi_d2iz>
 80041f4:	ab0c      	add	r3, sp, #48	@ 0x30
 80041f6:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80041fa:	e72a      	b.n	8004052 <__kernel_rem_pio2+0x28e>
 80041fc:	ab0c      	add	r3, sp, #48	@ 0x30
 80041fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004202:	f7fc f9ab 	bl	800055c <__aeabi_i2d>
 8004206:	4632      	mov	r2, r6
 8004208:	463b      	mov	r3, r7
 800420a:	f7fc fa11 	bl	8000630 <__aeabi_dmul>
 800420e:	464a      	mov	r2, r9
 8004210:	e868 0102 	strd	r0, r1, [r8], #-8
 8004214:	4653      	mov	r3, sl
 8004216:	4630      	mov	r0, r6
 8004218:	4639      	mov	r1, r7
 800421a:	f7fc fa09 	bl	8000630 <__aeabi_dmul>
 800421e:	3d01      	subs	r5, #1
 8004220:	4606      	mov	r6, r0
 8004222:	460f      	mov	r7, r1
 8004224:	e726      	b.n	8004074 <__kernel_rem_pio2+0x2b0>
 8004226:	f8dd c018 	ldr.w	ip, [sp, #24]
 800422a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800422e:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8004232:	f8cd c018 	str.w	ip, [sp, #24]
 8004236:	f7fc f9fb 	bl	8000630 <__aeabi_dmul>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4648      	mov	r0, r9
 8004240:	4651      	mov	r1, sl
 8004242:	f7fc f83f 	bl	80002c4 <__adddf3>
 8004246:	4681      	mov	r9, r0
 8004248:	468a      	mov	sl, r1
 800424a:	3701      	adds	r7, #1
 800424c:	9b02      	ldr	r3, [sp, #8]
 800424e:	429f      	cmp	r7, r3
 8004250:	dc01      	bgt.n	8004256 <__kernel_rem_pio2+0x492>
 8004252:	42b7      	cmp	r7, r6
 8004254:	dde7      	ble.n	8004226 <__kernel_rem_pio2+0x462>
 8004256:	ab48      	add	r3, sp, #288	@ 0x120
 8004258:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800425c:	e9c6 9a00 	strd	r9, sl, [r6]
 8004260:	3d01      	subs	r5, #1
 8004262:	e70b      	b.n	800407c <__kernel_rem_pio2+0x2b8>
 8004264:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004266:	2b02      	cmp	r3, #2
 8004268:	dc09      	bgt.n	800427e <__kernel_rem_pio2+0x4ba>
 800426a:	2b00      	cmp	r3, #0
 800426c:	dc2c      	bgt.n	80042c8 <__kernel_rem_pio2+0x504>
 800426e:	d04e      	beq.n	800430e <__kernel_rem_pio2+0x54a>
 8004270:	9b05      	ldr	r3, [sp, #20]
 8004272:	f003 0007 	and.w	r0, r3, #7
 8004276:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800427a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800427e:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004280:	2b03      	cmp	r3, #3
 8004282:	d1f5      	bne.n	8004270 <__kernel_rem_pio2+0x4ac>
 8004284:	ab48      	add	r3, sp, #288	@ 0x120
 8004286:	441c      	add	r4, r3
 8004288:	4625      	mov	r5, r4
 800428a:	46da      	mov	sl, fp
 800428c:	f1ba 0f00 	cmp.w	sl, #0
 8004290:	dc63      	bgt.n	800435a <__kernel_rem_pio2+0x596>
 8004292:	4625      	mov	r5, r4
 8004294:	46da      	mov	sl, fp
 8004296:	f1ba 0f01 	cmp.w	sl, #1
 800429a:	dc7b      	bgt.n	8004394 <__kernel_rem_pio2+0x5d0>
 800429c:	2000      	movs	r0, #0
 800429e:	2100      	movs	r1, #0
 80042a0:	f1bb 0f01 	cmp.w	fp, #1
 80042a4:	f300 8093 	bgt.w	80043ce <__kernel_rem_pio2+0x60a>
 80042a8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80042ac:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80042b0:	9b00      	ldr	r3, [sp, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f040 8092 	bne.w	80043dc <__kernel_rem_pio2+0x618>
 80042b8:	9b04      	ldr	r3, [sp, #16]
 80042ba:	e9c3 5600 	strd	r5, r6, [r3]
 80042be:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80042c2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80042c6:	e7d3      	b.n	8004270 <__kernel_rem_pio2+0x4ac>
 80042c8:	465d      	mov	r5, fp
 80042ca:	2000      	movs	r0, #0
 80042cc:	2100      	movs	r1, #0
 80042ce:	ab48      	add	r3, sp, #288	@ 0x120
 80042d0:	441c      	add	r4, r3
 80042d2:	2d00      	cmp	r5, #0
 80042d4:	da32      	bge.n	800433c <__kernel_rem_pio2+0x578>
 80042d6:	9b00      	ldr	r3, [sp, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d035      	beq.n	8004348 <__kernel_rem_pio2+0x584>
 80042dc:	4602      	mov	r2, r0
 80042de:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042e2:	9c04      	ldr	r4, [sp, #16]
 80042e4:	2501      	movs	r5, #1
 80042e6:	e9c4 2300 	strd	r2, r3, [r4]
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80042f2:	f7fb ffe5 	bl	80002c0 <__aeabi_dsub>
 80042f6:	ac48      	add	r4, sp, #288	@ 0x120
 80042f8:	45ab      	cmp	fp, r5
 80042fa:	da28      	bge.n	800434e <__kernel_rem_pio2+0x58a>
 80042fc:	9b00      	ldr	r3, [sp, #0]
 80042fe:	b113      	cbz	r3, 8004306 <__kernel_rem_pio2+0x542>
 8004300:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004304:	4619      	mov	r1, r3
 8004306:	9b04      	ldr	r3, [sp, #16]
 8004308:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800430c:	e7b0      	b.n	8004270 <__kernel_rem_pio2+0x4ac>
 800430e:	2000      	movs	r0, #0
 8004310:	2100      	movs	r1, #0
 8004312:	ab48      	add	r3, sp, #288	@ 0x120
 8004314:	441c      	add	r4, r3
 8004316:	f1bb 0f00 	cmp.w	fp, #0
 800431a:	da08      	bge.n	800432e <__kernel_rem_pio2+0x56a>
 800431c:	9b00      	ldr	r3, [sp, #0]
 800431e:	b113      	cbz	r3, 8004326 <__kernel_rem_pio2+0x562>
 8004320:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004324:	4619      	mov	r1, r3
 8004326:	9b04      	ldr	r3, [sp, #16]
 8004328:	e9c3 0100 	strd	r0, r1, [r3]
 800432c:	e7a0      	b.n	8004270 <__kernel_rem_pio2+0x4ac>
 800432e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004332:	f7fb ffc7 	bl	80002c4 <__adddf3>
 8004336:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800433a:	e7ec      	b.n	8004316 <__kernel_rem_pio2+0x552>
 800433c:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004340:	f7fb ffc0 	bl	80002c4 <__adddf3>
 8004344:	3d01      	subs	r5, #1
 8004346:	e7c4      	b.n	80042d2 <__kernel_rem_pio2+0x50e>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	e7c9      	b.n	80042e2 <__kernel_rem_pio2+0x51e>
 800434e:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8004352:	f7fb ffb7 	bl	80002c4 <__adddf3>
 8004356:	3501      	adds	r5, #1
 8004358:	e7ce      	b.n	80042f8 <__kernel_rem_pio2+0x534>
 800435a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800435e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004362:	4640      	mov	r0, r8
 8004364:	4649      	mov	r1, r9
 8004366:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800436a:	f7fb ffab 	bl	80002c4 <__adddf3>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	4606      	mov	r6, r0
 8004374:	460f      	mov	r7, r1
 8004376:	4640      	mov	r0, r8
 8004378:	4649      	mov	r1, r9
 800437a:	f7fb ffa1 	bl	80002c0 <__aeabi_dsub>
 800437e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004382:	f7fb ff9f 	bl	80002c4 <__adddf3>
 8004386:	e865 0102 	strd	r0, r1, [r5], #-8
 800438a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800438e:	e9c5 6700 	strd	r6, r7, [r5]
 8004392:	e77b      	b.n	800428c <__kernel_rem_pio2+0x4c8>
 8004394:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004398:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800439c:	4640      	mov	r0, r8
 800439e:	4649      	mov	r1, r9
 80043a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043a4:	f7fb ff8e 	bl	80002c4 <__adddf3>
 80043a8:	4602      	mov	r2, r0
 80043aa:	460b      	mov	r3, r1
 80043ac:	4606      	mov	r6, r0
 80043ae:	460f      	mov	r7, r1
 80043b0:	4640      	mov	r0, r8
 80043b2:	4649      	mov	r1, r9
 80043b4:	f7fb ff84 	bl	80002c0 <__aeabi_dsub>
 80043b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043bc:	f7fb ff82 	bl	80002c4 <__adddf3>
 80043c0:	e865 0102 	strd	r0, r1, [r5], #-8
 80043c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80043c8:	e9c5 6700 	strd	r6, r7, [r5]
 80043cc:	e763      	b.n	8004296 <__kernel_rem_pio2+0x4d2>
 80043ce:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80043d2:	f7fb ff77 	bl	80002c4 <__adddf3>
 80043d6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80043da:	e761      	b.n	80042a0 <__kernel_rem_pio2+0x4dc>
 80043dc:	9b04      	ldr	r3, [sp, #16]
 80043de:	9a04      	ldr	r2, [sp, #16]
 80043e0:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80043e4:	601d      	str	r5, [r3, #0]
 80043e6:	605c      	str	r4, [r3, #4]
 80043e8:	609f      	str	r7, [r3, #8]
 80043ea:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80043ee:	60d3      	str	r3, [r2, #12]
 80043f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80043f4:	6110      	str	r0, [r2, #16]
 80043f6:	6153      	str	r3, [r2, #20]
 80043f8:	e73a      	b.n	8004270 <__kernel_rem_pio2+0x4ac>
 80043fa:	bf00      	nop
 80043fc:	41700000 	.word	0x41700000
 8004400:	3e700000 	.word	0x3e700000
 8004404:	00000000 	.word	0x00000000

08004408 <scalbn>:
 8004408:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800440c:	4616      	mov	r6, r2
 800440e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004412:	4683      	mov	fp, r0
 8004414:	468c      	mov	ip, r1
 8004416:	460b      	mov	r3, r1
 8004418:	b982      	cbnz	r2, 800443c <scalbn+0x34>
 800441a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800441e:	4303      	orrs	r3, r0
 8004420:	d035      	beq.n	800448e <scalbn+0x86>
 8004422:	4b2d      	ldr	r3, [pc, #180]	@ (80044d8 <scalbn+0xd0>)
 8004424:	2200      	movs	r2, #0
 8004426:	f7fc f903 	bl	8000630 <__aeabi_dmul>
 800442a:	4b2c      	ldr	r3, [pc, #176]	@ (80044dc <scalbn+0xd4>)
 800442c:	4683      	mov	fp, r0
 800442e:	429e      	cmp	r6, r3
 8004430:	468c      	mov	ip, r1
 8004432:	da0d      	bge.n	8004450 <scalbn+0x48>
 8004434:	a324      	add	r3, pc, #144	@ (adr r3, 80044c8 <scalbn+0xc0>)
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	e019      	b.n	8004470 <scalbn+0x68>
 800443c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8004440:	42ba      	cmp	r2, r7
 8004442:	d109      	bne.n	8004458 <scalbn+0x50>
 8004444:	4602      	mov	r2, r0
 8004446:	f7fb ff3d 	bl	80002c4 <__adddf3>
 800444a:	4683      	mov	fp, r0
 800444c:	468c      	mov	ip, r1
 800444e:	e01e      	b.n	800448e <scalbn+0x86>
 8004450:	460b      	mov	r3, r1
 8004452:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004456:	3a36      	subs	r2, #54	@ 0x36
 8004458:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800445c:	428e      	cmp	r6, r1
 800445e:	dd0a      	ble.n	8004476 <scalbn+0x6e>
 8004460:	a31b      	add	r3, pc, #108	@ (adr r3, 80044d0 <scalbn+0xc8>)
 8004462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004466:	4665      	mov	r5, ip
 8004468:	f363 051e 	bfi	r5, r3, #0, #31
 800446c:	4629      	mov	r1, r5
 800446e:	481c      	ldr	r0, [pc, #112]	@ (80044e0 <scalbn+0xd8>)
 8004470:	f7fc f8de 	bl	8000630 <__aeabi_dmul>
 8004474:	e7e9      	b.n	800444a <scalbn+0x42>
 8004476:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800447a:	4432      	add	r2, r6
 800447c:	428a      	cmp	r2, r1
 800447e:	dcef      	bgt.n	8004460 <scalbn+0x58>
 8004480:	2a00      	cmp	r2, #0
 8004482:	dd08      	ble.n	8004496 <scalbn+0x8e>
 8004484:	f36f 531e 	bfc	r3, #20, #11
 8004488:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800448c:	46ac      	mov	ip, r5
 800448e:	4658      	mov	r0, fp
 8004490:	4661      	mov	r1, ip
 8004492:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8004496:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800449a:	da09      	bge.n	80044b0 <scalbn+0xa8>
 800449c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 80044a0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 80044a4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 80044a8:	480e      	ldr	r0, [pc, #56]	@ (80044e4 <scalbn+0xdc>)
 80044aa:	f041 011f 	orr.w	r1, r1, #31
 80044ae:	e7c1      	b.n	8004434 <scalbn+0x2c>
 80044b0:	3236      	adds	r2, #54	@ 0x36
 80044b2:	f36f 531e 	bfc	r3, #20, #11
 80044b6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044ba:	4658      	mov	r0, fp
 80044bc:	4629      	mov	r1, r5
 80044be:	2200      	movs	r2, #0
 80044c0:	4b09      	ldr	r3, [pc, #36]	@ (80044e8 <scalbn+0xe0>)
 80044c2:	e7d5      	b.n	8004470 <scalbn+0x68>
 80044c4:	f3af 8000 	nop.w
 80044c8:	c2f8f359 	.word	0xc2f8f359
 80044cc:	01a56e1f 	.word	0x01a56e1f
 80044d0:	8800759c 	.word	0x8800759c
 80044d4:	7e37e43c 	.word	0x7e37e43c
 80044d8:	43500000 	.word	0x43500000
 80044dc:	ffff3cb0 	.word	0xffff3cb0
 80044e0:	8800759c 	.word	0x8800759c
 80044e4:	c2f8f359 	.word	0xc2f8f359
 80044e8:	3c900000 	.word	0x3c900000
 80044ec:	00000000 	.word	0x00000000

080044f0 <floor>:
 80044f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80044f8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80044fc:	2e13      	cmp	r6, #19
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	460c      	mov	r4, r1
 8004504:	4605      	mov	r5, r0
 8004506:	4680      	mov	r8, r0
 8004508:	dc35      	bgt.n	8004576 <floor+0x86>
 800450a:	2e00      	cmp	r6, #0
 800450c:	da17      	bge.n	800453e <floor+0x4e>
 800450e:	a334      	add	r3, pc, #208	@ (adr r3, 80045e0 <floor+0xf0>)
 8004510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004514:	f7fb fed6 	bl	80002c4 <__adddf3>
 8004518:	2200      	movs	r2, #0
 800451a:	2300      	movs	r3, #0
 800451c:	f7fc fb18 	bl	8000b50 <__aeabi_dcmpgt>
 8004520:	b150      	cbz	r0, 8004538 <floor+0x48>
 8004522:	2c00      	cmp	r4, #0
 8004524:	da57      	bge.n	80045d6 <floor+0xe6>
 8004526:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800452a:	432c      	orrs	r4, r5
 800452c:	2500      	movs	r5, #0
 800452e:	42ac      	cmp	r4, r5
 8004530:	4c2d      	ldr	r4, [pc, #180]	@ (80045e8 <floor+0xf8>)
 8004532:	bf08      	it	eq
 8004534:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004538:	4623      	mov	r3, r4
 800453a:	462a      	mov	r2, r5
 800453c:	e024      	b.n	8004588 <floor+0x98>
 800453e:	4f2b      	ldr	r7, [pc, #172]	@ (80045ec <floor+0xfc>)
 8004540:	4137      	asrs	r7, r6
 8004542:	ea01 0c07 	and.w	ip, r1, r7
 8004546:	ea5c 0c00 	orrs.w	ip, ip, r0
 800454a:	d01d      	beq.n	8004588 <floor+0x98>
 800454c:	a324      	add	r3, pc, #144	@ (adr r3, 80045e0 <floor+0xf0>)
 800454e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004552:	f7fb feb7 	bl	80002c4 <__adddf3>
 8004556:	2200      	movs	r2, #0
 8004558:	2300      	movs	r3, #0
 800455a:	f7fc faf9 	bl	8000b50 <__aeabi_dcmpgt>
 800455e:	2800      	cmp	r0, #0
 8004560:	d0ea      	beq.n	8004538 <floor+0x48>
 8004562:	2c00      	cmp	r4, #0
 8004564:	bfbe      	ittt	lt
 8004566:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800456a:	4133      	asrlt	r3, r6
 800456c:	18e4      	addlt	r4, r4, r3
 800456e:	2500      	movs	r5, #0
 8004570:	ea24 0407 	bic.w	r4, r4, r7
 8004574:	e7e0      	b.n	8004538 <floor+0x48>
 8004576:	2e33      	cmp	r6, #51	@ 0x33
 8004578:	dd0a      	ble.n	8004590 <floor+0xa0>
 800457a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800457e:	d103      	bne.n	8004588 <floor+0x98>
 8004580:	f7fb fea0 	bl	80002c4 <__adddf3>
 8004584:	4602      	mov	r2, r0
 8004586:	460b      	mov	r3, r1
 8004588:	4610      	mov	r0, r2
 800458a:	4619      	mov	r1, r3
 800458c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004590:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8004594:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8004598:	fa2c f707 	lsr.w	r7, ip, r7
 800459c:	4207      	tst	r7, r0
 800459e:	d0f3      	beq.n	8004588 <floor+0x98>
 80045a0:	a30f      	add	r3, pc, #60	@ (adr r3, 80045e0 <floor+0xf0>)
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	f7fb fe8d 	bl	80002c4 <__adddf3>
 80045aa:	2200      	movs	r2, #0
 80045ac:	2300      	movs	r3, #0
 80045ae:	f7fc facf 	bl	8000b50 <__aeabi_dcmpgt>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	d0c0      	beq.n	8004538 <floor+0x48>
 80045b6:	2c00      	cmp	r4, #0
 80045b8:	da0a      	bge.n	80045d0 <floor+0xe0>
 80045ba:	2e14      	cmp	r6, #20
 80045bc:	d101      	bne.n	80045c2 <floor+0xd2>
 80045be:	3401      	adds	r4, #1
 80045c0:	e006      	b.n	80045d0 <floor+0xe0>
 80045c2:	2301      	movs	r3, #1
 80045c4:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80045c8:	40b3      	lsls	r3, r6
 80045ca:	441d      	add	r5, r3
 80045cc:	4545      	cmp	r5, r8
 80045ce:	d3f6      	bcc.n	80045be <floor+0xce>
 80045d0:	ea25 0507 	bic.w	r5, r5, r7
 80045d4:	e7b0      	b.n	8004538 <floor+0x48>
 80045d6:	2500      	movs	r5, #0
 80045d8:	462c      	mov	r4, r5
 80045da:	e7ad      	b.n	8004538 <floor+0x48>
 80045dc:	f3af 8000 	nop.w
 80045e0:	8800759c 	.word	0x8800759c
 80045e4:	7e37e43c 	.word	0x7e37e43c
 80045e8:	bff00000 	.word	0xbff00000
 80045ec:	000fffff 	.word	0x000fffff

080045f0 <_init>:
 80045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f2:	bf00      	nop
 80045f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f6:	bc08      	pop	{r3}
 80045f8:	469e      	mov	lr, r3
 80045fa:	4770      	bx	lr

080045fc <_fini>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	bf00      	nop
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr
