VERILOG_SOURCES += $(SPINALROOT)/Pinsec.v
TOPLEVEL=Pinsec
MODULE=UartTest

include ../../common/Makefile.sim