<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.7.1 -->
<title>Confusing about wire and reg in Verilog | Slow and Fast</title>
<meta name="generator" content="Jekyll v3.9.0" />
<meta property="og:title" content="Confusing about wire and reg in Verilog" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="1. declare pc_alu as a register, and use always(*) to assign i_test to pc_alu. Xilinx synthesis tool will treat pc_alu as a wire. ```c module test( input i_clk, input i_reset, input i_test, output reg[3:0] o_val );" />
<meta property="og:description" content="1. declare pc_alu as a register, and use always(*) to assign i_test to pc_alu. Xilinx synthesis tool will treat pc_alu as a wire. ```c module test( input i_clk, input i_reset, input i_test, output reg[3:0] o_val );" />
<link rel="canonical" href="http://localhost:4000/fpga/2021/08/28/verilog-wire-reg-confusing.html" />
<meta property="og:url" content="http://localhost:4000/fpga/2021/08/28/verilog-wire-reg-confusing.html" />
<meta property="og:site_name" content="Slow and Fast" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2021-08-28T10:20:16+08:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Confusing about wire and reg in Verilog" />
<script type="application/ld+json">
{"@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/fpga/2021/08/28/verilog-wire-reg-confusing.html"},"url":"http://localhost:4000/fpga/2021/08/28/verilog-wire-reg-confusing.html","headline":"Confusing about wire and reg in Verilog","description":"1. declare pc_alu as a register, and use always(*) to assign i_test to pc_alu. Xilinx synthesis tool will treat pc_alu as a wire. ```c module test( input i_clk, input i_reset, input i_test, output reg[3:0] o_val );","dateModified":"2021-08-28T10:20:16+08:00","datePublished":"2021-08-28T10:20:16+08:00","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed.xml" title="Slow and Fast" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Slow and Fast</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <article class="post h-entry" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title p-name" itemprop="name headline">Confusing about wire and reg in Verilog</h1>
    <p class="post-meta">
      <time class="dt-published" datetime="2021-08-28T10:20:16+08:00" itemprop="datePublished">Aug 28, 2021
      </time></p>
  </header>

  <div class="post-content e-content" itemprop="articleBody">
    <h4 id="1-declare-pc_alu-as-a-register-and-use-always-to-assign-i_test-to-pc_alu-xilinx-synthesis-tool-will-treat-pc_alu-as-a-wire">1. declare pc_alu as a register, and use always(*) to assign i_test to pc_alu. Xilinx synthesis tool will treat pc_alu as a wire.</h4>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">module</span> <span class="nf">test</span><span class="p">(</span>
    <span class="n">input</span> <span class="n">i_clk</span><span class="p">,</span>
    <span class="n">input</span> <span class="n">i_reset</span><span class="p">,</span>
    <span class="n">input</span> <span class="n">i_test</span><span class="p">,</span>
    <span class="n">output</span> <span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">o_val</span>
    <span class="p">);</span>

<span class="n">reg</span> <span class="n">pc_alu</span><span class="p">;</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="n">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="n">begin</span>
    <span class="n">o_val</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mi">2</span><span class="err">'</span><span class="n">b0</span><span class="p">,</span> <span class="n">pc_alu</span><span class="p">,</span> <span class="n">i_reset</span><span class="p">};</span>
<span class="n">end</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="n">pc_alu</span> <span class="o">=</span> <span class="n">i_test</span><span class="p">;</span>
<span class="n">endmodule</span>
</code></pre></div></div>

<p><img src="/assets/verilog/reg0.png" alt="reg0" /></p>

<h4 id="2-then-if-use-non-block-assignment-to-set-pc_alu-pc_alu-will-be-a-register-and-schematic-would-be-very-strange">2. Then if use non-block assignment to set pc_alu, pc_alu will be a register, and schematic would be very strange.</h4>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">reg</span> <span class="n">pc_alu</span><span class="p">;</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="n">pc_alu</span> <span class="o">=</span> <span class="n">i_test</span><span class="p">;</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="n">posedge</span> <span class="n">i_clk</span> <span class="n">or</span> <span class="n">negedge</span> <span class="n">i_reset</span><span class="p">)</span>
<span class="n">begin</span>
    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">i_reset</span><span class="p">)</span>
       <span class="n">pc_alu</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
<span class="n">end</span>
</code></pre></div></div>

<p><img src="/assets/verilog/reg1.png" alt="reg1" /></p>

<h4 id="3-declare-pc_alu-as-a-wire-then-use-continuous-assignment-the-result-is-what-we-want-same-as-1">3. Declare pc_alu as a wire, then use Continuous Assignment, the result is what we want, same as 1.</h4>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">wire</span> <span class="n">pc_alu</span><span class="p">;</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="n">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="n">begin</span>
    <span class="n">o_val</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mi">2</span><span class="err">'</span><span class="n">b0</span><span class="p">,</span> <span class="n">pc_alu</span><span class="p">,</span> <span class="n">i_reset</span><span class="p">};</span>
<span class="n">end</span>

<span class="n">assign</span> <span class="n">pc_alu</span> <span class="o">=</span> <span class="n">i_test</span><span class="p">;</span>
</code></pre></div></div>

<p><img src="/assets/verilog/wire.png" alt="wire" /></p>

<h4 id="4-declare-pc_alu-as-a-wire-hten-use-non-continuous-assignment-the-synthesis-would-fail">4. Declare pc_alu as a wire, hten use non-Continuous Assignment, the synthesis would fail.</h4>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">wire</span> <span class="n">pc_alu</span><span class="p">;</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="n">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="n">begin</span>
    <span class="n">o_val</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mi">2</span><span class="err">'</span><span class="n">b0</span><span class="p">,</span> <span class="n">pc_alu</span><span class="p">,</span> <span class="n">i_reset</span><span class="p">};</span>
<span class="n">end</span>

<span class="n">always</span><span class="err">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="n">pc_alu</span> <span class="o">=</span> <span class="n">i_test</span><span class="p">;</span>
</code></pre></div></div>

  </div><a class="u-url" href="/fpga/2021/08/28/verilog-wire-reg-confusing.html" hidden></a>
</article>

      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Slow and Fast</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Slow and Fast</li><li><a class="u-email" href="mailto:francisco_flynn@foxmail.com">francisco_flynn@foxmail.com</a></li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/jekyll"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">jekyll</span></a></li><li><a href="https://www.twitter.com/jekyllrb"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#twitter"></use></svg> <span class="username">jekyllrb</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>Slow and fast are couple of relative concepts, i hope to record the fast changing tech(and world) in this slow way.</p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
