// Seed: 2560418142
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) id_3 = #1 -1'h0;
  int id_4 (1);
  always_ff @(posedge -1);
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_9 = -1;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_2
  );
  always id_4 <= id_2;
  wire id_10;
endmodule
