#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 12 23:03:41 2021
# Process ID: 10276
# Current directory: C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1
# Command line: vivado.exe -log cronometro_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cronometro_top.tcl
# Log file: C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1/cronometro_top.vds
# Journal file: C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cronometro_top.tcl -notrace
Command: synth_design -top cronometro_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1034.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cronometro_top' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:46]
INFO: [Synth 8-3491] module 'crono' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:5' bound to instance 'crono_inst' of component 'crono' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'crono' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:16]
	Parameter module bound to: 1000000 - type: integer 
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'divisorfrec_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:44]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 1000000 - type: integer 
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'centesimas_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:58]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized1' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized1' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'decimas_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:71]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'segundos_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:84]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dseg_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:97]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized3' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized3' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 10 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'minutos_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:110]
	Parameter module bound to: 6 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dminutos_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:123]
	Parameter module bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'horas_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:137]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized5' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized5' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'dhoras_unit' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:150]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized7' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized7' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 9 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:11' bound to instance 'display_count' of component 'contador' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:169]
INFO: [Synth 8-638] synthesizing module 'contador__parameterized9' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
	Parameter module bound to: 9 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador__parameterized9' (1#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/contador.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'crono' (2#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/imports/Desktop/crono_basico.vhd:16]
INFO: [Synth 8-3491] module 'alarm' declared at 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:34' bound to instance 'alarm_inst' of component 'alarm' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'alarm' [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'alarm' (3#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/alarm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'cronometro_top' (4#1) [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/sources_1/new/cronometro_top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.992 ; gain = 19.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.992 ; gain = 19.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.992 ; gain = 19.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1053.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cronometro_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cronometro_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1170.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.789 ; gain = 136.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1183.922 ; gain = 149.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.488 ; gain = 149.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    24|
|4     |LUT2   |    26|
|5     |LUT3   |    42|
|6     |LUT4   |    49|
|7     |LUT5   |     8|
|8     |LUT6   |    21|
|9     |FDCE   |    80|
|10    |FDPE   |     1|
|11    |FDRE   |    20|
|12    |IBUF   |     5|
|13    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.273 ; gain = 156.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1191.273 ; gain = 39.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1191.273 ; gain = 156.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1200.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1200.852 ; gain = 166.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/FPGA_Proyecto1/Cronometro/Cronometro.runs/synth_1/cronometro_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cronometro_top_utilization_synth.rpt -pb cronometro_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 23:04:20 2021...
