// Seed: 3995347439
module module_0 #(
    parameter id_3 = 32'd0
) (
    output supply1 id_0
    , _id_3,
    output tri0 id_1
);
  logic [7:0][id_3][-1] id_4;
  ;
  assign module_1.id_3 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd48,
    parameter id_6 = 32'd72
) (
    input tri1 id_0,
    output wor id_1
    , id_10 = 1,
    output tri id_2,
    input supply1 id_3,
    input tri1 _id_4,
    input uwire id_5,
    input supply1 _id_6[id_6 : 1],
    input tri1 id_7,
    input tri1 id_8[id_4  <=  1 : -1]
);
  module_0 modCall_1 (
      id_1,
      id_2
  );
endmodule
