

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 instances converted, 34 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                     OSCH                   8          m[0]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       decoUno\.op_eq\.un35_sel     ORCALUT4               16         cociente[0]         No clocks found on inputs                                                                                                     
@K:CKID0003       sumres\.un3_sel              ORCALUT4               10         disp4[0]            No clocks found on inputs                                                                                                     
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

