
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/matthias/robtekF16/emb/pongit/pongit.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.398 ; gain = 276.910 ; free physical = 1829 ; free virtual = 3321
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1262.266 ; gain = 35.016 ; free physical = 1825 ; free virtual = 3317
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13444d179

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f80087d8

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 1468 ; free virtual = 2969

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1117 cells.
Phase 2 Constant Propagation | Checksum: 1902dd6b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 1467 ; free virtual = 2969

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1879 unconnected nets.
INFO: [Opt 31-11] Eliminated 1277 unconnected cells.
Phase 3 Sweep | Checksum: 156baf565

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 1467 ; free virtual = 2968

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 1467 ; free virtual = 2968
Ending Logic Optimization Task | Checksum: 156baf565

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.758 ; gain = 0.000 ; free physical = 1467 ; free virtual = 2968

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: c2557895

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1372 ; free virtual = 2880
Ending Power Optimization Task | Checksum: c2557895

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.863 ; gain = 209.105 ; free physical = 1372 ; free virtual = 2880
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 694.465 ; free physical = 1372 ; free virtual = 2880
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1370 ; free virtual = 2880
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matthias/robtekF16/emb/pongit/pongit.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1364 ; free virtual = 2877
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1363 ; free virtual = 2877

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 4297e523

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1363 ; free virtual = 2877
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 4297e523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1359 ; free virtual = 2877

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 4297e523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1359 ; free virtual = 2877

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: ef24eb92

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1359 ; free virtual = 2877
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e7e4c14

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1359 ; free virtual = 2877

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24dabdba5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1357 ; free virtual = 2877
Phase 1.2.1 Place Init Design | Checksum: 23ace18f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1356 ; free virtual = 2877
Phase 1.2 Build Placer Netlist Model | Checksum: 23ace18f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1356 ; free virtual = 2877

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 23ace18f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1355 ; free virtual = 2877
Phase 1.3 Constrain Clocks/Macros | Checksum: 23ace18f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1355 ; free virtual = 2877
Phase 1 Placer Initialization | Checksum: 23ace18f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1355 ; free virtual = 2877

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1139fe771

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1353 ; free virtual = 2875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1139fe771

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1353 ; free virtual = 2875

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192ee9af5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1353 ; free virtual = 2875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c7829d5d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1353 ; free virtual = 2875

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c7829d5d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1353 ; free virtual = 2875

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1cd487417

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1cd487417

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21c610075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21c610075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21c610075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21c610075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876
Phase 3.7 Small Shape Detail Placement | Checksum: 21c610075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a7945046

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876
Phase 3 Detail Placement | Checksum: 1a7945046

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2876

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 229ff36f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 229ff36f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 229ff36f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1df511f81

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1df511f81

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1df511f81

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.034. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4.1.3 Post Placement Optimization | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4.1 Post Commit Optimization | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4.4 Placer Reporting | Checksum: 14206b965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 12869b914

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12869b914

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Ending Placer Task | Checksum: e97d5bb9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1352 ; free virtual = 2875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1345 ; free virtual = 2876
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1347 ; free virtual = 2872
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1347 ; free virtual = 2872
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1348 ; free virtual = 2873
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 823d4b97 ConstDB: 0 ShapeSum: 67401022 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5caed417

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1324 ; free virtual = 2852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5caed417

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1323 ; free virtual = 2851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5caed417

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1309 ; free virtual = 2838
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1936a45a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1298 ; free virtual = 2827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.042  | TNS=0.000  | WHS=-0.183 | THS=-63.262|

Phase 2 Router Initialization | Checksum: 1fb50a0d5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1298 ; free virtual = 2827

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ef80a95

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1298 ; free virtual = 2827

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1234d14e1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f75eb48c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 207c406c9

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12b4a8320

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
Phase 4 Rip-up And Reroute | Checksum: 12b4a8320

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13e07dc98

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.249  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13e07dc98

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e07dc98

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
Phase 5 Delay and Skew Optimization | Checksum: 13e07dc98

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 18f424774

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.249  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1dd203c3d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63978 %
  Global Horizontal Routing Utilization  = 2.0926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad9841ff

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad9841ff

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2825

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19c403028

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2825

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.249  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19c403028

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2825
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2825

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2825
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1886.863 ; gain = 0.000 ; free physical = 1285 ; free virtual = 2826
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matthias/robtekF16/emb/pongit/pongit.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/matthias/robtekF16/emb/pongit/pongit.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 25 20:56:27 2016. For additional details about this file, please refer to the WebTalk help file at /home/matthias/programs/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2110.871 ; gain = 224.008 ; free physical = 959 ; free virtual = 2503
INFO: [Common 17-206] Exiting Vivado at Wed May 25 20:56:27 2016...
