# A-Pipelined-RISCV-Core
A 5 Stage Pipelined RISC V Core deigned using Verilog HDL.
