

================================================================
== Vitis HLS Report for 'AES_Full'
================================================================
* Date:           Thu Apr 17 13:41:52 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AES_Full_Pipeline_L_copy_fu_122     |AES_Full_Pipeline_L_copy     |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AddRoundKey_fu_130                  |AddRoundKey                  |       16|       16|  0.160 us|  0.160 us|   17|   17|      yes|
        |grp_AES_Full_Pipeline_L_rounds_fu_139   |AES_Full_Pipeline_L_rounds   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AES_Full_Pipeline_L_copy_o_fu_154   |AES_Full_Pipeline_L_copy_o   |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AES_Full_Pipeline_L_copy1_fu_161    |AES_Full_Pipeline_L_copy1    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_AES_Full_Pipeline_L_rounds2_fu_168  |AES_Full_Pipeline_L_rounds2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AES_Full_Pipeline_L_copy_o3_fu_188  |AES_Full_Pipeline_L_copy_o3  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|    -|    2046|   7327|    -|
|Memory           |        0|    -|      32|      4|    0|
|Multiplexer      |        -|    -|       -|    659|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    0|    2186|   8042|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       2|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |grp_AES_Full_Pipeline_L_copy_fu_122     |AES_Full_Pipeline_L_copy     |        0|   0|   13|    61|    0|
    |grp_AES_Full_Pipeline_L_copy1_fu_161    |AES_Full_Pipeline_L_copy1    |        0|   0|   13|    61|    0|
    |grp_AES_Full_Pipeline_L_copy_o_fu_154   |AES_Full_Pipeline_L_copy_o   |        0|   0|   13|    61|    0|
    |grp_AES_Full_Pipeline_L_copy_o3_fu_188  |AES_Full_Pipeline_L_copy_o3  |        0|   0|   13|    61|    0|
    |grp_AES_Full_Pipeline_L_rounds_fu_139   |AES_Full_Pipeline_L_rounds   |        3|   0|  745|  2959|    0|
    |grp_AES_Full_Pipeline_L_rounds2_fu_168  |AES_Full_Pipeline_L_rounds2  |        5|   0|  761|  3077|    0|
    |grp_AddRoundKey_fu_130                  |AddRoundKey                  |        0|   0|  169|   759|    0|
    |CRTLS_s_axi_U                           |CRTLS_s_axi                  |        1|   0|  319|   288|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |Total                                   |                             |        9|   0| 2046|  7327|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |state_1_U  |state_1_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    |state_U    |state_1_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  32|   4|    0|    32|   16|     2|          256|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |sub19_i_fu_220_p2                 |         +|   0|  0|  24|          17|           2|
    |sub_i_fu_198_p2                   |         +|   0|  0|  24|          17|           2|
    |ap_block_state23_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state45_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  52|          36|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  201|         46|    1|         46|
    |data_in_address0                 |   14|          3|    4|         12|
    |data_in_ce0                      |   14|          3|    1|          3|
    |data_out_address0                |   14|          3|    4|         12|
    |data_out_ce0                     |   14|          3|    1|          3|
    |data_out_d0                      |   14|          3|    8|         24|
    |data_out_we0                     |   14|          3|    1|          3|
    |expandedKey_address0             |   20|          4|    8|         32|
    |expandedKey_ce0                  |   20|          4|    1|          4|
    |grp_AddRoundKey_fu_130_roundKey  |   14|          3|    8|         24|
    |grp_AddRoundKey_fu_130_state_q0  |   14|          3|    8|         24|
    |grp_AddRoundKey_fu_130_state_q1  |   14|          3|    8|         24|
    |state_1_address0                 |   25|          5|    4|         20|
    |state_1_address1                 |   14|          3|    4|         12|
    |state_1_ce0                      |   25|          5|    1|          5|
    |state_1_ce1                      |   14|          3|    1|          3|
    |state_1_d0                       |   20|          4|    8|         32|
    |state_1_d1                       |   14|          3|    8|         24|
    |state_1_we0                      |   20|          4|    1|          4|
    |state_1_we1                      |   14|          3|    1|          3|
    |state_address0                   |   25|          5|    4|         20|
    |state_address1                   |   14|          3|    4|         12|
    |state_ce0                        |   25|          5|    1|          5|
    |state_ce1                        |   14|          3|    1|          3|
    |state_d0                         |   20|          4|    8|         32|
    |state_d1                         |   14|          3|    8|         24|
    |state_we0                        |   20|          4|    1|          4|
    |state_we1                        |   14|          3|    1|          3|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  659|        141|  109|        417|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Nr_read_reg_227                                      |  16|   0|   16|          0|
    |ap_CS_fsm                                            |  45|   0|   45|          0|
    |grp_AES_Full_Pipeline_L_copy1_fu_161_ap_start_reg    |   1|   0|    1|          0|
    |grp_AES_Full_Pipeline_L_copy_fu_122_ap_start_reg     |   1|   0|    1|          0|
    |grp_AES_Full_Pipeline_L_copy_o3_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_AES_Full_Pipeline_L_copy_o_fu_154_ap_start_reg   |   1|   0|    1|          0|
    |grp_AES_Full_Pipeline_L_rounds2_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_AES_Full_Pipeline_L_rounds_fu_139_ap_start_reg   |   1|   0|    1|          0|
    |grp_AddRoundKey_fu_130_ap_start_reg                  |   1|   0|    1|          0|
    |mode_cipher_read_reg_240                             |   1|   0|    1|          0|
    |mode_inverse_cipher_read_reg_236                     |   1|   0|    1|          0|
    |sub19_i_reg_254                                      |  17|   0|   17|          0|
    |sub_i_reg_244                                        |  17|   0|   17|          0|
    |trunc_ln220_reg_249                                  |   4|   0|    4|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 108|   0|  108|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWADDR   |   in|    9|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WVALID   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WREADY   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WDATA    |   in|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WSTRB    |   in|    4|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARADDR   |   in|    9|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RDATA    |  out|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|ap_local_block       |  out|    1|  ap_ctrl_hs|      AES_Full|  return value|
|ap_clk               |   in|    1|  ap_ctrl_hs|      AES_Full|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|      AES_Full|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|      AES_Full|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

