// Seed: 511673511
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  logic id_4;
  specify
    (posedge id_5 => (id_6 +: id_5)) = (id_6[1], id_6);
    specparam id_7 = 1;
  endspecify
endmodule
