/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (C) 2025 Rockchip Electronics Co., Ltd. */

#ifndef _RKAIISP_REGS_H
#define _RKAIISP_REGS_H

#define AIISP_CORE_BASE				0x00000000
#define AIISP_CORE_CTRL				(AIISP_CORE_BASE + 0x00000)
#define AIISP_CORE_SOFT_RST			(AIISP_CORE_BASE + 0x00008)
#define AIISP_CORE_LEVEL_CTRL0			(AIISP_CORE_BASE + 0x00020)
#define AIISP_CORE_LEVEL_CTRL1			(AIISP_CORE_BASE + 0x00024)
#define AIISP_CORE_LEVEL_CTRL2			(AIISP_CORE_BASE + 0x00028)
#define AIISP_CORE_LEVEL_CTRL3			(AIISP_CORE_BASE + 0x0002c)
#define AIISP_CORE_OUT_CTRL			(AIISP_CORE_BASE + 0x00040)
#define AIISP_CORE_NOISE_LMT			(AIISP_CORE_BASE + 0x00044)
#define AIISP_CORE_COMP0			(AIISP_CORE_BASE + 0x00200)
#define AIISP_CORE_COMP1			(AIISP_CORE_BASE + 0x00204)
#define AIISP_CORE_COMP2			(AIISP_CORE_BASE + 0x00208)
#define AIISP_CORE_COMP3			(AIISP_CORE_BASE + 0x0020c)
#define AIISP_CORE_COMP4			(AIISP_CORE_BASE + 0x00210)
#define AIISP_CORE_COMP5			(AIISP_CORE_BASE + 0x00214)
#define AIISP_CORE_COMP6			(AIISP_CORE_BASE + 0x00218)
#define AIISP_CORE_COMP7			(AIISP_CORE_BASE + 0x0021c)
#define AIISP_CORE_COMP8			(AIISP_CORE_BASE + 0x00220)
#define AIISP_CORE_COMP9			(AIISP_CORE_BASE + 0x00224)
#define AIISP_CORE_COMP10			(AIISP_CORE_BASE + 0x00228)
#define AIISP_CORE_COMP11			(AIISP_CORE_BASE + 0x0022c)
#define AIISP_CORE_COMP12			(AIISP_CORE_BASE + 0x00230)
#define AIISP_CORE_COMP13			(AIISP_CORE_BASE + 0x00234)
#define AIISP_CORE_COMP14			(AIISP_CORE_BASE + 0x00238)
#define AIISP_CORE_COMP15			(AIISP_CORE_BASE + 0x0023c)
#define AIISP_CORE_COMP16			(AIISP_CORE_BASE + 0x00240)
#define AIISP_CORE_DECOMP0			(AIISP_CORE_BASE + 0x00280)
#define AIISP_CORE_DECOMP1			(AIISP_CORE_BASE + 0x00284)
#define AIISP_CORE_DECOMP2			(AIISP_CORE_BASE + 0x00288)
#define AIISP_CORE_DECOMP3			(AIISP_CORE_BASE + 0x0028c)
#define AIISP_CORE_DECOMP4			(AIISP_CORE_BASE + 0x00290)
#define AIISP_CORE_DECOMP5			(AIISP_CORE_BASE + 0x00294)
#define AIISP_CORE_DECOMP6			(AIISP_CORE_BASE + 0x00298)
#define AIISP_CORE_DECOMP7			(AIISP_CORE_BASE + 0x0029c)
#define AIISP_CORE_DECOMP8			(AIISP_CORE_BASE + 0x002a0)
#define AIISP_CORE_DECOMP9			(AIISP_CORE_BASE + 0x002a4)
#define AIISP_CORE_DECOMP10			(AIISP_CORE_BASE + 0x002a8)
#define AIISP_CORE_DECOMP11			(AIISP_CORE_BASE + 0x002ac)
#define AIISP_CORE_DECOMP12			(AIISP_CORE_BASE + 0x002b0)
#define AIISP_CORE_DECOMP13			(AIISP_CORE_BASE + 0x002b4)
#define AIISP_CORE_DECOMP14			(AIISP_CORE_BASE + 0x002b8)
#define AIISP_CORE_DECOMP15			(AIISP_CORE_BASE + 0x002bc)
#define AIISP_CORE_DECOMP16			(AIISP_CORE_BASE + 0x002c0)

#define AIISP_MI_BASE				0x00002000
#define AIISP_MI_HURRY_CTRL			(AIISP_MI_BASE + 0x00040)
#define AIISP_MI_ARQOS_CTRL			(AIISP_MI_BASE + 0x00044)
#define AIISP_MI_AWQOS_CTRL			(AIISP_MI_BASE + 0x00048)
#define AIISP_MI_IMSC				(AIISP_MI_BASE + 0x00050)
#define AIISP_MI_RIS				(AIISP_MI_BASE + 0x00054)
#define AIISP_MI_MIS				(AIISP_MI_BASE + 0x00058)
#define AIISP_MI_ICR				(AIISP_MI_BASE + 0x0005c)
#define AIISP_MI_ISR				(AIISP_MI_BASE + 0x00060)
#define AIISP_MI_RD_START			(AIISP_MI_BASE + 0x00100)
#define AIISP_MI_CTRL				(AIISP_MI_BASE + 0x00104)
#define AIISP_MI_SLICE_CTRL			(AIISP_MI_BASE + 0x00180)
#define AIISP_MI_MANUAL_CTRL			(AIISP_MI_BASE + 0x00184)
#define AIISP_MI_CORE_WIDTH			(AIISP_MI_BASE + 0x001a0)
#define AIISP_MI_CORE_HEIGHT			(AIISP_MI_BASE + 0x001a4)
#define AIISP_MI_RD_CH0_CTRL			(AIISP_MI_BASE + 0x00200)
#define AIISP_MI_RD_CH0_BASE			(AIISP_MI_BASE + 0x00204)
#define AIISP_MI_RD_CH0_HEIGHT			(AIISP_MI_BASE + 0x0020c)
#define AIISP_MI_RD_CH0_STRIDE			(AIISP_MI_BASE + 0x00210)
#define AIISP_MI_RD_CH1_CTRL			(AIISP_MI_BASE + 0x00300)
#define AIISP_MI_RD_CH1_BASE			(AIISP_MI_BASE + 0x00304)
#define AIISP_MI_RD_CH1_HEIGHT			(AIISP_MI_BASE + 0x0030c)
#define AIISP_MI_RD_CH1_STRIDE			(AIISP_MI_BASE + 0x00310)
#define AIISP_MI_RD_CH2_CTRL			(AIISP_MI_BASE + 0x00400)
#define AIISP_MI_RD_CH2_BASE			(AIISP_MI_BASE + 0x00404)
#define AIISP_MI_RD_CH2_HEIGHT			(AIISP_MI_BASE + 0x0040c)
#define AIISP_MI_RD_CH2_STRIDE			(AIISP_MI_BASE + 0x00410)
#define AIISP_MI_RD_CH3_CTRL			(AIISP_MI_BASE + 0x00500)
#define AIISP_MI_RD_CH3_BASE			(AIISP_MI_BASE + 0x00504)
#define AIISP_MI_RD_CH3_HEIGHT			(AIISP_MI_BASE + 0x0050c)
#define AIISP_MI_RD_CH3_STRIDE			(AIISP_MI_BASE + 0x00510)
#define AIISP_MI_RD_CH4_CTRL			(AIISP_MI_BASE + 0x00600)
#define AIISP_MI_RD_CH4_BASE			(AIISP_MI_BASE + 0x00604)
#define AIISP_MI_RD_CH4_HEIGHT			(AIISP_MI_BASE + 0x0060c)
#define AIISP_MI_RD_CH4_STRIDE			(AIISP_MI_BASE + 0x00610)
#define AIISP_MI_RD_CH5_CTRL			(AIISP_MI_BASE + 0x00700)
#define AIISP_MI_RD_CH5_BASE			(AIISP_MI_BASE + 0x00704)
#define AIISP_MI_RD_CH5_HEIGHT			(AIISP_MI_BASE + 0x0070c)
#define AIISP_MI_RD_CH5_STRIDE			(AIISP_MI_BASE + 0x00710)
#define AIISP_MI_RD_CH6_CTRL			(AIISP_MI_BASE + 0x00800)
#define AIISP_MI_RD_CH6_BASE			(AIISP_MI_BASE + 0x00804)
#define AIISP_MI_RD_CH6_HEIGHT			(AIISP_MI_BASE + 0x0080c)
#define AIISP_MI_RD_CH6_STRIDE			(AIISP_MI_BASE + 0x00810)
#define AIISP_MI_RD_KWT_CTRL			(AIISP_MI_BASE + 0x00900)
#define AIISP_MI_RD_KWT_BASE			(AIISP_MI_BASE + 0x00904)
#define AIISP_MI_RD_KWT_WIDTH			(AIISP_MI_BASE + 0x00908)
#define AIISP_MI_RD_KWT_HEIGHT			(AIISP_MI_BASE + 0x0090c)
#define AIISP_MI_RD_KWT_STRIDE			(AIISP_MI_BASE + 0x00910)
#define AIISP_MI_WR_CTRL			(AIISP_MI_BASE + 0x00a00)
#define AIISP_MI_WR_INIT			(AIISP_MI_BASE + 0x00a04)
#define AIISP_MI_CHN0_WR_CRTL			(AIISP_MI_BASE + 0x00a08)
#define AIISP_MI_CHN0_WR_BASE			(AIISP_MI_BASE + 0x00a10)
#define AIISP_MI_CHN0_WR_SIZE			(AIISP_MI_BASE + 0x00a24)
#define AIISP_MI_CHN0_WR_STRIDE			(AIISP_MI_BASE + 0x00a28)


#define AIISP_MI_ISR_BUSERR			BIT(0)
#define AIISP_MI_ISR_WREND			BIT(3)
#define AIISP_MI_ISR_ALL			(AIISP_MI_ISR_BUSERR | AIISP_MI_ISR_WREND)

#define AIISP_MI_RD_START_EN			BIT(0)
#define AIISP_MI_RD_KWT_EN			BIT(0)
#define AIISP_MI_RD_CH_EN			BIT(0)

#define AIISP_MI_RD_CH0_GROUP_MODE		2
#define AIISP_MI_RD_CH1_GROUP_MODE		2
#define AIISP_MI_RD_CH2_GROUP_MODE		2
#define AIISP_MI_RD_CH3_GROUP_MODE		0
#define AIISP_MI_RD_CH4_GROUP_MODE		0
#define AIISP_MI_RD_CH5_GROUP_MODE		0
#define AIISP_MI_RD_CH6_GROUP_MODE		0
#define AIISP_MI_RD_KWT_GROUP_MODE		0
#define AIISP_MI_WR_GROUP_MODE			2

#define AIISP_MI_WR_INIT_BASE_EN		BIT(4)
#define AIISP_MI_WR_INIT_OFFSET_EN		BIT(5)

#define AIISP_MI_CHN0_WR_EN			BIT(0)
#define AIISP_MI_CHN0_WR_AUTOUPD		BIT(1)

#define AIISP_MI_CHN0SELF_FORCE_UPD		BIT(4)

#define AIISP_MI_RD_ALWAYS_ON			BIT(0)
#define AIISP_MI_WR_ALWAYS_ON			BIT(4)

#endif /* _RKAIISP_REGS_H */
