# do Thesis_Project.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thesis_Project
# 
# Top level modules:
# 	Thesis_Project
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Thesis_Project_vlg_sample_tst
# -- Compiling module Thesis_Project_vlg_check_tst
# -- Compiling module Thesis_Project_vlg_vec_tst
# 
# Top level modules:
# 	Thesis_Project_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Thesis_Project_vlg_vec_tst 
# Loading work.Thesis_Project_vlg_vec_tst
# Loading work.Thesis_Project
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading work.Thesis_Project_vlg_sample_tst
# Loading work.Thesis_Project_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port UART_TXD :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : Thesis_Project.vt(3661)
#    Time: 10 us  Iteration: 0  Instance: /Thesis_Project_vlg_vec_tst/tb_out
