

================================================================
== Vitis HLS Report for 'ClefiaDecrypt_1'
================================================================
* Date:           Tue Dec  6 19:11:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|        ?|  1.260 us|         ?|  126|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1    |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96   |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110    |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1    |       56|        ?|   0.560 us|          ?|   56|    ?|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     11|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     693|   2668|    -|
|Memory           |        0|    -|      56|      8|    0|
|Multiplexer      |        -|    -|       -|    528|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     782|   3215|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1    |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127  |        0|   0|   12|    60|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88     |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1    |        0|   0|   81|   134|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96   |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124  |        0|   0|   80|   134|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128  |        0|   0|    9|    87|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145  |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129  |        0|   0|   10|    87|    0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110    |ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1    |        4|   0|  465|  1986|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        4|   0|  693|  2668|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fin_U   |ClefiaDecrypt_1_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |fout_U  |ClefiaDecrypt_1_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |rin_U   |ClefiaDecrypt_1_rin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |rout_U  |ClefiaDecrypt_1_rout_RAM_AUTO_1R1W  |        0|   8|   2|    0|    16|    8|     1|          128|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                    |        0|  56|   8|    0|    64|   32|     4|          512|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln230_fu_162_p2              |      icmp|   0|  0|   9|           5|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  11|           6|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Clefia_dec_address0  |  20|          4|    4|         16|
    |Clefia_dec_ce0       |  20|          4|    1|          4|
    |Clefia_dec_d0        |  20|          4|    8|         32|
    |Clefia_dec_we0       |  20|          4|    1|          4|
    |ap_NS_fsm            |  93|         19|    1|         19|
    |fin_address0         |  14|          3|    4|         12|
    |fin_ce0              |  14|          3|    1|          3|
    |fin_ce1              |   9|          2|    1|          2|
    |fin_d0               |  14|          3|    8|         24|
    |fin_we0              |  14|          3|    1|          3|
    |fin_we1              |   9|          2|    1|          2|
    |fout_address0        |  14|          3|    4|         12|
    |fout_ce0             |  14|          3|    1|          3|
    |fout_ce1             |   9|          2|    1|          2|
    |fout_we0             |   9|          2|    1|          2|
    |fout_we1             |   9|          2|    1|          2|
    |rin_address0         |  25|          5|    4|         20|
    |rin_address1         |  14|          3|    4|         12|
    |rin_ce0              |  25|          5|    1|          5|
    |rin_ce1              |  14|          3|    1|          3|
    |rin_d0               |  20|          4|    8|         32|
    |rin_we0              |  20|          4|    1|          4|
    |rk_address0          |  31|          6|    8|         48|
    |rk_ce0               |  31|          6|    1|          6|
    |rk_ce1               |   9|          2|    1|          2|
    |rout_address0        |  14|          3|    4|         12|
    |rout_ce0             |  14|          3|    1|          3|
    |rout_we0             |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 528|        109|   74|        291|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  18|   0|   18|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg     |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg   |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg     |   1|   0|    1|          0|
    |grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln230_reg_180                                                   |   1|   0|    1|          0|
    |shl_ln_reg_173                                                       |   5|   0|    8|          3|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  33|   0|   36|          3|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ClefiaDecrypt.1|  return value|
|Clefia_dec_address0  |  out|    4|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_ce0       |  out|    1|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_we0       |  out|    1|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_d0        |  out|    8|   ap_memory|       Clefia_dec|         array|
|Clefia_dec_q0        |   in|    8|   ap_memory|       Clefia_dec|         array|
|ct_address0          |  out|    4|   ap_memory|               ct|         array|
|ct_ce0               |  out|    1|   ap_memory|               ct|         array|
|ct_q0                |   in|    8|   ap_memory|               ct|         array|
|rk_address0          |  out|    8|   ap_memory|               rk|         array|
|rk_ce0               |  out|    1|   ap_memory|               rk|         array|
|rk_q0                |   in|    8|   ap_memory|               rk|         array|
|rk_address1          |  out|    8|   ap_memory|               rk|         array|
|rk_ce1               |  out|    1|   ap_memory|               rk|         array|
|rk_q1                |   in|    8|   ap_memory|               rk|         array|
|r                    |   in|    5|     ap_none|                r|        scalar|
+---------------------+-----+-----+------------+-----------------+--------------+

