{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:19:38 2021 " "Info: Processing started: Sat Dec 25 11:19:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nda1_3 -c nda1_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nda1_3 -c nda1_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stand_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stand_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stand_nda1_3 " "Info: Found entity 1: stand_nda1_3" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-nda2_3 " "Info: Found entity 1: A-nda2_3" {  } { { "A-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/A-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file b-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-nda2_3 " "Info: Found entity 1: B-nda2_3" {  } { { "B-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/B-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C-nda2_3 " "Info: Found entity 1: C-nda2_3" {  } { { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/C-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_nda2_3 " "Info: Found entity 1: decoder_nda2_3" {  } { { "decoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-nda2_3 " "Info: Found entity 1: D-nda2_3" {  } { { "D-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/D-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 E-nda2_3 " "Info: Found entity 1: E-nda2_3" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/E-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-nda2_3 " "Info: Found entity 1: F-nda2_3" {  } { { "F-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/F-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 G-nda2_3 " "Info: Found entity 1: G-nda2_3" {  } { { "G-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/G-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "sym1-4_nda1_3.bdf " "Warning: Can't analyze file -- file sym1-4_nda1_3.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xor_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nda1_3 " "Info: Found entity 1: xor_nda1_3" {  } { { "xor_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/xor_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hs_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HS_nda1_3 " "Info: Found entity 1: HS_nda1_3" {  } { { "HS_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/HS_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_nda1_3 " "Info: Found entity 1: SM_nda1_3" {  } { { "SM_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/SM_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_nda1_3 " "Info: Found entity 1: ALU_nda1_3" {  } { { "ALU_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "stand_nda1_3 " "Info: Elaborating entity \"stand_nda1_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_nda2_3 decoder_nda2_3:inst1 " "Info: Elaborating entity \"decoder_nda2_3\" for hierarchy \"decoder_nda2_3:inst1\"" {  } { { "stand_nda1_3.bdf" "inst1" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 8 400 496 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E-nda2_3 decoder_nda2_3:inst1\|E-nda2_3:inst13 " "Info: Elaborating entity \"E-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|E-nda2_3:inst13\"" {  } { { "decoder_nda2_3.bdf" "inst13" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 664 792 248 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Warning: Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/E-nda2_3.bdf" { { 96 240 288 128 "inst11" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Warning: Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/E-nda2_3.bdf" { { 192 240 288 224 "inst13" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-nda2_3 decoder_nda2_3:inst1\|F-nda2_3:inst14 " "Info: Elaborating entity \"F-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|F-nda2_3:inst14\"" {  } { { "decoder_nda2_3.bdf" "inst14" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 808 936 248 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G-nda2_3 decoder_nda2_3:inst1\|G-nda2_3:inst15 " "Info: Elaborating entity \"G-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|G-nda2_3:inst15\"" {  } { { "decoder_nda2_3.bdf" "inst15" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 952 1080 248 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A-nda2_3 decoder_nda2_3:inst1\|A-nda2_3:inst " "Info: Elaborating entity \"A-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|A-nda2_3:inst\"" {  } { { "decoder_nda2_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 120 248 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B-nda2_3 decoder_nda2_3:inst1\|B-nda2_3:inst10 " "Info: Elaborating entity \"B-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|B-nda2_3:inst10\"" {  } { { "decoder_nda2_3.bdf" "inst10" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 256 384 248 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C-nda2_3 decoder_nda2_3:inst1\|C-nda2_3:inst11 " "Info: Elaborating entity \"C-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|C-nda2_3:inst11\"" {  } { { "decoder_nda2_3.bdf" "inst11" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 392 520 248 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/C-nda2_3.bdf" { { 40 104 152 72 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-nda2_3 decoder_nda2_3:inst1\|D-nda2_3:inst12 " "Info: Elaborating entity \"D-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|D-nda2_3:inst12\"" {  } { { "decoder_nda2_3.bdf" "inst12" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/decoder_nda2_3.bdf" { { 152 528 656 248 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_nda1_3 ALU_nda1_3:inst " "Info: Elaborating entity \"ALU_nda1_3\" for hierarchy \"ALU_nda1_3:inst\"" {  } { { "stand_nda1_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 40 216 344 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_nda1_3 ALU_nda1_3:inst\|SM_nda1_3:inst " "Info: Elaborating entity \"SM_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|SM_nda1_3:inst\"" {  } { { "ALU_nda1_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { { -8 712 808 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_nda1_3 ALU_nda1_3:inst\|SM_nda1_3:inst\|HS_nda1_3:inst5 " "Info: Elaborating entity \"HS_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|SM_nda1_3:inst\|HS_nda1_3:inst5\"" {  } { { "SM_nda1_3.bdf" "inst5" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/SM_nda1_3.bdf" { { 64 400 496 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nda1_3 ALU_nda1_3:inst\|xor_nda1_3:inst14 " "Info: Elaborating entity \"xor_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|xor_nda1_3:inst14\"" {  } { { "ALU_nda1_3.bdf" "inst14" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { { 112 480 576 208 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "p128 VCC " "Warning (13410): Pin \"p128\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { -32 904 1080 -16 "p128" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p133 VCC " "Warning (13410): Pin \"p133\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { -8 904 1080 8 "p133" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p134 VCC " "Warning (13410): Pin \"p134\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 16 904 1080 32 "p134" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p135 VCC " "Warning (13410): Pin \"p135\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 40 904 1080 56 "p135" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p106 VCC " "Warning (13410): Pin \"p106\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 64 904 1080 80 "p106" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p105 VCC " "Warning (13410): Pin \"p105\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 88 904 1080 104 "p105" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p104 VCC " "Warning (13410): Pin \"p104\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 112 904 1080 128 "p104" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p127 GND " "Warning (13410): Pin \"p127\" is stuck at GND" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { 168 904 1080 184 "p127" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DP VCC " "Warning (13410): Pin \"DP\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/stand_nda1_3.bdf" { { -112 648 824 -96 "DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:19:39 2021 " "Info: Processing ended: Sat Dec 25 11:19:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
