

================================================================
== Vivado HLS Report for 'selection_sort'
================================================================
* Date:           Mon May 31 11:19:17 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selection_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  847|  18143|  848|  18144|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  846|  18142| 18 ~ 386 |          -|          -|      47|    no    |
        | + Loop 1.1  |    8|    376|         8|          -|          -| 1 ~ 47 |    no    |
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    928|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     405|    443|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    187|
|Register         |        -|      -|     335|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     740|   1558|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |selection_sort_fcmp_32ns_32ns_1_1_U1  |selection_sort_fcmp_32ns_32ns_1_1  |        0|      0|   66|   70|
    |selection_sort_uitofp_32ns_32_6_U0    |selection_sort_uitofp_32ns_32_6    |        0|      0|  339|  373|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                   |        0|      0|  405|  443|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_147_p2            |     +    |      0|  0|    6|           6|           1|
    |j_fu_275_p2            |     +    |      0|  0|   32|          32|           1|
    |sh_assign_2_fu_388_p2  |     +    |      0|  0|    9|           8|           9|
    |sh_assign_fu_190_p2    |     +    |      0|  0|    9|           8|           9|
    |tmp_1_i_i1_fu_402_p2   |     -    |      0|  0|    8|           7|           8|
    |tmp_1_i_i_fu_204_p2    |     -    |      0|  0|    8|           7|           8|
    |tmp_10_fu_362_p2       |    and   |      0|  0|    1|           1|           1|
    |tmp_12_fu_368_p2       |    and   |      0|  0|    1|           1|           1|
    |exitcond1_fu_141_p2    |   icmp   |      0|  0|    3|           6|           6|
    |exitcond_fu_281_p2     |   icmp   |      0|  0|   11|          32|           6|
    |notlhs5_fu_344_p2      |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_326_p2       |   icmp   |      0|  0|    3|           8|           2|
    |notrhs6_fu_350_p2      |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_332_p2       |   icmp   |      0|  0|    8|          23|           1|
    |tmp_3_i_i1_fu_431_p2   |   lshr   |      0|  0|   67|          24|          24|
    |tmp_3_i_i_fu_233_p2    |   lshr   |      0|  0|   67|          24|          24|
    |tmp_9_fu_338_p2        |    or    |      0|  0|    1|           1|           1|
    |tmp_s_fu_356_p2        |    or    |      0|  0|    1|           1|           1|
    |index_min_2_fu_473_p3  |  select  |      0|  0|   32|           1|          32|
    |min_1_fu_479_p3        |  select  |      0|  0|   32|           1|          32|
    |result_V_1_fu_465_p3   |  select  |      0|  0|   32|           1|          32|
    |result_V_fu_267_p3     |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_213_p3  |  select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_411_p3  |  select  |      0|  0|    9|           1|           9|
    |tmp_5_i_i1_fu_437_p2   |    shl   |      0|  0|  268|          78|          78|
    |tmp_5_i_i_fu_239_p2    |    shl   |      0|  0|  268|          78|          78|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  928|         382|         408|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |   6|          6|    6|         36|
    |A_d0               |  32|          3|   32|         96|
    |ap_NS_fsm          |  15|         19|    1|         19|
    |grp_fu_123_p0      |  32|          3|   32|         96|
    |index_min1_reg_94  |  32|          2|   32|         64|
    |index_min_reg_83   |   6|          2|    6|         12|
    |j_0_in_reg_114     |  32|          2|   32|         64|
    |min1_reg_104       |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 187|         39|  173|        451|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_1_reg_575         |   6|   0|    6|          0|
    |A_addr_reg_505           |   6|   0|    6|          0|
    |A_load_2_reg_542         |  32|   0|   32|          0|
    |ap_CS_fsm                |  18|   0|   18|          0|
    |i_reg_500                |   6|   0|    6|          0|
    |index_min1_reg_94        |  32|   0|   32|          0|
    |index_min_cast4_reg_491  |   6|   0|   32|         26|
    |index_min_reg_83         |   6|   0|    6|          0|
    |j_0_in_reg_114           |  32|   0|   32|          0|
    |j_reg_527                |  32|   0|   32|          0|
    |loc_V_1_reg_516          |  23|   0|   23|          0|
    |loc_V_2_reg_548          |   8|   0|    8|          0|
    |loc_V_3_reg_554          |  23|   0|   23|          0|
    |loc_V_reg_510            |   8|   0|    8|          0|
    |min1_reg_104             |  32|   0|   32|          0|
    |reg_131                  |  32|   0|   32|          0|
    |result_V_reg_521         |  32|   0|   32|          0|
    |tmp_12_reg_559           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 335|   0|  361|         26|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_start    |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_done     | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_idle     | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_ready    | out |    1| ap_ctrl_hs | selection_sort | return value |
|A_address0  | out |    6|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_we0       | out |    1|  ap_memory |        A       |     array    |
|A_d0        | out |   32|  ap_memory |        A       |     array    |
|A_q0        |  in |   32|  ap_memory |        A       |     array    |
+------------+-----+-----+------------+----------------+--------------+

