$date
	Wed Dec 03 20:20:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cla_adder_5bit $end
$var wire 5 ! sum [4:0] $end
$var wire 1 " cout $end
$var reg 5 # a [4:0] $end
$var reg 5 $ b [4:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 5 ' a [4:0] $end
$var wire 5 ( b [4:0] $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 5 ) sum_int [4:0] $end
$var wire 5 * sum [4:0] $end
$var wire 5 + p [4:0] $end
$var wire 5 , g [4:0] $end
$var wire 1 - cout_int $end
$var wire 1 " cout $end
$var wire 6 . c [5:0] $end
$var wire 5 / b_reg [4:0] $end
$var wire 5 0 a_reg [4:0] $end
$scope module cla $end
$var wire 1 1 t2_1 $end
$var wire 1 2 t3_1 $end
$var wire 1 3 t3_2 $end
$var wire 1 4 t4_1 $end
$var wire 1 5 t4_2 $end
$var wire 1 6 t4_3 $end
$var wire 1 7 t5_1 $end
$var wire 1 8 t5_2 $end
$var wire 1 9 t5_3 $end
$var wire 1 : t5_4 $end
$var wire 5 ; p [4:0] $end
$var wire 5 < g_bar [4:0] $end
$var wire 5 = g [4:0] $end
$var wire 6 > c [5:0] $end
$upscope $end
$scope module dff_a0 $end
$var wire 1 % clk $end
$var wire 1 ? d $end
$var wire 1 & rst $end
$var reg 1 @ q $end
$upscope $end
$scope module dff_a1 $end
$var wire 1 % clk $end
$var wire 1 A d $end
$var wire 1 & rst $end
$var reg 1 B q $end
$upscope $end
$scope module dff_a2 $end
$var wire 1 % clk $end
$var wire 1 C d $end
$var wire 1 & rst $end
$var reg 1 D q $end
$upscope $end
$scope module dff_a3 $end
$var wire 1 % clk $end
$var wire 1 E d $end
$var wire 1 & rst $end
$var reg 1 F q $end
$upscope $end
$scope module dff_a4 $end
$var wire 1 % clk $end
$var wire 1 G d $end
$var wire 1 & rst $end
$var reg 1 H q $end
$upscope $end
$scope module dff_b0 $end
$var wire 1 % clk $end
$var wire 1 I d $end
$var wire 1 & rst $end
$var reg 1 J q $end
$upscope $end
$scope module dff_b1 $end
$var wire 1 % clk $end
$var wire 1 K d $end
$var wire 1 & rst $end
$var reg 1 L q $end
$upscope $end
$scope module dff_b2 $end
$var wire 1 % clk $end
$var wire 1 M d $end
$var wire 1 & rst $end
$var reg 1 N q $end
$upscope $end
$scope module dff_b3 $end
$var wire 1 % clk $end
$var wire 1 O d $end
$var wire 1 & rst $end
$var reg 1 P q $end
$upscope $end
$scope module dff_b4 $end
$var wire 1 % clk $end
$var wire 1 Q d $end
$var wire 1 & rst $end
$var reg 1 R q $end
$upscope $end
$scope module dff_cout $end
$var wire 1 % clk $end
$var wire 1 - d $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$scope module dff_sum0 $end
$var wire 1 % clk $end
$var wire 1 S d $end
$var wire 1 & rst $end
$var reg 1 T q $end
$upscope $end
$scope module dff_sum1 $end
$var wire 1 % clk $end
$var wire 1 U d $end
$var wire 1 & rst $end
$var reg 1 V q $end
$upscope $end
$scope module dff_sum2 $end
$var wire 1 % clk $end
$var wire 1 W d $end
$var wire 1 & rst $end
$var reg 1 X q $end
$upscope $end
$scope module dff_sum3 $end
$var wire 1 % clk $end
$var wire 1 Y d $end
$var wire 1 & rst $end
$var reg 1 Z q $end
$upscope $end
$scope module dff_sum4 $end
$var wire 1 % clk $end
$var wire 1 [ d $end
$var wire 1 & rst $end
$var reg 1 \ q $end
$upscope $end
$scope module pg $end
$var wire 5 ] a [4:0] $end
$var wire 5 ^ b [4:0] $end
$var wire 5 _ g [4:0] $end
$var wire 5 ` p [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx `
bx _
bx ^
bx ]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
0Q
xP
0O
xN
0M
xL
0K
xJ
0I
xH
0G
xF
0E
xD
0C
xB
0A
x@
0?
bx0 >
bx =
bxz <
bx ;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx 0
bx /
bx0 .
x-
bx ,
bx +
bx *
bx )
b0 (
b0 '
1&
0%
b0 $
b0 #
x"
bx !
$end
#5000
0-
0W
0Y
0[
0U
1:
0S
19
18
17
16
15
14
13
12
11
b1111z <
b0 )
b0 .
b0 >
b0 +
b0 ;
b0 `
b0 ,
b0 =
b0 _
0@
0B
0D
0F
b0 0
b0 ]
0H
0J
0L
0N
0P
b0 /
b0 ^
0R
0T
0V
0X
0Z
b0 !
b0 *
0\
0"
1%
#10000
0%
#15000
1%
#20000
1I
1M
1?
1A
0%
b101 $
b101 (
b11 #
b11 '
0&
#25000
1Y
0U
0W
03
01
b1000 )
b1110 .
b1110 >
b110 +
b110 ;
b110 `
b1 ,
b1 =
b1 _
1@
b11 0
b11 ]
1B
1J
b101 /
b101 ^
1N
1%
#30000
0%
#35000
b1000 !
b1000 *
1Z
1%
#40000
0M
1C
1E
0%
b1 $
b1 (
b1111 #
b1111 '
#45000
1[
b11110 .
b11110 >
06
0Y
b10000 )
b1110 +
b1110 ;
b1110 `
1D
b1111 0
b1111 ]
1F
b1 /
b1 ^
0N
1%
#50000
0%
#55000
1\
b10000 !
b10000 *
0Z
1%
#60000
1K
1O
0A
0E
1G
0%
b1011 $
b1011 (
b10101 #
b10101 '
#65000
1-
b111110 .
b111110 >
0:
0[
b0 )
b11110 +
b11110 ;
b11110 `
0B
0F
b10101 0
b10101 ]
1H
1L
b1011 /
b1011 ^
1P
1%
#70000
0%
#75000
1"
b0 !
b0 *
0\
1%
#80000
1M
1Q
1A
1E
0%
b11111 $
b11111 (
b11111 #
b11111 '
#85000
1:
16
13
11
1U
1W
1Y
1[
b0z <
b11110 )
b0 +
b0 ;
b0 `
b11111 ,
b11111 =
b11111 _
1B
b11111 0
b11111 ]
1F
1N
b11111 /
b11111 ^
1R
1%
#90000
0%
#95000
1\
1Z
1X
b11110 !
b11110 *
1V
1%
#100000
0K
0Q
0?
0C
0E
0%
b1101 $
b1101 (
b10010 #
b10010 '
#105000
0-
1S
1U
1W
1Y
1[
b1111z <
b11111 )
b0 .
b0 >
b11111 +
b11111 ;
b11111 `
b0 ,
b0 =
b0 _
0@
0D
b10010 0
b10010 ]
0F
0L
b1101 /
b1101 ^
0R
1%
#110000
0%
#115000
0"
b11111 !
b11111 *
1T
1%
#120000
0%
#125000
1%
#130000
0%
#135000
1%
#140000
0%
