{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701471423779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701471423779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:57:03 2023 " "Processing started: Fri Dec 01 17:57:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701471423779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471423779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dinogame -c dinogame " "Command: quartus_map --read_settings_files=on --write_settings_files=off dinogame -c dinogame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471423779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701471424251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701471424251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 5 5 " "Found 5 design units, including 5 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""} { "Info" "ISGN_ENTITY_NAME" "2 p2 " "Found entity 2: p2" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""} { "Info" "ISGN_ENTITY_NAME" "3 ctrl " "Found entity 3: ctrl" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "part2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/part2.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2.v(96) " "Verilog HDL information at PS2.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA PS2.v(16) " "Verilog HDL Declaration information at PS2.v(16): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "parity PARITY PS2.v(26) " "Verilog HDL Declaration information at PS2.v(26): object \"parity\" differs only in case from object \"PARITY\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP PS2.v(27) " "Verilog HDL Declaration information at PS2.v(27): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/PS2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file hsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSMemory " "Found entity 1: HSMemory" {  } { { "HSMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/HSMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorememory.v 1 1 " "Found 1 design units, including 1 entities, in source file scorememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreMemory " "Found entity 1: scoreMemory" {  } { { "scoreMemory.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scoreMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(11) " "Verilog HDL Declaration warning at FSM.v(11): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(91) " "Verilog HDL Declaration warning at FSM.v(91): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 91 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return FSM.v(239) " "Verilog HDL Declaration warning at FSM.v(239): \"return\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 239 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"velocity\";  expecting \";\" FSM.v(262) " "Verilog HDL syntax error at FSM.v(262) near text: \"velocity\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 262 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "KBDatapath FSM.v(229) " "Ignored design unit \"KBDatapath\" at FSM.v(229) due to previous errors" {  } { { "FSM.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/FSM.v" 229 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 0 0 " "Found 0 design units, including 0 entities, in source file fsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431123 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return dinogame.v(86) " "Verilog HDL Declaration warning at dinogame.v(86): \"return\" is SystemVerilog-2005 keyword" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 86 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471431123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dinogame.v 1 1 " "Found 1 design units, including 1 entities, in source file dinogame.v" { { "Info" "ISGN_ENTITY_NAME" "1 dinogame " "Found entity 1: dinogame" {  } { { "dinogame.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/dinogame.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431123 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return scorekeeper.v(10) " "Verilog HDL Declaration warning at scorekeeper.v(10): \"return\" is SystemVerilog-2005 keyword" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701471431123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorekeeper.v 1 1 " "Found 1 design units, including 1 entities, in source file scorekeeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 scorekeeper " "Found entity 1: scorekeeper" {  } { { "scorekeeper.v" "" { Text "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/scorekeeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701471431123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/output_files/dinogame.map.smsg " "Generated suppressed messages file C:/DESL/Quartus18/dinoGameFPGA/dinoGameFPGA/output_files/dinogame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701471431185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 17:57:11 2023 " "Processing ended: Fri Dec 01 17:57:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701471431185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701471431185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701471431185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701471431794 ""}
