// Seed: 2865376467
module module_0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input wor id_5,
    output logic id_6
);
  initial begin
    id_6 <= 1'b0;
  end
  wire id_8;
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input uwire id_7,
    output tri id_8,
    input tri1 id_9,
    output tri id_10
);
  wire id_12;
  module_0();
  assign id_6 = id_4;
endmodule
