/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [3:0] _04_;
  wire [3:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_7z : celloutsig_1_8z[6];
  assign celloutsig_0_21z = ~(celloutsig_0_11z | celloutsig_0_14z);
  assign celloutsig_1_1z = ~(in_data[100] | celloutsig_1_0z[5]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | in_data[188]) & celloutsig_1_5z[3]);
  assign celloutsig_0_3z = ~((in_data[45] | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_1_11z = ~((celloutsig_1_6z | _01_) & (celloutsig_1_1z | celloutsig_1_7z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z | _02_) & (celloutsig_0_7z | celloutsig_0_9z));
  assign celloutsig_1_3z = ~((in_data[181] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_0_16z = celloutsig_0_5z[2] ^ celloutsig_0_8z;
  assign celloutsig_0_15z = { _03_[2], _02_, _03_[0] } + { _02_, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_15z[2], celloutsig_0_16z, celloutsig_0_9z } + { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[115:106] + in_data[187:178];
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_5z[2:0];
  assign { _03_[2], _02_, _03_[0] } = _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= in_data[69:66];
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_21z };
  assign out_data[8:0] = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_1_0z[8:6], celloutsig_1_2z };
  assign { _01_, _05_[2:1], _00_ } = _21_;
  assign celloutsig_1_5z = in_data[163:155] / { 1'h1, in_data[129:123], celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[160], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_16z } > { in_data[145:141], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_0z } > { celloutsig_0_4z[12:1], celloutsig_0_2z, _04_ };
  assign celloutsig_0_19z = { in_data[94:80], celloutsig_0_0z } > { celloutsig_0_5z[3:1], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_2z, _03_[2], _02_, _03_[0] };
  assign celloutsig_0_9z = { in_data[73:66], celloutsig_0_3z, _04_, celloutsig_0_7z, celloutsig_0_3z, _04_ } < { in_data[19:10], _03_[2], _02_, _03_[0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, _03_[2], _02_, _03_[0] };
  assign celloutsig_1_13z = in_data[149:144] !== { celloutsig_1_0z[4:1], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_8z = ~ { celloutsig_1_0z[9:2], celloutsig_1_2z, _01_, _05_[2:1], _00_ };
  assign celloutsig_0_4z = ~ { in_data[88:79], _04_ };
  assign celloutsig_1_16z = | { celloutsig_1_5z[5:3], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_8z = | in_data[51:46];
  assign celloutsig_0_10z = | celloutsig_0_4z[5:2];
  assign celloutsig_0_14z = | { celloutsig_0_5z[1:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[188];
  assign celloutsig_0_2z = | { _04_[3:1], celloutsig_0_0z };
  assign celloutsig_1_10z = | { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[5:3] };
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_4z[10:6], _04_, celloutsig_0_0z };
  assign celloutsig_1_17z = { in_data[127:120], celloutsig_1_9z, celloutsig_1_12z, _01_, _05_[2:1], _00_, celloutsig_1_10z } >> { celloutsig_1_8z[6:3], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_17z[12:1], celloutsig_1_11z, celloutsig_1_18z } - celloutsig_1_17z[15:2];
  assign celloutsig_1_12z = celloutsig_1_5z[7:4] ~^ { celloutsig_1_8z[6:4], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_4z[6:2] ^ { celloutsig_0_4z[5:2], celloutsig_0_2z };
  assign celloutsig_0_0z = ~((in_data[25] & in_data[27]) | in_data[9]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_3z) | _05_[2]);
  assign celloutsig_0_11z = ~((_03_[0] & celloutsig_0_8z) | (celloutsig_0_4z[3] & celloutsig_0_8z));
  assign celloutsig_0_17z = ~((celloutsig_0_11z & celloutsig_0_4z[9]) | (celloutsig_0_11z & celloutsig_0_7z));
  assign _03_[1] = _02_;
  assign { _05_[3], _05_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[109:96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
