
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040028                       # Number of seconds simulated
sim_ticks                                 40027892000                       # Number of ticks simulated
final_tick                                40027892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160301                       # Simulator instruction rate (inst/s)
host_op_rate                                   166303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37928879                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_seconds                                  1055.34                       # Real time elapsed on the host
sim_insts                                   169171997                       # Number of instructions simulated
sim_ops                                     175506035                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          2193472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          2210816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             6592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          2422848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          2230272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9166976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7488                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         6592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           43008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       177408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            177408                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1040                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                33                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             34273                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               117                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             34544                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               103                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             37857                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                93                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             34848                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                143234                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2772                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2772                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              521237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1662841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               52763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            54798589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              187070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            55231887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              164685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            60528993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              148696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            55717948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229014708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         521237                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          52763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         187070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         164685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         148696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1074451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4432109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4432109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4432109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             521237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1662841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              52763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           54798589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             187070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           55231887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             164685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           60528993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             148696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           55717948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              233446818                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20003410                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         19998468                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              537                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19997753                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19997388                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998175                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2321                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                58                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              259744                       # Number of system calls
system.cpu0.numCycles                        40027893                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             12532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007955                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20003410                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999709                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1284                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6538                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  234                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40020628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499016                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.502577                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   16308      0.04%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2785      0.01%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19995199     49.96%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20006336     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40020628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499737                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498457                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   11466                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5481                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002506                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  714                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   461                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2390                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009676                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  408                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   461                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12057                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    534                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2226                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002525                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2825                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008865                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    14                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010346                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460027154                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100010088                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004338                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5981                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                53                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1176                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39988658                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19997948                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19991942                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19991908                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 77                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005725                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              299                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40020628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.498854                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706610                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              14916      0.04%      0.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4943802     12.35%     12.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10123807     25.30%     37.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           24938103     62.31%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40020628                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40019626     40.02%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39988323     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           19997767     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005725                       # Type of FU issued
system.cpu0.iq.rate                          2.498401                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240032342                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011762                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100005010                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005709                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19992088                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1125                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   461                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    403                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  130                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007541                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              220                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39988658                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            19997948                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                49                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            99                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          275                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 374                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005286                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39988221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              436                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           16                       # number of nop insts executed
system.cpu0.iew.exec_refs                    59985858                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20002130                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4907                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19994885                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2339                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2568                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19994677                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          208                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  19997637                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498390                       # Inst execution rate
system.cpu0.iew.wb_sent                     100005086                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100005026                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 59998818                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60009484                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498383                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999822                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4178                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              356                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40019861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.498843                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580499                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        15780      0.04%      0.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000442     49.98%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3307      0.01%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4942887     12.35%     62.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10120168     25.29%     87.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4936999     12.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           76      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          113      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           89      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40019861                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000000                       # Number of instructions committed
system.cpu0.commit.committedOps             100003343                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59985046                       # Number of memory references committed
system.cpu0.commit.loads                     39987525                       # Number of loads committed
system.cpu0.commit.membars                         28                       # Number of memory barriers committed
system.cpu0.commit.branches                  20001834                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80005978                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2192                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40018288     40.02%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39987525     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      19997521     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003343                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   89                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140027084                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015835                       # The number of ROB writes
system.cpu0.timesIdled                            231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000000                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003343                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400279                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400279                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498258                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498258                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100003870                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40010482                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                419979705                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                59995602                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61818308                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    56                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              595                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           71.205764                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39987553                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              653                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         61236.681470                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25970000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    71.205764                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.139074                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.139074                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         79988073                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        79988073                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19995764                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19995764                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19992996                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19992996                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           23                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           27                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39988760                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39988760                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39988760                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39988760                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          214                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4453                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4667                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4667                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4667                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4667                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8881487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8881487                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    225798499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    225798499                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234679986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234679986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234679986                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234679986                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     19995978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19995978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     19997449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19997449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     39993427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     39993427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     39993427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39993427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 41502.275701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41502.275701                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50707.051201                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50707.051201                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50284.976645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50284.976645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50284.976645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50284.976645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          518                       # number of writebacks
system.cpu0.dcache.writebacks::total              518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           66                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3492                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3492                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3558                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3558                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1109                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1109                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6004009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6004009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52620500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52620500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     58624509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58624509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     58624509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58624509                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 40567.628378                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40567.628378                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54755.983351                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54755.983351                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52862.496844                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52862.496844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52862.496844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52862.496844                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               59                       # number of replacements
system.cpu0.icache.tags.tagsinuse          292.875989                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6125                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              352                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.400568                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   292.875989                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.572023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.572023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          293                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13428                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13428                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6125                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6125                       # number of overall hits
system.cpu0.icache.overall_hits::total           6125                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          413                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          413                       # number of overall misses
system.cpu0.icache.overall_misses::total          413                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21551999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21551999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21551999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21551999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21551999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21551999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6538                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.063169                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.063169                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.063169                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.063169                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.063169                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.063169                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52184.016949                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52184.016949                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52184.016949                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52184.016949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52184.016949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52184.016949                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18462001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18462001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18462001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18462001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18462001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18462001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.053839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.053839                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053839                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.053839                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053839                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52448.866477                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                8915285                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          6047832                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           779933                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5175468                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4836347                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.447530                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1038664                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            260408                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39985419                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6031930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      42616393                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8915285                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5875011                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     33106690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1687688                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          625                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  5407364                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               120888                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39983090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.154944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.353779                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21992178     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1832655      4.58%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4129212     10.33%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12029045     30.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39983090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.222963                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.065798                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4866888                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             22209614                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 11222304                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               842777                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                841507                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              921006                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2978                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              31568286                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3751                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                841507                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 5870104                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1788418                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      19971640                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 11000116                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               511305                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              29250555                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                122308                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           34873274                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            132290735                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        30933715                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             22845113                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                12028143                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            565895                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        564748                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2216509                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5522673                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2614112                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1124442                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          832838                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  26243423                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             848378                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 23428701                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           152099                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7586520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     18385973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        249031                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39983090                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.585965                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.990336                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           27429772     68.60%     68.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5559415     13.90%     82.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3112423      7.78%     90.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3881480      9.71%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39983090                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16032171     68.43%     68.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               19307      0.08%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5002405     21.35%     89.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2374818     10.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23428701                       # Type of FU issued
system.cpu1.iq.rate                          0.585931                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          86992591                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         34678639                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     22421978                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              23428701                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          739115                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1418046                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       469728                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        29691                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                841507                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1404515                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               368593                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           27111664                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           481682                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5522673                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2614112                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            556188                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 46462                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           596                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        526747                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       269664                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              796411                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             22854110                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4893766                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           574591                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        19863                       # number of nop insts executed
system.cpu1.iew.exec_refs                     7215590                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4651549                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         1669933                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2052485                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       787317                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       882616                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1518399                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       534086                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2321824                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.571561                       # Inst execution rate
system.cpu1.iew.wb_sent                      22536171                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     22421978                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 11914410                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 18789529                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.560754                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.634098                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        7588076                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         599346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           777596                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38651529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.505154                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.242911                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     29741615     76.95%     76.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4756642     12.31%     89.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1675665      4.34%     93.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       678067      1.75%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       690953      1.79%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       543348      1.41%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       245866      0.64%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       127919      0.33%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       191454      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38651529                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            17950338                       # Number of instructions committed
system.cpu1.commit.committedOps              19524986                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       6249007                       # Number of memory references committed
system.cpu1.commit.loads                      4104624                       # Number of loads committed
system.cpu1.commit.membars                     219608                       # Number of memory barriers committed
system.cpu1.commit.branches                   4126250                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 16168552                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              302433                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13256674     67.90%     67.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          19305      0.10%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4104624     21.02%     89.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2144383     10.98%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19524986                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               191454                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    64744829                       # The number of ROB reads
system.cpu1.rob.rob_writes                   55564514                       # The number of ROB writes
system.cpu1.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   17930618                       # Number of Instructions Simulated
system.cpu1.committedOps                     19505266                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.230008                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.230008                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.448429                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.448429                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                22753376                       # number of integer regfile reads
system.cpu1.int_regfile_writes               12865549                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 83188412                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13135928                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10141583                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1158767                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            71840                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          477.807863                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5345220                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            72316                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.914763                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   477.807863                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.933218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12622626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12622626                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3228201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3228201                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1616342                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1616342                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       212095                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       212095                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        22450                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        22450                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4844543                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4844543                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4844543                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4844543                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       435928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       435928                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       209393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       209393                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       240725                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       240725                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       112571                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       112571                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       645321                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        645321                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       645321                       # number of overall misses
system.cpu1.dcache.overall_misses::total       645321                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  13617904003                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13617904003                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6668135482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6668135482                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   6804598452                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   6804598452                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2542850803                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2542850803                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    131267540                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    131267540                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  20286039485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20286039485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  20286039485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20286039485                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3664129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3664129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1825735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1825735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       452820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       452820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       135021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       135021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5489864                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5489864                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5489864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5489864                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.118972                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118972                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.114690                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.114690                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.531613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.531613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.833730                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.833730                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.117548                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.117548                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117548                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 31238.883492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31238.883492                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 31845.073532                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31845.073532                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 28267.103342                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28267.103342                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 22588.862167                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22588.862167                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 31435.579324                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31435.579324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31435.579324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31435.579324                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10485                       # number of writebacks
system.cpu1.dcache.writebacks::total            10485                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       179056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       179056                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       106805                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       106805                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        84269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        84269                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       285861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       285861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       285861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       285861                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       256872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       256872                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       102588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       102588                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       156456                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       156456                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       112571                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       112571                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       359460                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       359460                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       359460                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       359460                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6365257121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6365257121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3486170356                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3486170356                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   4138527294                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4138527294                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   2252779697                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2252779697                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    100336460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    100336460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9851427477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9851427477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9851427477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9851427477                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.070105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.056190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.345515                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.345515                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.833730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.833730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.065477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.065477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.065477                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.065477                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 24779.879165                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24779.879165                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33982.243108                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33982.243108                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 26451.700759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26451.700759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20012.078573                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20012.078573                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27406.185603                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27406.185603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27406.185603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27406.185603                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1980                       # number of replacements
system.cpu1.icache.tags.tagsinuse          376.057220                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5404951                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2361                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2289.263448                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   376.057220                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.734487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.734487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10817089                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10817089                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5404951                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5404951                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5404951                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5404951                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5404951                       # number of overall hits
system.cpu1.icache.overall_hits::total        5404951                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2413                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2413                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2413                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2413                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2413                       # number of overall misses
system.cpu1.icache.overall_misses::total         2413                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     41778840                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41778840                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     41778840                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41778840                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     41778840                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41778840                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5407364                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5407364                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5407364                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5407364                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5407364                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5407364                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000446                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000446                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000446                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000446                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000446                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000446                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17314.065479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17314.065479                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17314.065479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17314.065479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17314.065479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17314.065479                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           52                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           52                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2361                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2361                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2361                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2361                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     33742128                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33742128                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     33742128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33742128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     33742128                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33742128                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14291.456163                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14291.456163                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14291.456163                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14291.456163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14291.456163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14291.456163                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                8926983                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          6085455                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           783126                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5196356                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                4856918                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.467769                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1027714                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            260038                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39985233                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           5998518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      42693900                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    8926983                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           5884632                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     33134508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1696002                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  5369234                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               120566                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39981600                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.155486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.353849                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21986828     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1820833      4.55%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 4144464     10.37%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12029475     30.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39981600                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.223257                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.067742                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4851728                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             22255013                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 11176925                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               852362                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                845572                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              907839                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 3060                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              31484182                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3906                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                845572                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5861661                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1792969                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      20005664                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 10954687                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               521047                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              29152874                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                125541                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           34822899                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            131857775                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        30817911                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             22830016                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                11992877                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            572517                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        571621                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2248718                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5533969                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2592065                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1139606                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          881538                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  26145415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             857393                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 23304007                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           155122                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7516839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     18506339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        253136                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39981600                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.582868                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.987722                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           27476282     68.72%     68.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5550448     13.88%     82.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3111051      7.78%     90.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3843819      9.61%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39981600                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             15939503     68.40%     68.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               18878      0.08%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4996958     21.44%     89.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2348668     10.08%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              23304007                       # Type of FU issued
system.cpu2.iq.rate                          0.582815                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          86744736                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         34519986                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     22299423                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              23304007                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          754691                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1416413                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       446560                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        27331                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                845572                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1395241                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               373030                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           27022065                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           485520                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5533969                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2592065                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            563364                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 46602                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           596                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        529741                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       270912                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              800653                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             22727898                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4889418                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           576109                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        19257                       # number of nop insts executed
system.cpu2.iew.exec_refs                     7187165                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 4638787                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1648046                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2071401                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       774522                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       873524                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1540844                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       530557                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   2297747                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.568407                       # Inst execution rate
system.cpu2.iew.wb_sent                      22411828                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     22299423                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 11885504                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 18642956                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.557691                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637533                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        7518391                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         604256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           780697                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38657884                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.504558                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.248043                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     29802094     77.09%     77.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4714373     12.20%     89.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1706459      4.41%     93.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       621032      1.61%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       632461      1.64%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       620636      1.61%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       235642      0.61%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       133626      0.35%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       191561      0.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38657884                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            17954074                       # Number of instructions committed
system.cpu2.commit.committedOps              19505133                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       6263059                       # Number of memory references committed
system.cpu2.commit.loads                      4117555                       # Number of loads committed
system.cpu2.commit.membars                     219858                       # Number of memory barriers committed
system.cpu2.commit.branches                   4122988                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 16140239                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              295716                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        13223200     67.79%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          18874      0.10%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4117555     21.11%     89.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2145504     11.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19505133                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               191561                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    64649280                       # The number of ROB reads
system.cpu2.rob.rob_writes                   55377335                       # The number of ROB writes
system.cpu2.timesIdled                            420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   17934907                       # Number of Instructions Simulated
system.cpu2.committedOps                     19485966                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.229464                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.229464                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.448538                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.448538                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                22606575                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12768859                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 82806433                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                13132453                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10111768                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1176578                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            68474                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          476.473761                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5333498                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            68955                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.347516                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   476.473761                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.930613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.930613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12582834                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12582834                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3217381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3217381                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1618306                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1618306                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       212766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       212766                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        22238                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        22238                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4835687                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4835687                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4835687                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4835687                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       424883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       424883                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       204833                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204833                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       245437                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       245437                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       112006                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       112006                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       629716                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        629716                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       629716                       # number of overall misses
system.cpu2.dcache.overall_misses::total       629716                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  13193416173                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13193416173                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6538240060                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6538240060                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   6929614451                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   6929614451                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2505002739                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2505002739                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    135278039                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    135278039                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  19731656233                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19731656233                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  19731656233                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19731656233                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3642264                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3642264                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1823139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1823139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       458203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       458203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       134244                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       134244                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5465403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5465403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5465403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5465403                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.116654                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116654                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.112352                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.112352                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.535651                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.535651                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.834346                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.834346                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.115219                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.115219                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.115219                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.115219                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 31051.880572                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31051.880572                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31919.856957                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31919.856957                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 28233.780771                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28233.780771                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 22364.897764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 22364.897764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 31334.214524                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31334.214524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 31334.214524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31334.214524                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9516                       # number of writebacks
system.cpu2.dcache.writebacks::total             9516                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       170571                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       170571                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       104527                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       104527                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        85408                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        85408                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       275098                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       275098                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       275098                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       275098                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       254312                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       254312                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       100306                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       100306                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       160029                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       160029                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       112006                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       112006                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       354618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       354618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       354618                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       354618                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6305537692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6305537692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3423258333                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3423258333                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   4254381325                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   4254381325                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2217010761                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2217010761                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    103545461                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    103545461                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9728796025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9728796025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9728796025                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9728796025                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.069823                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.069823                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.055018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.349253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.349253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.834346                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.834346                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.064884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.064884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.064884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.064884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 24794.495313                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24794.495313                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34128.151187                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34128.151187                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 26585.064738                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26585.064738                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 19793.678562                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19793.678562                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 27434.580379                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27434.580379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 27434.580379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27434.580379                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2029                       # number of replacements
system.cpu2.icache.tags.tagsinuse          385.013855                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5366760                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2419                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2218.586193                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   385.013855                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.751980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.751980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10740887                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10740887                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5366760                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5366760                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5366760                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5366760                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5366760                       # number of overall hits
system.cpu2.icache.overall_hits::total        5366760                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2474                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2474                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2474                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2474                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2474                       # number of overall misses
system.cpu2.icache.overall_misses::total         2474                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     45852906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45852906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     45852906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45852906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     45852906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45852906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5369234                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5369234                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5369234                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5369234                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5369234                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5369234                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000461                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000461                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 18533.915117                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18533.915117                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 18533.915117                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18533.915117                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 18533.915117                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18533.915117                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           55                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           55                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           55                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2419                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2419                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2419                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2419                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2419                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2419                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     37365084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     37365084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     37365084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     37365084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     37365084                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     37365084                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000451                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000451                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000451                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000451                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15446.500207                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15446.500207                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15446.500207                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15446.500207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15446.500207                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15446.500207                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                8657923                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5691323                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           808126                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4786679                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4415958                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.255152                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1077000                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            270148                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        39985044                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           6243933                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      41301291                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    8657923                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5492958                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     32864015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1746246                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  5598339                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               124852                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          39981277                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.126293                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.353043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                22471223     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1909806      4.78%     60.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3679915      9.20%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11920333     29.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            39981277                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.216529                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.032918                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 5048612                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             22699358                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 10484911                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               877662                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                870734                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              954536                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 3015                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              29869059                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3854                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                870734                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 6093962                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1905060                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      20320340                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 10251632                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               539549                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              27466952                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                133404                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands           33378858                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            123368080                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        28649921                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             20718997                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                12659860                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            586032                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        584893                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2315175                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4534057                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2123127                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           572909                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          320702                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  24335632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             879753                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 21399074                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           162211                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7977956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     19069913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        257723                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     39981277                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.535227                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.943809                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           28102799     70.29%     70.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5671592     14.19%     84.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2893176      7.24%     91.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3313710      8.29%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       39981277                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             15508585     72.47%     72.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               20144      0.09%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4001068     18.70%     91.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1869277      8.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              21399074                       # Type of FU issued
system.cpu3.iq.rate                          0.535177                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          82941636                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         33193633                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     20362632                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              21399074                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          163877                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1479843                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          569                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       502108                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        28893                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                870734                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1489668                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               382855                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           25236161                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           492351                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4534057                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2123127                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            576720                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 47004                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           569                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        544443                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       280114                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              824557                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             20805277                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3892457                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           593797                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        20776                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5707887                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4224434                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         1734857                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        1523732                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       817556                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       917301                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches       969888                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       553844                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   1815430                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.520326                       # Inst execution rate
system.cpu3.iew.wb_sent                      20478180                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     20362632                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 10616500                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 17836107                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.509256                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.595225                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        7978969                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         622029                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           805737                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     38586787                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.447252                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.173436                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     30455090     78.93%     78.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4438884     11.50%     90.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1655836      4.29%     94.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       634128      1.64%     96.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       525678      1.36%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       289885      0.75%     98.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       258663      0.67%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       128017      0.33%     99.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       200606      0.52%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     38586787                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            15624728                       # Number of instructions committed
system.cpu3.commit.committedOps              17258022                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4675232                       # Number of memory references committed
system.cpu3.commit.loads                      3054214                       # Number of loads committed
system.cpu3.commit.membars                     228284                       # Number of memory barriers committed
system.cpu3.commit.branches                   3681472                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 14377446                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              314885                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        12562650     72.79%     72.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          20140      0.12%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3054214     17.70%     90.61% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1621018      9.39%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         17258022                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               200606                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    62780681                       # The number of ROB reads
system.cpu3.rob.rob_writes                   51875318                       # The number of ROB writes
system.cpu3.timesIdled                            435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       42848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   15604134                       # Number of Instructions Simulated
system.cpu3.committedOps                     17237428                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.562465                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.562465                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.390249                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.390249                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                20129537                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12219624                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 74049640                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                11918382                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                8706073                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               1201279                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            75919                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          482.558578                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4354488                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            76404                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            56.992932                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   482.558578                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.942497                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.942497                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10720467                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10720467                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2758055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2758055                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1082945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1082945                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       220976                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       220976                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        26934                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        26934                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3841000                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3841000                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3841000                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3841000                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       461720                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       461720                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       206509                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       206509                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       249667                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       249667                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       113589                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       113589                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       668229                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        668229                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       668229                       # number of overall misses
system.cpu3.dcache.overall_misses::total       668229                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  14638606298                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14638606298                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6509887823                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6509887823                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   7057358692                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   7057358692                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   2514241255                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2514241255                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    135008042                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    135008042                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  21148494121                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21148494121                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  21148494121                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21148494121                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3219775                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3219775                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1289454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1289454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       470643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       470643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       140523                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       140523                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4509229                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4509229                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4509229                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4509229                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.143401                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.143401                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.160152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.160152                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.530481                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.530481                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.808330                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.808330                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.148191                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.148191                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.148191                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.148191                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 31704.509872                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31704.509872                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 31523.506593                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31523.506593                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 28267.086527                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28267.086527                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 22134.548724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 22134.548724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 31648.572751                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31648.572751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 31648.572751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31648.572751                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11216                       # number of writebacks
system.cpu3.dcache.writebacks::total            11216                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       199616                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       199616                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       105390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       105390                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        86220                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        86220                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       305006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       305006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       305006                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       305006                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       262104                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       262104                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       101119                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       101119                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       163447                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       163447                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       113589                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       113589                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       363223                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       363223                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       363223                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       363223                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6576642496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6576642496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3397931719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3397931719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   4329009913                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   4329009913                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   2222062245                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2222062245                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    102730958                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    102730958                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   9974574215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9974574215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   9974574215                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9974574215                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.081404                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.081404                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.078420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.078420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.347284                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.347284                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.808330                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.808330                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.080551                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.080551                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.080551                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.080551                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 25091.728840                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25091.728840                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 33603.296304                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33603.296304                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 26485.710432                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26485.710432                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 19562.301323                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19562.301323                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 27461.295719                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27461.295719                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 27461.295719                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27461.295719                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2019                       # number of replacements
system.cpu3.icache.tags.tagsinuse          381.236814                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5595876                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2405                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2326.767568                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   381.236814                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.744603                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.744603                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11199083                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11199083                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      5595876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5595876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      5595876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5595876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      5595876                       # number of overall hits
system.cpu3.icache.overall_hits::total        5595876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2463                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2463                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2463                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2463                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2463                       # number of overall misses
system.cpu3.icache.overall_misses::total         2463                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     46040871                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     46040871                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     46040871                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     46040871                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     46040871                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     46040871                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      5598339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5598339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      5598339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5598339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      5598339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5598339                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000440                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000440                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000440                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000440                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000440                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000440                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 18693.004872                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18693.004872                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 18693.004872                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18693.004872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 18693.004872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18693.004872                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           58                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           58                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           58                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2405                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2405                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2405                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2405                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2405                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2405                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     37455605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     37455605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     37455605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     37455605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     37455605                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     37455605                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15574.056133                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15574.056133                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15574.056133                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15574.056133                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15574.056133                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15574.056133                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                8814709                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5970495                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           749818                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             5120908                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4797438                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.683347                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1035014                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            251082                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        39984868                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           5969815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      42289296                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    8814709                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           5832452                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     33194997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1633054                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          391                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  5399807                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               151667                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          39981731                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.148957                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.351621                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                21999170     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 2015355      5.04%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 3979673      9.95%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                11987533     29.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            39981731                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.220451                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.057633                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 4913292                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             22383586                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 10544391                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1326422                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                814040                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              923714                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 2598                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              31807470                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 4010                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                814040                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 6126020                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1956175                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      19246988                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 10568846                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1269662                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              29566385                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                623240                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                    13                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           35332831                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            133654821                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        31307736                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             22512152                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                12820670                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            540991                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        537530                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3303175                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             5587089                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            2619171                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1138805                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          859803                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  26650315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             809248                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 22948602                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           353246                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        8185522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     22188683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        239722                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     39981731                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.573977                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.877943                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           26062202     65.19%     65.19% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            6381705     15.96%     81.15% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            6046575     15.12%     96.27% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            1491249      3.73%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       39981731                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                1906263     27.77%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     27.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               3647757     53.14%     80.91% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              1310011     19.09%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             15622436     68.08%     68.08% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               18983      0.08%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.16% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             4998258     21.78%     89.94% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            2308925     10.06%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              22948602                       # Type of FU issued
system.cpu4.iq.rate                          0.573932                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    6864032                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.299105                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          93096213                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         35645252                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     21936959                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              29812634                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          754455                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1493312                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       480076                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        46133                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                814040                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1551740                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               349586                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           27478991                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           337080                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              5587089                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             2619171                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            527929                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 47556                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           167                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        503893                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       261232                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              765125                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             22338801                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              4858059                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           609801                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                        19428                       # number of nop insts executed
system.cpu4.iew.exec_refs                     7140188                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 4567089                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         1643897                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        2033719                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       780335                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       863562                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      1517393                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       516326                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   2282129                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.558681                       # Inst execution rate
system.cpu4.iew.wb_sent                      22053707                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     21936959                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 12072060                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 19298285                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.548632                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.625551                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        8186860                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         569525                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           747331                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     38560423                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.500340                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.137366                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     28802272     74.69%     74.69% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      5466185     14.18%     88.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      1902195      4.93%     93.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       838923      2.18%     95.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       947688      2.46%     98.44% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       254501      0.66%     99.10% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       134142      0.35%     99.44% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        78266      0.20%     99.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       136251      0.35%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     38560423                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            17721629                       # Number of instructions committed
system.cpu4.commit.committedOps              19293323                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       6232871                       # Number of memory references committed
system.cpu4.commit.loads                      4093776                       # Number of loads committed
system.cpu4.commit.membars                     209475                       # Number of memory barriers committed
system.cpu4.commit.branches                   4053593                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 15993238                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              298809                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        13041471     67.60%     67.60% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          18981      0.10%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.69% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        4093776     21.22%     88.91% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       2139095     11.09%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         19293323                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               136251                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    65039257                       # The number of ROB reads
system.cpu4.rob.rob_writes                   56384910                       # The number of ROB writes
system.cpu4.timesIdled                            371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           3137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       43024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   17702338                       # Number of Instructions Simulated
system.cpu4.committedOps                     19274032                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.258734                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.258734                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.442726                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.442726                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                22266613                       # number of integer regfile reads
system.cpu4.int_regfile_writes               12553311                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 81553355                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                12813602                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                9979800                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1080797                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            71664                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          480.619201                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5307510                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            72154                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            73.558084                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   480.619201                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.938709                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.938709                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         12475085                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        12475085                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      3211579                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3211579                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1638345                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1638345                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       186299                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       186299                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        20606                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        20606                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      4849924                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4849924                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      4849924                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4849924                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       420539                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       420539                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       204651                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       204651                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       224871                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       224871                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       107440                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       107440                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       625190                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        625190                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       625190                       # number of overall misses
system.cpu4.dcache.overall_misses::total       625190                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  12912522009                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12912522009                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   6726608703                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6726608703                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   6248590801                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   6248590801                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   2544663327                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2544663327                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     85902022                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     85902022                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  19639130712                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  19639130712                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  19639130712                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  19639130712                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      3632118                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3632118                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1842996                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1842996                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       411170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       411170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       128046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       128046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      5475114                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5475114                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      5475114                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5475114                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.115783                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.115783                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.111043                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.111043                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.546905                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.546905                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.839073                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.839073                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.114188                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.114188                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.114188                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.114188                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 30704.695662                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 30704.695662                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 32868.682308                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 32868.682308                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 27787.446140                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 27787.446140                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 23684.506022                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23684.506022                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 31413.059569                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 31413.059569                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 31413.059569                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 31413.059569                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9724                       # number of writebacks
system.cpu4.dcache.writebacks::total             9724                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       169025                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       169025                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data       100074                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       100074                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        78417                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        78417                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       269099                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       269099                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       269099                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       269099                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       251514                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       251514                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       104577                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       104577                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       146454                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       146454                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       107440                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       107440                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       356091                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       356091                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       356091                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       356091                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   6103833548                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6103833548                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   3613694992                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3613694992                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   3802591976                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3802591976                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   2255713673                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   2255713673                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     69319978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     69319978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   9717528540                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9717528540                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   9717528540                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9717528540                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.069247                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.069247                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.056743                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.056743                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.356188                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.356188                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.839073                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.839073                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.065038                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.065038                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.065038                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.065038                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 24268.364974                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 24268.364974                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 34555.351483                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 34555.351483                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 25964.411870                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25964.411870                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 20995.101201                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 20995.101201                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 27289.452808                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 27289.452808                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 27289.452808                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 27289.452808                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1711                       # number of replacements
system.cpu4.icache.tags.tagsinuse          368.344123                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            5397667                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2084                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2590.051344                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   368.344123                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.719422                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.719422                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         10801698                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        10801698                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      5397667                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        5397667                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      5397667                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         5397667                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      5397667                       # number of overall hits
system.cpu4.icache.overall_hits::total        5397667                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2140                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2140                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2140                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2140                       # number of overall misses
system.cpu4.icache.overall_misses::total         2140                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     39840851                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     39840851                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     39840851                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     39840851                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     39840851                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     39840851                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      5399807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      5399807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      5399807                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      5399807                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      5399807                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      5399807                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000396                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000396                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000396                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000396                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000396                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000396                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18617.220093                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18617.220093                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18617.220093                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18617.220093                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18617.220093                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18617.220093                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           56                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           56                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           56                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         2084                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2084                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         2084                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2084                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         2084                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2084                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     32330608                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32330608                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     32330608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32330608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     32330608                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32330608                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000386                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000386                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000386                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15513.727447                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15513.727447                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15513.727447                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15513.727447                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15513.727447                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15513.727447                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    140374                       # number of replacements
system.l2.tags.tagsinuse                  3627.016406                       # Cycle average of tags in use
system.l2.tags.total_refs                      184573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144084                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1040.553963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.843191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.078531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        32.622580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       438.863107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       114.854678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       463.051293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       102.241089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       487.748436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        92.037996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       446.121542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.007442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.006807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055344                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056610                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    839565                       # Number of tag accesses
system.l2.tags.data_accesses                   839565                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2256                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               35889                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2246                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               32854                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                2226                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               35397                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1929                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               35161                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148036                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41459                       # number of Writeback hits
system.l2.Writeback_hits::total                 41459                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  152                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   172                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   60                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2256                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                35918                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2246                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                32868                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 2226                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                35466                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1929                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                35214                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148208                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu0.data                  60                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2256                       # number of overall hits
system.l2.overall_hits::cpu1.data               35918                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2246                       # number of overall hits
system.l2.overall_hits::cpu2.data               32868                       # number of overall hits
system.l2.overall_hits::cpu3.inst                2226                       # number of overall hits
system.l2.overall_hits::cpu3.data               35466                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1929                       # number of overall hits
system.l2.overall_hits::cpu4.data               35214                       # number of overall hits
system.l2.overall_hits::total                  148208                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               327                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               105                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             33564                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               173                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             33821                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               179                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             37137                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               155                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             34129                       # number of ReadReq misses
system.l2.ReadReq_misses::total                139685                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          54743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          53690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          53201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          55758                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             217392                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        35438                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        34800                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        34780                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        35533                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           140551                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3834                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                327                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1049                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              34274                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                173                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              34545                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                179                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              37860                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                155                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              34852                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143519                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               327                       # number of overall misses
system.l2.overall_misses::cpu0.data              1049                       # number of overall misses
system.l2.overall_misses::cpu1.inst               105                       # number of overall misses
system.l2.overall_misses::cpu1.data             34274                       # number of overall misses
system.l2.overall_misses::cpu2.inst               173                       # number of overall misses
system.l2.overall_misses::cpu2.data             34545                       # number of overall misses
system.l2.overall_misses::cpu3.inst               179                       # number of overall misses
system.l2.overall_misses::cpu3.data             37860                       # number of overall misses
system.l2.overall_misses::cpu4.inst               155                       # number of overall misses
system.l2.overall_misses::cpu4.data             34852                       # number of overall misses
system.l2.overall_misses::total                143519                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17490500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      5265500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1778852000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8890500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1792456500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      9217000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1968248000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7854000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1808852500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7402275500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       106000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       106000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38395000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     204006500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     55770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1816775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1831065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      9217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   2006643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1847311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7606282000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17490500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     55770500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5265500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1816775000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8890500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1831065000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      9217000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   2006643000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7854000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1847311000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7606282000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           69453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            2419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           66675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           72534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            2084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           69290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              287721                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41459                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41459                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        54771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        53743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        53239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        55791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           217544                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        35438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        34819                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        34780                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        35533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         140570                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4006                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1109                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            70192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             2419                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            67413                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2405                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            73326                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             2084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            70066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               291727                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1109                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           70192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            2419                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           67413                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2405                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           73326                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            2084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           70066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              291727                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.928977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.641892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.044473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.483262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.071517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.507252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.074428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.511994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.074376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.492553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.485488                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999489                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999301                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999454                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999865                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.960758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.981030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.912879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.931701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957064                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.928977                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.945897                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.044473                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.488289                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.071517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.512438                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.074428                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.516324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.074376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.497417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.491963                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.928977                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.945897                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.044473                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.488289                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.071517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.512438                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.074428                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.516324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.074376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.497417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.491963                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53487.767584                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50147.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52998.808247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51390.173410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52998.329440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 51491.620112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52999.649945                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50670.967742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53000.454159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52992.629846                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     0.968160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     0.950536                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.487598                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     2.991139                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.754175                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.368973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53412.676056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53326.657459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53105.117566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53192.946058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53209.833073                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53487.767584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53165.395615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50147.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53007.381689                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51390.173410                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53005.210595                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 51491.620112                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53001.664025                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50670.967742                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53004.447377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52998.432263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53487.767584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53165.395615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50147.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53007.381689                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51390.173410                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53005.210595                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 51491.620112                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53001.664025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50670.967742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53004.447377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52998.432263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2772                       # number of writebacks
system.l2.writebacks::total                      2772                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             72                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                285                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 285                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                285                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        33563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        33820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        37134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        34125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           139400                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        54743                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        53690                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        53201                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        55758                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        217392                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        35438                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        34800                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        34780                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        35533                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       140551                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3834                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         34273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         34544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         37857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         34848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        34273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        34544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        37857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        34848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           143234                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1346000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   1360004500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4794500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   1370453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      4221500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   1504654000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3790000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   1382780500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5649081500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   2227312580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2184381724                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   2164770196                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   2270618667                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   8847083167                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1437215123                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1411292495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   1410433022                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   1440860180                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   5699800820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     29071500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29375500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    156180500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   1389076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4794500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   1400038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      4221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   1534029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   1412224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5805262000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   1389076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4794500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   1400038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      4221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   1534029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3790000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   1412224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5805262000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.581081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.013977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.483248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.048367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.507237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.042827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.511953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.044626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.492495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.484497                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999489                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999409                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999301                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999454                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999865                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.960758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.981030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.912879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.931701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957064                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.937782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.013977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.488275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.048367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.512423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.042827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.516283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.044626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.497360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.490986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.937782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.013977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.488275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.048367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.512423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.042827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.516283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.044626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.497360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.490986                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42360.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40520.945684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40521.984033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40519.577745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40752.688172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40521.040293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40524.257532                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40686.710264                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40685.075880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40690.404241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40722.742333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40696.452340                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40555.762825                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40554.382040                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40552.990857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40549.916416                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40553.256967                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40571.278826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40945.774648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40863.259669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40630.013831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40724.066390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40735.654669                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40719.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40529.746448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40529.136753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40521.686874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40752.688172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40525.252525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40529.916081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40719.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40529.746448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40529.136753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40521.686874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40752.688172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40525.252525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40529.916081                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              139400                       # Transaction distribution
system.membus.trans_dist::ReadResp             139400                       # Transaction distribution
system.membus.trans_dist::Writeback              2772                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           299223                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         408389                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          357943                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7007                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1357985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1357985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      9344384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9344384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           352859                       # Total snoops (count)
system.membus.snoop_fanout::samples            863704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  863704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              863704                       # Request fanout histogram
system.membus.reqLayer0.occupancy           759239761                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1302861798                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1661896                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1661443                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          450                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            41459                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          299375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        408408                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         707783                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        37198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        37198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           172091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          172091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       815038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       807661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       828189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       797402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3270268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       104128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       151104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5163328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       154816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4923456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      5410688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       133376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      5106560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21323904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1929124                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2620427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                2620427    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2620427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1374514923                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1667991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3577872                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         844763072                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3656416                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         844283928                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3645395                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        863950669                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3157892                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        814371833                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
