# bsg_ip_cores files
+incdir+$BASEJUMP_STL_DIR/bsg_tag
$BASEJUMP_STL_DIR/bsg_dmc/bsg_dmc_pkg.v
$BASEJUMP_STL_DIR/bsg_tag/bsg_tag_pkg.v
$BASEJUMP_STL_DIR/bsg_test/bsg_dramsim3_pkg.v
$BASEJUMP_STL_DIR/bsg_async/bsg_sync_sync.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_axi.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_axi_rx.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_axi_tx.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_dram_ctrl.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_dram_ctrl_rx.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_dram_ctrl_tx.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_test_dram.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_test_dram_rx.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_test_dram_rx_reorder.v
$BASEJUMP_STL_DIR/bsg_cache/bsg_cache_to_test_dram_tx.v
$BASEJUMP_STL_DIR/bsg_dataflow/bsg_fifo_reorder.v
$BASEJUMP_STL_DIR/bsg_dataflow/bsg_flatten_2D_array.v
$BASEJUMP_STL_DIR/bsg_dataflow/bsg_make_2D_array.v
$BASEJUMP_STL_DIR/bsg_fsb/bsg_fsb_node_trace_replay.v
$BASEJUMP_STL_DIR/bsg_mem/bsg_cam_1r1w_unmanaged.v
$BASEJUMP_STL_DIR/bsg_mem/bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma.v
$BASEJUMP_STL_DIR/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma.v
$BASEJUMP_STL_DIR/bsg_misc/bsg_counter_clock_downsample.v
$BASEJUMP_STL_DIR/bsg_misc/bsg_mux2_gatestack.v
$BASEJUMP_STL_DIR/bsg_tag/bsg_tag_trace_replay.v
$BASEJUMP_STL_DIR/bsg_tag/bsg_tag_master.v
$BASEJUMP_STL_DIR/bsg_tag/bsg_tag_client.v
$BASEJUMP_STL_DIR/bsg_tag/bsg_tag_client_unsync.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_axi_mem.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_dramsim3.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_dramsim3_map.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_dramsim3_unmap.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_test_rom.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_dpi_clock_gen.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_dpi_clock_gen.cpp
# me files
$BP_ME_DIR/test/common/bp_me_nonsynth_pkg.sv
$BP_ME_DIR/test/common/bp_me_nonsynth_cce_tracer.sv
$BP_ME_DIR/test/common/bp_me_nonsynth_cce_inst_tracer.sv
$BP_ME_DIR/test/common/bp_me_nonsynth_cce_perf.sv
$BP_ME_DIR/test/common/bp_me_nonsynth_lce_tracer.sv
$BP_BE_DIR/test/common/bp_be_nonsynth_dcache_tracer.sv
$BP_FE_DIR/test/common/bp_fe_nonsynth_icache_tracer.sv
# top files
$BP_TOP_DIR/test/common/bp_nonsynth_watchdog.sv
$BP_TOP_DIR/test/common/bp_nonsynth_vm_tracer.sv
$BP_TOP_DIR/test/common/bp_nonsynth_cosim.sv
$BP_TOP_DIR/test/common/bp_nonsynth_host.sv
$BP_TOP_DIR/test/common/bp_nonsynth_if_verif.sv
$BP_TOP_DIR/test/common/bp_nonsynth_cache_tracer.sv
$BP_TOP_DIR/test/common/bp_nonsynth_nbf_loader.sv
$BP_TOP_DIR/test/common/bp_monitor.cpp
$BP_TOP_DIR/test/common/dromajo_cosim.cpp
$BP_TOP_DIR/test/common/bp_nonsynth_core_profiler.sv
$BP_TOP_DIR/test/common/bp_nonsynth_pc_profiler.sv
$BP_TOP_DIR/test/common/bp_nonsynth_branch_profiler.sv
$BP_TOP_DIR/test/common/bp_nonsynth_perf.sv
# bsg_ip_cores files
+incdir+$BASEJUMP_STL_DIR/bsg_clk_gen
+incdir+$BASEJUMP_STL_DIR/testing/bsg_dmc/lpddr_verilog_model
$BASEJUMP_STL_DIR/bsg_dmc/bsg_dmc.v
$BASEJUMP_STL_DIR/bsg_dmc/bsg_dmc_controller.v
$BASEJUMP_STL_DIR/bsg_dmc/bsg_dmc_phy.v
$BASEJUMP_STL_DIR/bsg_mem/bsg_mem_dma.cpp
# me files
$BP_ME_DIR/test/common/bp_nonsynth_dram.sv
# debug files
$DEBUG_DIR/tb/SimJTAG.sv
$DEBUG_DIR/tb/remote_bitbang/sim_jtag.c
$DEBUG_DIR/tb/remote_bitbang/remote_bitbang.c
$DEBUG_DIR/src/dm_pkg.sv
$DEBUG_DIR/src/dm_csrs.sv
$DEBUG_DIR/src/dm_mem.sv
$DEBUG_DIR/src/dm_sba.sv
$DEBUG_DIR/src/dm_top.sv
$DEBUG_DIR/src/dmi_cdc.sv
$DEBUG_DIR/src/dmi_jtag.sv
$DEBUG_DIR/src/dmi_jtag_tap.sv
$DEBUG_DIR/debug_rom/debug_rom.sv
$COMMON_CELLS_DIR/src/cdc_2phase.sv
$TECH_CELLS_DIR/src/pulp_clock_mux2.sv
$TECH_CELLS_DIR/src/cluster_clock_inverter.sv
