{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432771219356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432771219358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 01:00:19 2015 " "Processing started: Thu May 28 01:00:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432771219358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432771219358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainFSM -c MainFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainFSM -c MainFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432771219359 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432771220033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MainFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-Behav " "Found design unit 1: MainFSM-Behav" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432771252495 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432771252495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432771252495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainFSM_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MainFSM_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM_Demo-Shell " "Found design unit 1: MainFSM_Demo-Shell" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432771252497 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM_Demo " "Found entity 1: MainFSM_Demo" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432771252497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432771252497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainFSM_Demo " "Elaborating entity \"MainFSM_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432771252572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainFSM MainFSM:uut A:behav " "Elaborating entity \"MainFSM\" using architecture \"A:behav\" for hierarchy \"MainFSM:uut\"" {  } { { "MainFSM_Demo.vhd" "uut" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432771252601 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS MainFSM.vhd(36) " "VHDL Process Statement warning at MainFSM.vhd(36): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432771252603 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.H MainFSM.vhd(36) " "Inferred latch for \"NS.H\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.G MainFSM.vhd(36) " "Inferred latch for \"NS.G\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F MainFSM.vhd(36) " "Inferred latch for \"NS.F\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.E MainFSM.vhd(36) " "Inferred latch for \"NS.E\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D MainFSM.vhd(36) " "Inferred latch for \"NS.D\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C MainFSM.vhd(36) " "Inferred latch for \"NS.C\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.B MainFSM.vhd(36) " "Inferred latch for \"NS.B\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.A MainFSM.vhd(36) " "Inferred latch for \"NS.A\" at MainFSM.vhd(36)" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432771252606 "|MainFSM_Demo|MainFSM:uut"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432771253210 "|MainFSM_Demo|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432771253210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432771253214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432771253477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM/MainFSM_Demo.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432771253611 "|MainFSM_Demo|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432771253611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432771253613 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432771253613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432771253613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432771253623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 01:00:53 2015 " "Processing ended: Thu May 28 01:00:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432771253623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432771253623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432771253623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432771253623 ""}
