#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun May 27 18:05:07 2018
# Process ID: 19980
# Current directory: /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper.vdi
# Journal file: /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/system_axi_ip_demo_0_0.dcp' for cell 'system_i/axi_ip_demo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1435.512 ; gain = 344.734 ; free physical = 2370 ; free virtual = 13022
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1483.520 ; gain = 48.008 ; free physical = 2361 ; free virtual = 13014
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14be30fe3

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1986 ; free virtual = 12639
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 128 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b614afac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633
INFO: [Opt 31-389] Phase Constant propagation created 244 cells and removed 512 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17f3fc704

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 447 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17f3fc704

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17f3fc704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633
Ending Logic Optimization Task | Checksum: 17f3fc704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.012 ; gain = 0.000 ; free physical = 1981 ; free virtual = 12633

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: bb635288

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1961 ; free virtual = 12614
Ending Power Optimization Task | Checksum: bb635288

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.113 ; gain = 218.102 ; free physical = 1969 ; free virtual = 12621
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2120.113 ; gain = 684.602 ; free physical = 1969 ; free virtual = 12621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1965 ; free virtual = 12620
INFO: [Common 17-1381] The checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1958 ; free virtual = 12613
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9eca21c7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1958 ; free virtual = 12613
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1962 ; free virtual = 12617

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e6ee03e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1951 ; free virtual = 12606

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13bc66f9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1936 ; free virtual = 12591

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13bc66f9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1936 ; free virtual = 12591
Phase 1 Placer Initialization | Checksum: 13bc66f9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1936 ; free virtual = 12591

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17d918fdb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1920 ; free virtual = 12575

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17d918fdb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1920 ; free virtual = 12575

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 88045a47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1918 ; free virtual = 12573

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12e33176e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1918 ; free virtual = 12573

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f9c695f6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1918 ; free virtual = 12573

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 128c399ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15cd3d917

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1914 ; free virtual = 12569

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15fd6f1d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1915 ; free virtual = 12570

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15fd6f1d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1915 ; free virtual = 12570
Phase 3 Detail Placement | Checksum: 15fd6f1d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1915 ; free virtual = 12570

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ad00ddb3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ad00ddb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.209. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b43a0cea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572
Phase 4.1 Post Commit Optimization | Checksum: 1b43a0cea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b43a0cea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b43a0cea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b28c868f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b28c868f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12572
Ending Placer Task | Checksum: cb97e153

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1929 ; free virtual = 12584
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1929 ; free virtual = 12584
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1914 ; free virtual = 12581
INFO: [Common 17-1381] The checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1914 ; free virtual = 12573
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1923 ; free virtual = 12581
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1923 ; free virtual = 12582
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 79111937 ConstDB: 0 ShapeSum: 5286c81c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cf9560bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1785 ; free virtual = 12444

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cf9560bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1785 ; free virtual = 12444

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cf9560bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1770 ; free virtual = 12429

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cf9560bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2120.113 ; gain = 0.000 ; free physical = 1770 ; free virtual = 12429
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23d70dde2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2143.832 ; gain = 23.719 ; free physical = 1758 ; free virtual = 12416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.427  | TNS=0.000  | WHS=-0.170 | THS=-109.972|

Phase 2 Router Initialization | Checksum: 23b09a24a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2143.832 ; gain = 23.719 ; free physical = 1755 ; free virtual = 12414

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c89dca09

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 566
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c04c83a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ceac63c2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414
Phase 4 Rip-up And Reroute | Checksum: 1ceac63c2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ceac63c2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ceac63c2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414
Phase 5 Delay and Skew Optimization | Checksum: 1ceac63c2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 258f65197

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.082  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7ba9385

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415
Phase 6 Post Hold Fix | Checksum: 1b7ba9385

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17355 %
  Global Horizontal Routing Utilization  = 1.48462 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24a922e80

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1756 ; free virtual = 12415

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24a922e80

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ccd68fd9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.082  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ccd68fd9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1755 ; free virtual = 12414
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2152.824 ; gain = 32.711 ; free physical = 1777 ; free virtual = 12436

Routing Is Done.
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2186.789 ; gain = 66.676 ; free physical = 1777 ; free virtual = 12436
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2194.633 ; gain = 0.000 ; free physical = 1759 ; free virtual = 12434
INFO: [Common 17-1381] The checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/E[0] is a gated clock net sourced by a combinational pin system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/datain6_reg[31]_i_2/O, cell system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/datain6_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 27 18:07:17 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2597.973 ; gain = 336.273 ; free physical = 1665 ; free virtual = 12340
INFO: [Common 17-206] Exiting Vivado at Sun May 27 18:07:17 2018...
