<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RDFRegisters.h source code [llvm/llvm/lib/Target/Hexagon/RDFRegisters.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::rdf::IndexedSet,llvm::rdf::PhysicalRegisterInfo,llvm::rdf::PrintLaneMaskOpt,llvm::rdf::RegisterAggr,llvm::rdf::RegisterRef "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/RDFRegisters.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='RDFRegisters.h.html'>RDFRegisters.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RDFRegisters.h -------------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H">LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H">LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">rdf</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td>  <b>using</b> <dfn class="typedef" id="llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</dfn> = <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// Template class for a map translating uint32_t into arbitrary types.</i></td></tr>
<tr><th id="32">32</th><td><i>  // The map will act like an indexed set: upon insertion of a new object,</i></td></tr>
<tr><th id="33">33</th><td><i>  // it will automatically assign a new index to it. Index of 0 is treated</i></td></tr>
<tr><th id="34">34</th><td><i>  // as invalid and is never allocated.</i></td></tr>
<tr><th id="35">35</th><td>  <b>template</b> &lt;<b>typename</b> T, <em>unsigned</em> N = <var>32</var>&gt;</td></tr>
<tr><th id="36">36</th><td>  <b>struct</b> <dfn class="type def" id="llvm::rdf::IndexedSet" title='llvm::rdf::IndexedSet' data-ref="llvm::rdf::IndexedSet">IndexedSet</dfn> {</td></tr>
<tr><th id="37">37</th><td>    <dfn class="decl def" id="_ZN4llvm3rdf10IndexedSetC1Ev" title='llvm::rdf::IndexedSet::IndexedSet&lt;T, N&gt;' data-ref="_ZN4llvm3rdf10IndexedSetC1Ev">IndexedSet</dfn>() { <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.reserve(<a class="tu member" href="#llvm::rdf::IndexedSet::N" title='llvm::rdf::IndexedSet::N' data-ref="llvm::rdf::IndexedSet::N">N</a>); }</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>    T <dfn class="decl def" id="_ZNK4llvm3rdf10IndexedSet3getEj" title='llvm::rdf::IndexedSet::get' data-ref="_ZNK4llvm3rdf10IndexedSet3getEj">get</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1Idx" title='Idx' data-type='uint32_t' data-ref="1Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="40">40</th><td>      <i>// Index Idx corresponds to Map[Idx-1].</i></td></tr>
<tr><th id="41">41</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx != 0 &amp;&amp; !Map.empty() &amp;&amp; Idx-1 &lt; Map.size()) ? void (0) : __assert_fail (&quot;Idx != 0 &amp;&amp; !Map.empty() &amp;&amp; Idx-1 &lt; Map.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.h&quot;, 41, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1Idx" title='Idx' data-ref="1Idx">Idx</a> != <var>0</var> &amp;&amp; !<a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.empty() &amp;&amp; <a class="local col1 ref" href="#1Idx" title='Idx' data-ref="1Idx">Idx</a>-<var>1</var> &lt; <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.size());</td></tr>
<tr><th id="42">42</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>[<a class="local col1 ref" href="#1Idx" title='Idx' data-ref="1Idx">Idx</a>-<var>1</var>];</td></tr>
<tr><th id="43">43</th><td>    }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl def" id="_ZN4llvm3rdf10IndexedSet6insertET_" title='llvm::rdf::IndexedSet::insert' data-ref="_ZN4llvm3rdf10IndexedSet6insertET_">insert</dfn>(T <dfn class="local col2 decl" id="2Val" title='Val' data-type='T' data-ref="2Val">Val</dfn>) {</td></tr>
<tr><th id="46">46</th><td>      <i>// Linear search.</i></td></tr>
<tr><th id="47">47</th><td>      <em>auto</em> <dfn class="local col3 decl" id="3F" title='F' data-type='auto' data-ref="3F">F</dfn> = <span class="namespace">llvm::</span>find(<a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>, <a class="local col2 ref" href="#2Val" title='Val' data-ref="2Val">Val</a>);</td></tr>
<tr><th id="48">48</th><td>      <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a> != <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.end())</td></tr>
<tr><th id="49">49</th><td>        <b>return</b> <a class="local col3 ref" href="#3F" title='F' data-ref="3F">F</a> - <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.begin() + <var>1</var>;</td></tr>
<tr><th id="50">50</th><td>      <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.push_back(<a class="local col2 ref" href="#2Val" title='Val' data-ref="2Val">Val</a>);</td></tr>
<tr><th id="51">51</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.size();  <i>// Return actual_index + 1.</i></td></tr>
<tr><th id="52">52</th><td>    }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl def" id="_ZNK4llvm3rdf10IndexedSet4findET_" title='llvm::rdf::IndexedSet::find' data-ref="_ZNK4llvm3rdf10IndexedSet4findET_">find</dfn>(T <dfn class="local col4 decl" id="4Val" title='Val' data-type='T' data-ref="4Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>      <em>auto</em> <dfn class="local col5 decl" id="5F" title='F' data-type='auto' data-ref="5F">F</dfn> = <span class="namespace">llvm::</span>find(<a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>, <a class="local col4 ref" href="#4Val" title='Val' data-ref="4Val">Val</a>);</td></tr>
<tr><th id="56">56</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != Map.end()) ? void (0) : __assert_fail (&quot;F != Map.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.h&quot;, 56, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5F" title='F' data-ref="5F">F</a> != <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.end());</td></tr>
<tr><th id="57">57</th><td>      <b>return</b> <a class="local col5 ref" href="#5F" title='F' data-ref="5F">F</a> - <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.begin() + <var>1</var>;</td></tr>
<tr><th id="58">58</th><td>    }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl def" id="_ZNK4llvm3rdf10IndexedSet4sizeEv" title='llvm::rdf::IndexedSet::size' data-ref="_ZNK4llvm3rdf10IndexedSet4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.size(); }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <b>using</b> <dfn class="typedef" id="llvm::rdf::IndexedSet::const_iterator" title='llvm::rdf::IndexedSet::const_iterator' data-type='typename std::vector&lt;T&gt;::const_iterator' data-ref="llvm::rdf::IndexedSet::const_iterator">const_iterator</dfn> = <b>typename</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;T&gt;::const_iterator;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>    <a class="typedef" href="#llvm::rdf::IndexedSet::const_iterator" title='llvm::rdf::IndexedSet::const_iterator' data-type='typename std::vector&lt;T&gt;::const_iterator' data-ref="llvm::rdf::IndexedSet::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm3rdf10IndexedSet5beginEv" title='llvm::rdf::IndexedSet::begin' data-ref="_ZNK4llvm3rdf10IndexedSet5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.begin(); }</td></tr>
<tr><th id="65">65</th><td>    <a class="typedef" href="#llvm::rdf::IndexedSet::const_iterator" title='llvm::rdf::IndexedSet::const_iterator' data-type='typename std::vector&lt;T&gt;::const_iterator' data-ref="llvm::rdf::IndexedSet::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm3rdf10IndexedSet3endEv" title='llvm::rdf::IndexedSet::end' data-ref="_ZNK4llvm3rdf10IndexedSet3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</a>.end(); }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>private</b>:</td></tr>
<tr><th id="68">68</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;T&gt; <dfn class="decl" id="llvm::rdf::IndexedSet::Map" title='llvm::rdf::IndexedSet::Map' data-ref="llvm::rdf::IndexedSet::Map">Map</dfn>;</td></tr>
<tr><th id="69">69</th><td>  };</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>struct</b> <dfn class="type def" id="llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</dfn> {</td></tr>
<tr><th id="72">72</th><td>    <a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="decl" id="llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="73">73</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</dfn> = <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <dfn class="decl def" id="_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev">RegisterRef</dfn>() = <b>default</b>;</td></tr>
<tr><th id="76">76</th><td>    <b>explicit</b> <dfn class="decl def" id="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">RegisterRef</dfn>(<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col6 decl" id="6R" title='R' data-type='RegisterId' data-ref="6R">R</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="7M" title='M' data-type='llvm::LaneBitmask' data-ref="7M">M</dfn> = <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>())</td></tr>
<tr><th id="77">77</th><td>      : <a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>(<a class="local col6 ref" href="#6R" title='R' data-ref="6R">R</a>), <a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a><a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_">(</a><a class="local col6 ref" href="#6R" title='R' data-ref="6R">R</a> != <var>0</var> ? <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#7M" title='M' data-ref="7M">M</a> : <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>()) {}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <dfn class="decl def" id="_ZNK4llvm3rdf11RegisterRefcvbEv" title='llvm::rdf::RegisterRef::operator bool' data-ref="_ZNK4llvm3rdf11RegisterRefcvbEv"><b>operator</b> <em>bool</em></dfn>() <em>const</em> {</td></tr>
<tr><th id="80">80</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> != <var>0</var> &amp;&amp; <a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>();</td></tr>
<tr><th id="81">81</th><td>    }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf11RegisterRefeqERKS1_" title='llvm::rdf::RegisterRef::operator==' data-ref="_ZNK4llvm3rdf11RegisterRefeqERKS1_"><b>operator</b>==</dfn> (<em>const</em> <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="8RR" title='RR' data-type='const llvm::rdf::RegisterRef &amp;' data-ref="8RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> == <a class="local col8 ref" href="#8RR" title='RR' data-ref="8RR">RR</a>.<a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> &amp;&amp; <a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#8RR" title='RR' data-ref="8RR">RR</a>.<a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>;</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf11RegisterRefneERKS1_" title='llvm::rdf::RegisterRef::operator!=' data-ref="_ZNK4llvm3rdf11RegisterRefneERKS1_"><b>operator</b>!=</dfn> (<em>const</em> <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="9RR" title='RR' data-type='const llvm::rdf::RegisterRef &amp;' data-ref="9RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> !<a class="member" href="#_ZNK4llvm3rdf11RegisterRefeqERKS1_" title='llvm::rdf::RegisterRef::operator==' data-ref="_ZNK4llvm3rdf11RegisterRefeqERKS1_"><b>operator</b>==</a>(<a class="local col9 ref" href="#9RR" title='RR' data-ref="9RR">RR</a>);</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf11RegisterRefltERKS1_" title='llvm::rdf::RegisterRef::operator&lt;' data-ref="_ZNK4llvm3rdf11RegisterRefltERKS1_"><b>operator</b>&lt;</dfn> (<em>const</em> <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> &amp;<dfn class="local col0 decl" id="10RR" title='RR' data-type='const llvm::rdf::RegisterRef &amp;' data-ref="10RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="92">92</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> &lt; <a class="local col0 ref" href="#10RR" title='RR' data-ref="10RR">RR</a>.<a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> || (<a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> == <a class="local col0 ref" href="#10RR" title='RR' data-ref="10RR">RR</a>.<a class="member" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> &amp;&amp; <a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskltES0_" title='llvm::LaneBitmask::operator&lt;' data-ref="_ZNK4llvm11LaneBitmaskltES0_">&lt;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#10RR" title='RR' data-ref="10RR">RR</a>.<a class="member" href="#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>);</td></tr>
<tr><th id="93">93</th><td>    }</td></tr>
<tr><th id="94">94</th><td>  };</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <b>struct</b> <dfn class="type def" id="llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</dfn> {</td></tr>
<tr><th id="98">98</th><td>    <dfn class="decl" id="_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">PhysicalRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11tri" title='tri' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="11tri">tri</dfn>,</td></tr>
<tr><th id="99">99</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12mf" title='mf' data-type='const llvm::MachineFunction &amp;' data-ref="12mf">mf</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</dfn>(<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col3 decl" id="13R" title='R' data-type='RegisterId' data-ref="13R">R</dfn>) {</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo11isStackSlotEj" title='llvm::TargetRegisterInfo::isStackSlot' data-ref="_ZN4llvm18TargetRegisterInfo11isStackSlotEj">isStackSlot</a>(<a class="local col3 ref" href="#13R" title='R' data-ref="13R">R</a>);</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskId' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj">getRegMaskId</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="14RM" title='RM' data-type='const uint32_t *' data-ref="14RM">RM</dfn>) <em>const</em> {</td></tr>
<tr><th id="106">106</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo15index2StackSlotEi" title='llvm::TargetRegisterInfo::index2StackSlot' data-ref="_ZN4llvm18TargetRegisterInfo15index2StackSlotEi">index2StackSlot</a>(<a class="member" href="#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="#_ZNK4llvm3rdf10IndexedSet4findET_" title='llvm::rdf::IndexedSet::find' data-ref="_ZNK4llvm3rdf10IndexedSet4findET_">find</a>(<a class="local col4 ref" href="#14RM" title='RM' data-ref="14RM">RM</a>));</td></tr>
<tr><th id="107">107</th><td>    }</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskBits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj">getRegMaskBits</dfn>(<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col5 decl" id="15R" title='R' data-type='RegisterId' data-ref="15R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="#_ZNK4llvm3rdf10IndexedSet3getEj" title='llvm::rdf::IndexedSet::get' data-ref="_ZNK4llvm3rdf10IndexedSet3getEj">get</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj" title='llvm::TargetRegisterInfo::stackSlot2Index' data-ref="_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj">stackSlot2Index</a>(<a class="local col5 ref" href="#15R" title='R' data-ref="15R">R</a>));</td></tr>
<tr><th id="111">111</th><td>    }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE" title='llvm::rdf::PhysicalRegisterInfo::normalize' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE">normalize</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="16RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="16RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo5aliasENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::alias' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo5aliasENS0_11RegisterRefES2_">alias</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="17RA" title='RA' data-type='llvm::rdf::RegisterRef' data-ref="17RA">RA</dfn>, <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="18RB" title='RB' data-type='llvm::rdf::RegisterRef' data-ref="18RB">RB</dfn>) <em>const</em> {</td></tr>
<tr><th id="116">116</th><td>      <b>if</b> (!<a class="member" href="#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col7 ref" href="#17RA" title='RA' data-ref="17RA">RA</a>.<a class="ref" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="117">117</th><td>        <b>return</b> !<a class="member" href="#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>.<a class="ref" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) ? <a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRR' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_">aliasRR</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#17RA" title='RA' data-ref="17RA">RA</a>, <a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>) : <a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_">aliasRM</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#17RA" title='RA' data-ref="17RA">RA</a>, <a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>);</td></tr>
<tr><th id="118">118</th><td>      <b>return</b> !<a class="member" href="#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>.<a class="ref" href="#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) ? <a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_">aliasRM</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>, <a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#17RA" title='RA' data-ref="17RA">RA</a>) : <a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasMM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_">aliasMM</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col7 ref" href="#17RA" title='RA' data-ref="17RA">RA</a>, <a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#18RB" title='RB' data-ref="18RB">RB</a>);</td></tr>
<tr><th id="119">119</th><td>    }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>&gt; <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj" title='llvm::rdf::PhysicalRegisterInfo::getAliasSet' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj">getAliasSet</dfn>(<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='RegisterId' data-ref="19Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj" title='llvm::rdf::PhysicalRegisterInfo::getRefForUnit' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj">getRefForUnit</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="20U" title='U' data-type='uint32_t' data-ref="20U">U</dfn>) <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>      <b>return</b> <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="member" href="#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a>]</a>.<a class="ref" href="#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a>]</a>.<a class="ref" href="#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</a>);</td></tr>
<tr><th id="125">125</th><td>    }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj" title='llvm::rdf::PhysicalRegisterInfo::getMaskUnits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj">getMaskUnits</dfn>(<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col1 decl" id="21MaskId" title='MaskId' data-type='RegisterId' data-ref="21MaskId">MaskId</dfn>) <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> <a class="member" href="#llvm::rdf::PhysicalRegisterInfo::MaskInfos" title='llvm::rdf::PhysicalRegisterInfo::MaskInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfos">MaskInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj" title='llvm::TargetRegisterInfo::stackSlot2Index' data-ref="_ZN4llvm18TargetRegisterInfo15stackSlot2IndexEj">stackSlot2Index</a>(<a class="local col1 ref" href="#21MaskId" title='MaskId' data-ref="21MaskId">MaskId</a>)]</a>.<a class="ref" href="#llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units" title='llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units">Units</a>;</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj" title='llvm::rdf::PhysicalRegisterInfo::mapTo' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj">mapTo</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="22RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="22RR">RR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23R" title='R' data-type='unsigned int' data-ref="23R">R</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>; }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <b>private</b>:</td></tr>
<tr><th id="135">135</th><td>    <b>struct</b> <dfn class="type def" id="llvm::rdf::PhysicalRegisterInfo::RegInfo" title='llvm::rdf::PhysicalRegisterInfo::RegInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo">RegInfo</dfn> {</td></tr>
<tr><th id="136">136</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="137">137</th><td>    };</td></tr>
<tr><th id="138">138</th><td>    <b>struct</b> <dfn class="type def" id="llvm::rdf::PhysicalRegisterInfo::UnitInfo" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo">UnitInfo</dfn> {</td></tr>
<tr><th id="139">139</th><td>      <a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="140">140</th><td>      <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</dfn>;</td></tr>
<tr><th id="141">141</th><td>    };</td></tr>
<tr><th id="142">142</th><td>    <b>struct</b> <dfn class="type def" id="llvm::rdf::PhysicalRegisterInfo::MaskInfo" title='llvm::rdf::PhysicalRegisterInfo::MaskInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfo">MaskInfo</dfn> {</td></tr>
<tr><th id="143">143</th><td>      <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units" title='llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units">Units</dfn>;</td></tr>
<tr><th id="144">144</th><td>    };</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</dfn>;</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="#llvm::rdf::IndexedSet" title='llvm::rdf::IndexedSet' data-ref="llvm::rdf::IndexedSet">IndexedSet</a>&lt;<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>*&gt; <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</dfn>;</td></tr>
<tr><th id="148">148</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::rdf::PhysicalRegisterInfo::RegInfo" title='llvm::rdf::PhysicalRegisterInfo::RegInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo">RegInfo</a>&gt; <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</dfn>;</td></tr>
<tr><th id="149">149</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::rdf::PhysicalRegisterInfo::UnitInfo" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo">UnitInfo</a>&gt; <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</dfn>;</td></tr>
<tr><th id="150">150</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::rdf::PhysicalRegisterInfo::MaskInfo" title='llvm::rdf::PhysicalRegisterInfo::MaskInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfo">MaskInfo</a>&gt; <dfn class="decl" id="llvm::rdf::PhysicalRegisterInfo::MaskInfos" title='llvm::rdf::PhysicalRegisterInfo::MaskInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfos">MaskInfos</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRR' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_">aliasRR</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="24RA" title='RA' data-type='llvm::rdf::RegisterRef' data-ref="24RA">RA</dfn>, <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="25RB" title='RB' data-type='llvm::rdf::RegisterRef' data-ref="25RB">RB</dfn>) <em>const</em>;</td></tr>
<tr><th id="153">153</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_">aliasRM</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="26RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="26RR">RR</dfn>, <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="27RM" title='RM' data-type='llvm::rdf::RegisterRef' data-ref="27RM">RM</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasMM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_">aliasMM</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="28RM" title='RM' data-type='llvm::rdf::RegisterRef' data-ref="28RM">RM</dfn>, <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="29RN" title='RN' data-type='llvm::rdf::RegisterRef' data-ref="29RN">RN</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td>  };</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>struct</b> <dfn class="type def" id="llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</dfn> {</td></tr>
<tr><th id="158">158</th><td>    <dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">RegisterAggr</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30pri" title='pri' data-type='const llvm::rdf::PhysicalRegisterInfo &amp;' data-ref="30pri">pri</dfn>)</td></tr>
<tr><th id="159">159</th><td>        : <a class="member" href="#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col0 ref" href="#30pri" title='pri' data-ref="30pri">pri</a>.<a class="ref" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>().<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>()), <a class="member" href="#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>(<a class="local col0 ref" href="#30pri" title='pri' data-ref="30pri">pri</a>) {}</td></tr>
<tr><th id="160">160</th><td>    <dfn class="decl" id="_ZN4llvm3rdf12RegisterAggrC1ERKS1_" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKS1_">RegisterAggr</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col1 decl" id="31RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="31RG">RG</dfn>) = <b>default</b>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr5emptyEv" title='llvm::rdf::RegisterAggr::empty' data-ref="_ZNK4llvm3rdf12RegisterAggr5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>(); }</td></tr>
<tr><th id="163">163</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::hasAliasOf' data-ref="_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE">hasAliasOf</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="32RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="32RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::hasCoverOf' data-ref="_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE">hasCoverOf</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="33RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="33RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr9isCoverOfENS0_11RegisterRefES2_RKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::isCoverOf' data-ref="_ZN4llvm3rdf12RegisterAggr9isCoverOfENS0_11RegisterRefES2_RKNS0_20PhysicalRegisterInfoE">isCoverOf</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="34RA" title='RA' data-type='llvm::rdf::RegisterRef' data-ref="34RA">RA</dfn>, <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="35RB" title='RB' data-type='llvm::rdf::RegisterRef' data-ref="35RB">RB</dfn>,</td></tr>
<tr><th id="167">167</th><td>                          <em>const</em> <a class="type" href="#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a> &amp;<dfn class="local col6 decl" id="36PRI" title='PRI' data-type='const llvm::rdf::PhysicalRegisterInfo &amp;' data-ref="36PRI">PRI</dfn>) {</td></tr>
<tr><th id="168">168</th><td>      <b>return</b> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a><a class="ref" href="#_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">(</a><a class="local col6 ref" href="#36PRI" title='PRI' data-ref="36PRI">PRI</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#34RA" title='RA' data-ref="34RA">RA</a>).<a class="member" href="#_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::hasCoverOf' data-ref="_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE">hasCoverOf</a>(<a class="ref fake" href="#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#35RB" title='RB' data-ref="35RB">RB</a>);</td></tr>
<tr><th id="169">169</th><td>    }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="37RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="37RR">RR</dfn>);</td></tr>
<tr><th id="172">172</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr6insertERKS1_" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertERKS1_">insert</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col8 decl" id="38RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="38RG">RG</dfn>);</td></tr>
<tr><th id="173">173</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr9intersectENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectENS0_11RegisterRefE">intersect</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="39RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="39RR">RR</dfn>);</td></tr>
<tr><th id="174">174</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_">intersect</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col0 decl" id="40RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="40RG">RG</dfn>);</td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr5clearENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearENS0_11RegisterRefE">clear</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="41RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="41RR">RR</dfn>);</td></tr>
<tr><th id="176">176</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr5clearERKS1_" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearERKS1_">clear</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col2 decl" id="42RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="42RG">RG</dfn>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr13intersectWithENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::intersectWith' data-ref="_ZNK4llvm3rdf12RegisterAggr13intersectWithENS0_11RegisterRefE">intersectWith</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="43RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="43RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr7clearInENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::clearIn' data-ref="_ZNK4llvm3rdf12RegisterAggr7clearInENS0_11RegisterRefE">clearIn</dfn>(<a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="44RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="44RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td>    <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv" title='llvm::rdf::RegisterAggr::makeRegRef' data-ref="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv">makeRegRef</dfn>() <em>const</em>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE" title='llvm::rdf::RegisterAggr::print' data-ref="_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="45OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="45OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <b>struct</b> <dfn class="type def" id="llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</dfn> {</td></tr>
<tr><th id="185">185</th><td>      <b>using</b> <dfn class="typedef" id="llvm::rdf::RegisterAggr::rr_iterator::MapType" title='llvm::rdf::RegisterAggr::rr_iterator::MapType' data-type='std::map&lt;RegisterId, LaneBitmask&gt;' data-ref="llvm::rdf::RegisterAggr::rr_iterator::MapType">MapType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="typedef" href="#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <b>private</b>:</td></tr>
<tr><th id="188">188</th><td>      <a class="typedef" href="#llvm::rdf::RegisterAggr::rr_iterator::MapType" title='llvm::rdf::RegisterAggr::rr_iterator::MapType' data-type='std::map&lt;RegisterId, LaneBitmask&gt;' data-ref="llvm::rdf::RegisterAggr::rr_iterator::MapType">MapType</a> <dfn class="decl" id="llvm::rdf::RegisterAggr::rr_iterator::Masks" title='llvm::rdf::RegisterAggr::rr_iterator::Masks' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Masks">Masks</dfn>;</td></tr>
<tr><th id="189">189</th><td>      <a class="typedef" href="#llvm::rdf::RegisterAggr::rr_iterator::MapType" title='llvm::rdf::RegisterAggr::rr_iterator::MapType' data-type='std::map&lt;RegisterId, LaneBitmask&gt;' data-ref="llvm::rdf::RegisterAggr::rr_iterator::MapType">MapType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,llvm::LaneBitmask,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::LaneBitmask}}}::iterator" title='std::map&lt;unsigned int, llvm::LaneBitmask, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::LaneBitmask&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,llvm::LaneBitmask,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::LaneBitmask}}}::iterator">iterator</a> <dfn class="decl" id="llvm::rdf::RegisterAggr::rr_iterator::Pos" title='llvm::rdf::RegisterAggr::rr_iterator::Pos' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Pos">Pos</dfn>;</td></tr>
<tr><th id="190">190</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::rdf::RegisterAggr::rr_iterator::Index" title='llvm::rdf::RegisterAggr::rr_iterator::Index' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Index">Index</dfn>;</td></tr>
<tr><th id="191">191</th><td>      <em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> *<dfn class="decl" id="llvm::rdf::RegisterAggr::rr_iterator::Owner" title='llvm::rdf::RegisterAggr::rr_iterator::Owner' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Owner">Owner</dfn>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <b>public</b>:</td></tr>
<tr><th id="194">194</th><td>      <dfn class="decl" id="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b" title='llvm::rdf::RegisterAggr::rr_iterator::rr_iterator' data-ref="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b">rr_iterator</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col6 decl" id="46RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="46RG">RG</dfn>, <em>bool</em> <dfn class="local col7 decl" id="47End" title='End' data-type='bool' data-ref="47End">End</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>      <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr11rr_iteratordeEv" title='llvm::rdf::RegisterAggr::rr_iterator::operator*' data-ref="_ZNK4llvm3rdf12RegisterAggr11rr_iteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="197">197</th><td>        <b>return</b> <a class="type" href="#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Pos" title='llvm::rdf::RegisterAggr::rr_iterator::Pos' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Pos">Pos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Pos" title='llvm::rdf::RegisterAggr::rr_iterator::Pos' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Pos">Pos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="198">198</th><td>      }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>      <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a> &amp;<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr11rr_iteratorppEv" title='llvm::rdf::RegisterAggr::rr_iterator::operator++' data-ref="_ZN4llvm3rdf12RegisterAggr11rr_iteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="201">201</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Pos" title='llvm::rdf::RegisterAggr::rr_iterator::Pos' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Pos">Pos</a>;</td></tr>
<tr><th id="202">202</th><td>        ++<a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Index" title='llvm::rdf::RegisterAggr::rr_iterator::Index' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Index">Index</a>;</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="204">204</th><td>      }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>      <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr11rr_iteratoreqERKS2_" title='llvm::rdf::RegisterAggr::rr_iterator::operator==' data-ref="_ZNK4llvm3rdf12RegisterAggr11rr_iteratoreqERKS2_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a> &amp;<dfn class="local col8 decl" id="48I" title='I' data-type='const llvm::rdf::RegisterAggr::rr_iterator &amp;' data-ref="48I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Owner == I.Owner) ? void (0) : __assert_fail (&quot;Owner == I.Owner&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.h&quot;, 207, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Owner" title='llvm::rdf::RegisterAggr::rr_iterator::Owner' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Owner">Owner</a> == <a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a>.<a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Owner" title='llvm::rdf::RegisterAggr::rr_iterator::Owner' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Owner">Owner</a>);</td></tr>
<tr><th id="208">208</th><td>        (<em>void</em>)<a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Owner" title='llvm::rdf::RegisterAggr::rr_iterator::Owner' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Owner">Owner</a>;</td></tr>
<tr><th id="209">209</th><td>        <b>return</b> <a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Index" title='llvm::rdf::RegisterAggr::rr_iterator::Index' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Index">Index</a> == <a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a>.<a class="member" href="#llvm::rdf::RegisterAggr::rr_iterator::Index" title='llvm::rdf::RegisterAggr::rr_iterator::Index' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Index">Index</a>;</td></tr>
<tr><th id="210">210</th><td>      }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>      <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr11rr_iteratorneERKS2_" title='llvm::rdf::RegisterAggr::rr_iterator::operator!=' data-ref="_ZNK4llvm3rdf12RegisterAggr11rr_iteratorneERKS2_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a> &amp;<dfn class="local col9 decl" id="49I" title='I' data-type='const llvm::rdf::RegisterAggr::rr_iterator &amp;' data-ref="49I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>        <b>return</b> !(*<b>this</b> <a class="member" href="#_ZNK4llvm3rdf12RegisterAggr11rr_iteratoreqERKS2_" title='llvm::rdf::RegisterAggr::rr_iterator::operator==' data-ref="_ZNK4llvm3rdf12RegisterAggr11rr_iteratoreqERKS2_">==</a> <a class="local col9 ref" href="#49I" title='I' data-ref="49I">I</a>);</td></tr>
<tr><th id="214">214</th><td>      }</td></tr>
<tr><th id="215">215</th><td>    };</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr8rr_beginEv" title='llvm::rdf::RegisterAggr::rr_begin' data-ref="_ZNK4llvm3rdf12RegisterAggr8rr_beginEv">rr_begin</dfn>() <em>const</em> {</td></tr>
<tr><th id="218">218</th><td>      <b>return</b> <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a><a class="ref" href="#_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b" title='llvm::rdf::RegisterAggr::rr_iterator::rr_iterator' data-ref="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b">(</a>*<b>this</b>, <b>false</b>);</td></tr>
<tr><th id="219">219</th><td>    }</td></tr>
<tr><th id="220">220</th><td>    <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a> <dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr6rr_endEv" title='llvm::rdf::RegisterAggr::rr_end' data-ref="_ZNK4llvm3rdf12RegisterAggr6rr_endEv">rr_end</dfn>() <em>const</em> {</td></tr>
<tr><th id="221">221</th><td>      <b>return</b> <a class="type" href="#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a><a class="ref" href="#_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b" title='llvm::rdf::RegisterAggr::rr_iterator::rr_iterator' data-ref="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b">(</a>*<b>this</b>, <b>true</b>);</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <b>private</b>:</td></tr>
<tr><th id="225">225</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</dfn>;</td></tr>
<tr><th id="226">226</th><td>    <em>const</em> <a class="type" href="#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a> &amp;<dfn class="decl" id="llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</dfn>;</td></tr>
<tr><th id="227">227</th><td>  };</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// Optionally print the lane mask, if it is not ~0.</i></td></tr>
<tr><th id="230">230</th><td>  <b>struct</b> <dfn class="type def" id="llvm::rdf::PrintLaneMaskOpt" title='llvm::rdf::PrintLaneMaskOpt' data-ref="llvm::rdf::PrintLaneMaskOpt">PrintLaneMaskOpt</dfn> {</td></tr>
<tr><th id="231">231</th><td>    <dfn class="decl def" id="_ZN4llvm3rdf16PrintLaneMaskOptC1ENS_11LaneBitmaskE" title='llvm::rdf::PrintLaneMaskOpt::PrintLaneMaskOpt' data-ref="_ZN4llvm3rdf16PrintLaneMaskOptC1ENS_11LaneBitmaskE">PrintLaneMaskOpt</dfn>(<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="50M" title='M' data-type='llvm::LaneBitmask' data-ref="50M">M</dfn>) : <a class="member" href="#llvm::rdf::PrintLaneMaskOpt::Mask" title='llvm::rdf::PrintLaneMaskOpt::Mask' data-ref="llvm::rdf::PrintLaneMaskOpt::Mask">Mask</a><a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col0 ref" href="#50M" title='M' data-ref="50M">M</a>) {}</td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::rdf::PrintLaneMaskOpt::Mask" title='llvm::rdf::PrintLaneMaskOpt::Mask' data-ref="llvm::rdf::PrintLaneMaskOpt::Mask">Mask</dfn>;</td></tr>
<tr><th id="233">233</th><td>  };</td></tr>
<tr><th id="234">234</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl" id="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_16PrintLaneMaskOptE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_16PrintLaneMaskOptE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="51OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="51OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::rdf::PrintLaneMaskOpt" title='llvm::rdf::PrintLaneMaskOpt' data-ref="llvm::rdf::PrintLaneMaskOpt">PrintLaneMaskOpt</a> &amp;<dfn class="local col2 decl" id="52P" title='P' data-type='const llvm::rdf::PrintLaneMaskOpt &amp;' data-ref="52P">P</dfn>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>} <i>// end namespace rdf</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonOptAddrMode.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
