read_verilog ../top.v
synth -top top
flowmap
select -assert-any t:$lut

