# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:45:09 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 23:45:09 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 23:45:09 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/CSA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/CSA.v 
# -- Compiling module CSA
# 
# Top level modules:
# 	CSA
# End time: 23:45:09 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/bitwise_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/bitwise_and.v 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 23:45:09 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/bitwise_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/bitwise_or.v 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v 
# -- Compiling module Mux_1b_2to1
# 
# Top level modules:
# 	Mux_1b_2to1
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_2to1.v 
# -- Compiling module Mux_32b_2to1
# 
# Top level modules:
# 	Mux_32b_2to1
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v 
# -- Compiling module barrel_shift_left
# 
# Top level modules:
# 	barrel_shift_left
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_right.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_right.v 
# -- Compiling module barrel_shift_right
# 
# Top level modules:
# 	barrel_shift_right
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_8to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_8to1.v 
# -- Compiling module Mux_32b_8to1
# 
# Top level modules:
# 	Mux_32b_8to1
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_32b_4to1.v 
# -- Compiling module Mux_32b_4to1
# 
# Top level modules:
# 	Mux_32b_4to1
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/isNotEqual.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/isNotEqual.v 
# -- Compiling module isNotEqual
# 
# Top level modules:
# 	isNotEqual
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/full_alu {D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on Oct 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/full_alu" D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 23:45:10 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 23:45:10 on Oct 02,2022
# Loading work.alu_tb
# Loading work.alu
# Loading work.CSA
# Loading work.RCA
# Loading work.FA
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.barrel_shift_left
# Loading work.Mux_1b_2to1
# Loading work.barrel_shift_right
# Loading work.Mux_32b_8to1
# Loading work.Mux_32b_4to1
# Loading work.Mux_32b_2to1
# Loading work.isNotEqual
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift0 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift21 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift22 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(34): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift41 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(35): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift42 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(36): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift43 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift44 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[0]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[1]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[2]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[3]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[4]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[5]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[6]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(54): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block41[7]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[0]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[1]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[2]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[3]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[4]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[5]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[6]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[7]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[8]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[9]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[10]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[11]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[12]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[13]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[14]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# ** Warning: (vsim-3015) D:/Duke/2022 fall/ECE 550/PRO/full_alu/barrel_shift_left.v(72): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/sll/shift_block51[15]/shift6 File: D:/Duke/2022 fall/ECE 550/PRO/full_alu/Mux_1b_2to1.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu_tb.v(51)
#    Time: 2320 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/Duke/2022 fall/ECE 550/PRO/full_alu/alu_tb.v line 51
# End time: 00:00:58 on Oct 03,2022, Elapsed time: 0:15:48
# Errors: 0, Warnings: 31
