/**
 * @file armv8m_mpu.h
 * @brief Armv8-M Memory Protection Unit register definitions.
 *
 * This private architecture header describes the MPU programming model used by
 * future secure protection setup code.
 */

#pragma once

#include <stdint.h>
#include "nexus_io_access.h"


/**
  \brief  Structure type to access the Memory Protection Unit (MPU).
 */
typedef struct
{
	__IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
	__IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
	__IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
	__IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
	__IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
	__IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
	__IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
	__IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
	__IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
	__IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
	__IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
	uint32_t RESERVED0[1];
	union {
		__IOM uint32_t MAIR[2];
		struct {
			__IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
			__IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
		};
	};
} MPU_Type;

