|ethernet
sys_clk => sys_clk.IN3
rst_n => rst_n.IN5
eth_rx_clk => eth_rx_clk.IN2
eth_rxdv => eth_rxdv.IN1
eth_rx_col => ~NO_FANOUT~
eth_rx_crs => ~NO_FANOUT~
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => crc_d4.OUTPUTSELECT
SW16 => arp_req.OUTPUTSELECT
SW16 => cnt.OUTPUTSELECT
SW16 => eth_tx_data.OUTPUTSELECT
SW16 => eth_tx_data.OUTPUTSELECT
SW16 => eth_tx_data.OUTPUTSELECT
SW16 => eth_tx_data.OUTPUTSELECT
SW16 => count[31].ENA
SW16 => count[30].ENA
SW16 => count[29].ENA
SW16 => count[28].ENA
SW16 => count[27].ENA
SW16 => count[26].ENA
SW16 => count[25].ENA
SW16 => count[24].ENA
SW16 => count[23].ENA
SW16 => count[22].ENA
SW16 => count[21].ENA
SW16 => count[20].ENA
SW16 => count[19].ENA
SW16 => count[18].ENA
SW16 => count[17].ENA
SW16 => count[16].ENA
SW16 => count[15].ENA
SW16 => count[14].ENA
SW16 => count[13].ENA
SW16 => count[12].ENA
SW16 => count[11].ENA
SW16 => count[10].ENA
SW16 => count[9].ENA
SW16 => count[8].ENA
SW16 => count[7].ENA
SW16 => count[6].ENA
SW16 => count[5].ENA
SW16 => count[4].ENA
SW16 => count[3].ENA
SW16 => count[2].ENA
SW16 => count[1].ENA
SW16 => count[0].ENA
SW15 => always3.IN1
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => tx_data.OUTPUTSELECT
SW15 => cnt.OUTPUTSELECT
SW15 => eth_tx_data.OUTPUTSELECT
SW15 => eth_tx_data.OUTPUTSELECT
SW15 => eth_tx_data.OUTPUTSELECT
SW15 => eth_tx_data.OUTPUTSELECT
eth_rx_data[0] => eth_rx_data[0].IN2
eth_rx_data[1] => eth_rx_data[1].IN2
eth_rx_data[2] => eth_rx_data[2].IN2
eth_rx_data[3] => eth_rx_data[3].IN2
ad[0] => ad[0].IN1
ad[1] => ad[1].IN1
ad[2] => ad[2].IN1
ad[3] => ad[3].IN1
ad[4] => ad[4].IN1
ad[5] => ad[5].IN1
ad[6] => ad[6].IN1
ad[7] => ad[7].IN1
ad[8] => ad[8].IN1
ad[9] => ad[9].IN1
ad[10] => ad[10].IN1
ad[11] => ad[11].IN1
ad[12] => ad[12].IN1
ad[13] => ad[13].IN1
ad[14] => ad[14].IN1
ad[15] => ad[15].IN1
eth_tx_en << eth_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[0] << eth_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] << eth_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[2] << eth_tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[3] << eth_tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_clk_125m << eth_tx_clk_125m.DB_MAX_OUTPUT_PORT_TYPE
cnvst << data_acq:d1.cnvst
eth0_rst_n << eth0_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth1_rst_n << eth1_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|clk125m:c1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|ethernet|clk125m:c1|altpll:altpll_component
inclk[0] => clk125m_altpll:auto_generated.inclk[0]
inclk[1] => clk125m_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ethernet|clk125m:c1|altpll:altpll_component|clk125m_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ethernet|clk250:c2
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|ethernet|clk250:c2|altpll:altpll_component
inclk[0] => clk250_altpll:auto_generated.inclk[0]
inclk[1] => clk250_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ethernet|clk250:c2|altpll:altpll_component|clk250_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ethernet|eth_arp_send:arp1
clk => crc_en~reg0.CLK
clk => arp_data[0]~reg0.CLK
clk => arp_data[1]~reg0.CLK
clk => arp_data[2]~reg0.CLK
clk => arp_data[3]~reg0.CLK
clk => arp_data[4]~reg0.CLK
clk => arp_data[5]~reg0.CLK
clk => arp_data[6]~reg0.CLK
clk => arp_data[7]~reg0.CLK
clk => flag.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
rst_n => opcode[0].ACLR
rst_n => opcode[1].ACLR
rst_n => opcode[2].ACLR
rst_n => opcode[3].ACLR
rst_n => opcode[4].ACLR
rst_n => opcode[5].ACLR
rst_n => opcode[6].ACLR
rst_n => opcode[7].ACLR
rst_n => opcode[8].ACLR
rst_n => opcode[9].ACLR
rst_n => opcode[10].ACLR
rst_n => opcode[11].ACLR
rst_n => opcode[12].ACLR
rst_n => opcode[13].ACLR
rst_n => opcode[14].ACLR
rst_n => opcode[15].ACLR
rst_n => arp_data[0]~reg0.ACLR
rst_n => arp_data[1]~reg0.ACLR
rst_n => arp_data[2]~reg0.ACLR
rst_n => arp_data[3]~reg0.ACLR
rst_n => arp_data[4]~reg0.ACLR
rst_n => arp_data[5]~reg0.ACLR
rst_n => arp_data[6]~reg0.ACLR
rst_n => arp_data[7]~reg0.ACLR
rst_n => flag.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => crc_en~reg0.ENA
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => opcode.OUTPUTSELECT
arp_ack_trig => always2.IN0
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => opcode.OUTPUTSELECT
arp_req_trig => always2.IN1
arp_src_ip[0] => Selector7.IN31
arp_src_ip[1] => Selector6.IN31
arp_src_ip[2] => Selector5.IN31
arp_src_ip[3] => Selector4.IN31
arp_src_ip[4] => Selector3.IN31
arp_src_ip[5] => Selector2.IN31
arp_src_ip[6] => Selector1.IN31
arp_src_ip[7] => Selector0.IN31
arp_src_ip[8] => Selector7.IN30
arp_src_ip[9] => Selector6.IN30
arp_src_ip[10] => Selector5.IN30
arp_src_ip[11] => Selector4.IN30
arp_src_ip[12] => Selector3.IN30
arp_src_ip[13] => Selector2.IN30
arp_src_ip[14] => Selector1.IN30
arp_src_ip[15] => Selector0.IN30
arp_src_ip[16] => Selector7.IN29
arp_src_ip[17] => Selector6.IN29
arp_src_ip[18] => Selector5.IN29
arp_src_ip[19] => Selector4.IN29
arp_src_ip[20] => Selector3.IN29
arp_src_ip[21] => Selector2.IN29
arp_src_ip[22] => Selector1.IN29
arp_src_ip[23] => Selector0.IN29
arp_src_ip[24] => Selector7.IN28
arp_src_ip[25] => Selector6.IN28
arp_src_ip[26] => Selector5.IN28
arp_src_ip[27] => Selector4.IN28
arp_src_ip[28] => Selector3.IN28
arp_src_ip[29] => Selector2.IN28
arp_src_ip[30] => Selector1.IN28
arp_src_ip[31] => Selector0.IN28
arp_dst_ip[0] => Selector7.IN35
arp_dst_ip[1] => Selector6.IN35
arp_dst_ip[2] => Selector5.IN35
arp_dst_ip[3] => Selector4.IN35
arp_dst_ip[4] => Selector3.IN35
arp_dst_ip[5] => Selector2.IN35
arp_dst_ip[6] => Selector1.IN35
arp_dst_ip[7] => Selector0.IN35
arp_dst_ip[8] => Selector7.IN34
arp_dst_ip[9] => Selector6.IN34
arp_dst_ip[10] => Selector5.IN34
arp_dst_ip[11] => Selector4.IN34
arp_dst_ip[12] => Selector3.IN34
arp_dst_ip[13] => Selector2.IN34
arp_dst_ip[14] => Selector1.IN34
arp_dst_ip[15] => Selector0.IN34
arp_dst_ip[16] => Selector7.IN33
arp_dst_ip[17] => Selector6.IN33
arp_dst_ip[18] => Selector5.IN33
arp_dst_ip[19] => Selector4.IN33
arp_dst_ip[20] => Selector3.IN33
arp_dst_ip[21] => Selector2.IN33
arp_dst_ip[22] => Selector1.IN33
arp_dst_ip[23] => Selector0.IN33
arp_dst_ip[24] => Selector7.IN32
arp_dst_ip[25] => Selector6.IN32
arp_dst_ip[26] => Selector5.IN32
arp_dst_ip[27] => Selector4.IN32
arp_dst_ip[28] => Selector3.IN32
arp_dst_ip[29] => Selector2.IN32
arp_dst_ip[30] => Selector1.IN32
arp_dst_ip[31] => Selector0.IN32
arp_src_mac[0] => Selector7.IN41
arp_src_mac[1] => Selector6.IN41
arp_src_mac[2] => Selector5.IN41
arp_src_mac[3] => Selector4.IN41
arp_src_mac[4] => Selector3.IN41
arp_src_mac[5] => Selector2.IN41
arp_src_mac[6] => Selector1.IN41
arp_src_mac[7] => Selector0.IN41
arp_src_mac[8] => Selector7.IN40
arp_src_mac[9] => Selector6.IN40
arp_src_mac[10] => Selector5.IN40
arp_src_mac[11] => Selector4.IN40
arp_src_mac[12] => Selector3.IN40
arp_src_mac[13] => Selector2.IN40
arp_src_mac[14] => Selector1.IN40
arp_src_mac[15] => Selector0.IN40
arp_src_mac[16] => Selector7.IN39
arp_src_mac[17] => Selector6.IN39
arp_src_mac[18] => Selector5.IN39
arp_src_mac[19] => Selector4.IN39
arp_src_mac[20] => Selector3.IN39
arp_src_mac[21] => Selector2.IN39
arp_src_mac[22] => Selector1.IN39
arp_src_mac[23] => Selector0.IN39
arp_src_mac[24] => Selector7.IN38
arp_src_mac[25] => Selector6.IN38
arp_src_mac[26] => Selector5.IN38
arp_src_mac[27] => Selector4.IN38
arp_src_mac[28] => Selector3.IN38
arp_src_mac[29] => Selector2.IN38
arp_src_mac[30] => Selector1.IN38
arp_src_mac[31] => Selector0.IN38
arp_src_mac[32] => Selector7.IN37
arp_src_mac[33] => Selector6.IN37
arp_src_mac[34] => Selector5.IN37
arp_src_mac[35] => Selector4.IN37
arp_src_mac[36] => Selector3.IN37
arp_src_mac[37] => Selector2.IN37
arp_src_mac[38] => Selector1.IN37
arp_src_mac[39] => Selector0.IN37
arp_src_mac[40] => Selector7.IN36
arp_src_mac[41] => Selector6.IN36
arp_src_mac[42] => Selector5.IN36
arp_src_mac[43] => Selector4.IN36
arp_src_mac[44] => Selector3.IN36
arp_src_mac[45] => Selector2.IN36
arp_src_mac[46] => Selector1.IN36
arp_src_mac[47] => Selector0.IN36
arp_dst_mac[0] => ~NO_FANOUT~
arp_dst_mac[1] => ~NO_FANOUT~
arp_dst_mac[2] => ~NO_FANOUT~
arp_dst_mac[3] => ~NO_FANOUT~
arp_dst_mac[4] => ~NO_FANOUT~
arp_dst_mac[5] => ~NO_FANOUT~
arp_dst_mac[6] => ~NO_FANOUT~
arp_dst_mac[7] => ~NO_FANOUT~
arp_dst_mac[8] => ~NO_FANOUT~
arp_dst_mac[9] => ~NO_FANOUT~
arp_dst_mac[10] => ~NO_FANOUT~
arp_dst_mac[11] => ~NO_FANOUT~
arp_dst_mac[12] => ~NO_FANOUT~
arp_dst_mac[13] => ~NO_FANOUT~
arp_dst_mac[14] => ~NO_FANOUT~
arp_dst_mac[15] => ~NO_FANOUT~
arp_dst_mac[16] => ~NO_FANOUT~
arp_dst_mac[17] => ~NO_FANOUT~
arp_dst_mac[18] => ~NO_FANOUT~
arp_dst_mac[19] => ~NO_FANOUT~
arp_dst_mac[20] => ~NO_FANOUT~
arp_dst_mac[21] => ~NO_FANOUT~
arp_dst_mac[22] => ~NO_FANOUT~
arp_dst_mac[23] => ~NO_FANOUT~
arp_dst_mac[24] => ~NO_FANOUT~
arp_dst_mac[25] => ~NO_FANOUT~
arp_dst_mac[26] => ~NO_FANOUT~
arp_dst_mac[27] => ~NO_FANOUT~
arp_dst_mac[28] => ~NO_FANOUT~
arp_dst_mac[29] => ~NO_FANOUT~
arp_dst_mac[30] => ~NO_FANOUT~
arp_dst_mac[31] => ~NO_FANOUT~
arp_dst_mac[32] => ~NO_FANOUT~
arp_dst_mac[33] => ~NO_FANOUT~
arp_dst_mac[34] => ~NO_FANOUT~
arp_dst_mac[35] => ~NO_FANOUT~
arp_dst_mac[36] => ~NO_FANOUT~
arp_dst_mac[37] => ~NO_FANOUT~
arp_dst_mac[38] => ~NO_FANOUT~
arp_dst_mac[39] => ~NO_FANOUT~
arp_dst_mac[40] => ~NO_FANOUT~
arp_dst_mac[41] => ~NO_FANOUT~
arp_dst_mac[42] => ~NO_FANOUT~
arp_dst_mac[43] => ~NO_FANOUT~
arp_dst_mac[44] => ~NO_FANOUT~
arp_dst_mac[45] => ~NO_FANOUT~
arp_dst_mac[46] => ~NO_FANOUT~
arp_dst_mac[47] => ~NO_FANOUT~
add_cnt <= flag.DB_MAX_OUTPUT_PORT_TYPE
arp_data[0] <= arp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[1] <= arp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[2] <= arp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[3] <= arp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[4] <= arp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[5] <= arp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[6] <= arp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_data[7] <= arp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[0] => Selector0.IN5
crc_data[1] => Selector1.IN5
crc_data[2] => Selector2.IN5
crc_data[3] => Selector3.IN5
crc_data[4] => Selector4.IN5
crc_data[5] => Selector5.IN5
crc_data[6] => Selector6.IN5
crc_data[7] => Selector7.IN5
crc_data[8] => Selector0.IN4
crc_data[9] => Selector1.IN4
crc_data[10] => Selector2.IN4
crc_data[11] => Selector3.IN4
crc_data[12] => Selector4.IN4
crc_data[13] => Selector5.IN4
crc_data[14] => Selector6.IN4
crc_data[15] => Selector7.IN4
crc_data[16] => Selector0.IN3
crc_data[17] => Selector1.IN3
crc_data[18] => Selector2.IN3
crc_data[19] => Selector3.IN3
crc_data[20] => Selector4.IN3
crc_data[21] => Selector5.IN3
crc_data[22] => Selector6.IN3
crc_data[23] => Selector7.IN3
crc_data[24] => Selector0.IN2
crc_data[25] => Selector1.IN2
crc_data[26] => Selector2.IN2
crc_data[27] => Selector3.IN2
crc_data[28] => Selector4.IN2
crc_data[29] => Selector5.IN2
crc_data[30] => Selector6.IN2
crc_data[31] => Selector7.IN2
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|altddioin:a1
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1
inclocken => inclocken.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l


|ethernet|altddioin:a1|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_1gg:auto_generated.datain[0]
datain[1] => ddio_in_1gg:auto_generated.datain[1]
datain[2] => ddio_in_1gg:auto_generated.datain[2]
datain[3] => ddio_in_1gg:auto_generated.datain[3]
inclock => ddio_in_1gg:auto_generated.inclock
inclocken => ddio_in_1gg:auto_generated.inclocken
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_1gg:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_1gg:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_1gg:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_1gg:auto_generated.dataout_h[3]
dataout_l[0] <= ddio_in_1gg:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_1gg:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_1gg:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_1gg:auto_generated.dataout_l[3]


|ethernet|altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK
inclocken => input_cell_h[3].ENA
inclocken => input_cell_h[2].ENA
inclocken => input_cell_h[1].ENA
inclocken => input_cell_h[0].ENA
inclocken => input_cell_l[3].ENA
inclocken => input_cell_l[2].ENA
inclocken => input_cell_l[1].ENA
inclocken => input_cell_l[0].ENA
inclocken => input_latch_l[3].ENA
inclocken => input_latch_l[2].ENA
inclocken => input_latch_l[1].ENA
inclocken => input_latch_l[0].ENA


|ethernet|udp_send:u_udp_send
clk => crc_clr~reg0.CLK
clk => tx_done~reg0.CLK
clk => eth_tx_en_l.CLK
clk => txdata_cnt[0]~reg0.CLK
clk => txdata_cnt[1]~reg0.CLK
clk => txdata_cnt[2]~reg0.CLK
clk => txdata_cnt[3]~reg0.CLK
clk => txdata_cnt[4]~reg0.CLK
clk => txdata_cnt[5]~reg0.CLK
clk => txdata_cnt[6]~reg0.CLK
clk => txdata_cnt[7]~reg0.CLK
clk => txdata_cnt[8]~reg0.CLK
clk => txdata_cnt[9]~reg0.CLK
clk => txdata_cnt[10]~reg0.CLK
clk => txdata_cnt[11]~reg0.CLK
clk => txdata_cnt[12]~reg0.CLK
clk => txdata_cnt[13]~reg0.CLK
clk => txdata_cnt[14]~reg0.CLK
clk => txdata_cnt[15]~reg0.CLK
clk => real_add_cnt[0].CLK
clk => real_add_cnt[1].CLK
clk => real_add_cnt[2].CLK
clk => real_add_cnt[3].CLK
clk => real_add_cnt[4].CLK
clk => data_cnt[0]~reg0.CLK
clk => data_cnt[1]~reg0.CLK
clk => data_cnt[2]~reg0.CLK
clk => data_cnt[3]~reg0.CLK
clk => data_cnt[4]~reg0.CLK
clk => data_cnt[5]~reg0.CLK
clk => data_cnt[6]~reg0.CLK
clk => data_cnt[7]~reg0.CLK
clk => data_cnt[8]~reg0.CLK
clk => data_cnt[9]~reg0.CLK
clk => data_cnt[10]~reg0.CLK
clk => data_cnt[11]~reg0.CLK
clk => data_cnt[12]~reg0.CLK
clk => data_cnt[13]~reg0.CLK
clk => data_cnt[14]~reg0.CLK
clk => data_cnt[15]~reg0.CLK
clk => tx_done_t.CLK
clk => tx_req~reg0.CLK
clk => eth_tx_data_s[0]~reg0.CLK
clk => eth_tx_data_s[1]~reg0.CLK
clk => eth_tx_data_s[2]~reg0.CLK
clk => eth_tx_data_s[3]~reg0.CLK
clk => eth_tx_data_s[4]~reg0.CLK
clk => eth_tx_data_s[5]~reg0.CLK
clk => eth_tx_data_s[6]~reg0.CLK
clk => eth_tx_data_s[7]~reg0.CLK
clk => eth_tx_en~reg0.CLK
clk => crc_en~reg0.CLK
clk => tx_bit_sel[0].CLK
clk => tx_bit_sel[1].CLK
clk => tx_bit_sel[2].CLK
clk => ip_head[0][0].CLK
clk => ip_head[0][1].CLK
clk => ip_head[0][2].CLK
clk => ip_head[0][3].CLK
clk => ip_head[0][4].CLK
clk => ip_head[0][5].CLK
clk => ip_head[0][6].CLK
clk => ip_head[0][7].CLK
clk => ip_head[0][8].CLK
clk => ip_head[0][9].CLK
clk => ip_head[0][10].CLK
clk => ip_head[0][11].CLK
clk => ip_head[0][12].CLK
clk => ip_head[0][13].CLK
clk => ip_head[0][14].CLK
clk => ip_head[0][15].CLK
clk => ip_head[0][16].CLK
clk => ip_head[0][17].CLK
clk => ip_head[0][18].CLK
clk => ip_head[0][19].CLK
clk => ip_head[0][20].CLK
clk => ip_head[0][21].CLK
clk => ip_head[0][22].CLK
clk => ip_head[0][23].CLK
clk => ip_head[0][24].CLK
clk => ip_head[0][25].CLK
clk => ip_head[0][26].CLK
clk => ip_head[0][27].CLK
clk => ip_head[0][28].CLK
clk => ip_head[0][29].CLK
clk => ip_head[0][30].CLK
clk => ip_head[0][31].CLK
clk => ip_head[1][0].CLK
clk => ip_head[1][1].CLK
clk => ip_head[1][2].CLK
clk => ip_head[1][3].CLK
clk => ip_head[1][4].CLK
clk => ip_head[1][5].CLK
clk => ip_head[1][6].CLK
clk => ip_head[1][7].CLK
clk => ip_head[1][8].CLK
clk => ip_head[1][9].CLK
clk => ip_head[1][10].CLK
clk => ip_head[1][11].CLK
clk => ip_head[1][12].CLK
clk => ip_head[1][13].CLK
clk => ip_head[1][14].CLK
clk => ip_head[1][15].CLK
clk => ip_head[1][16].CLK
clk => ip_head[1][17].CLK
clk => ip_head[1][18].CLK
clk => ip_head[1][19].CLK
clk => ip_head[1][20].CLK
clk => ip_head[1][21].CLK
clk => ip_head[1][22].CLK
clk => ip_head[1][23].CLK
clk => ip_head[1][24].CLK
clk => ip_head[1][25].CLK
clk => ip_head[1][26].CLK
clk => ip_head[1][27].CLK
clk => ip_head[1][28].CLK
clk => ip_head[1][29].CLK
clk => ip_head[1][30].CLK
clk => ip_head[1][31].CLK
clk => ip_head[2][0].CLK
clk => ip_head[2][1].CLK
clk => ip_head[2][2].CLK
clk => ip_head[2][3].CLK
clk => ip_head[2][4].CLK
clk => ip_head[2][5].CLK
clk => ip_head[2][6].CLK
clk => ip_head[2][7].CLK
clk => ip_head[2][8].CLK
clk => ip_head[2][9].CLK
clk => ip_head[2][10].CLK
clk => ip_head[2][11].CLK
clk => ip_head[2][12].CLK
clk => ip_head[2][13].CLK
clk => ip_head[2][14].CLK
clk => ip_head[2][15].CLK
clk => ip_head[2][16].CLK
clk => ip_head[2][17].CLK
clk => ip_head[2][18].CLK
clk => ip_head[2][19].CLK
clk => ip_head[2][20].CLK
clk => ip_head[2][21].CLK
clk => ip_head[2][22].CLK
clk => ip_head[2][23].CLK
clk => ip_head[2][24].CLK
clk => ip_head[2][25].CLK
clk => ip_head[2][26].CLK
clk => ip_head[2][27].CLK
clk => ip_head[2][28].CLK
clk => ip_head[2][29].CLK
clk => ip_head[2][30].CLK
clk => ip_head[2][31].CLK
clk => ip_head[3][0].CLK
clk => ip_head[3][1].CLK
clk => ip_head[3][2].CLK
clk => ip_head[3][3].CLK
clk => ip_head[3][4].CLK
clk => ip_head[3][5].CLK
clk => ip_head[3][6].CLK
clk => ip_head[3][7].CLK
clk => ip_head[3][8].CLK
clk => ip_head[3][9].CLK
clk => ip_head[3][10].CLK
clk => ip_head[3][11].CLK
clk => ip_head[3][12].CLK
clk => ip_head[3][13].CLK
clk => ip_head[3][14].CLK
clk => ip_head[3][15].CLK
clk => ip_head[3][16].CLK
clk => ip_head[3][17].CLK
clk => ip_head[3][18].CLK
clk => ip_head[3][19].CLK
clk => ip_head[3][20].CLK
clk => ip_head[3][21].CLK
clk => ip_head[3][22].CLK
clk => ip_head[3][23].CLK
clk => ip_head[3][24].CLK
clk => ip_head[3][25].CLK
clk => ip_head[3][26].CLK
clk => ip_head[3][27].CLK
clk => ip_head[3][28].CLK
clk => ip_head[3][29].CLK
clk => ip_head[3][30].CLK
clk => ip_head[3][31].CLK
clk => ip_head[4][0].CLK
clk => ip_head[4][1].CLK
clk => ip_head[4][2].CLK
clk => ip_head[4][3].CLK
clk => ip_head[4][4].CLK
clk => ip_head[4][5].CLK
clk => ip_head[4][6].CLK
clk => ip_head[4][7].CLK
clk => ip_head[4][8].CLK
clk => ip_head[4][9].CLK
clk => ip_head[4][10].CLK
clk => ip_head[4][11].CLK
clk => ip_head[4][12].CLK
clk => ip_head[4][13].CLK
clk => ip_head[4][14].CLK
clk => ip_head[4][15].CLK
clk => ip_head[4][16].CLK
clk => ip_head[4][17].CLK
clk => ip_head[4][18].CLK
clk => ip_head[4][19].CLK
clk => ip_head[4][20].CLK
clk => ip_head[4][21].CLK
clk => ip_head[4][22].CLK
clk => ip_head[4][23].CLK
clk => ip_head[4][24].CLK
clk => ip_head[4][25].CLK
clk => ip_head[4][26].CLK
clk => ip_head[4][27].CLK
clk => ip_head[4][28].CLK
clk => ip_head[4][29].CLK
clk => ip_head[4][30].CLK
clk => ip_head[4][31].CLK
clk => ip_head[5][0].CLK
clk => ip_head[5][1].CLK
clk => ip_head[5][2].CLK
clk => ip_head[5][3].CLK
clk => ip_head[5][4].CLK
clk => ip_head[5][5].CLK
clk => ip_head[5][6].CLK
clk => ip_head[5][7].CLK
clk => ip_head[5][8].CLK
clk => ip_head[5][9].CLK
clk => ip_head[5][10].CLK
clk => ip_head[5][11].CLK
clk => ip_head[5][12].CLK
clk => ip_head[5][13].CLK
clk => ip_head[5][14].CLK
clk => ip_head[5][15].CLK
clk => ip_head[5][16].CLK
clk => ip_head[5][17].CLK
clk => ip_head[5][18].CLK
clk => ip_head[5][19].CLK
clk => ip_head[5][20].CLK
clk => ip_head[5][21].CLK
clk => ip_head[5][22].CLK
clk => ip_head[5][23].CLK
clk => ip_head[5][24].CLK
clk => ip_head[5][25].CLK
clk => ip_head[5][26].CLK
clk => ip_head[5][27].CLK
clk => ip_head[5][28].CLK
clk => ip_head[5][29].CLK
clk => ip_head[5][30].CLK
clk => ip_head[5][31].CLK
clk => ip_head[6][0].CLK
clk => ip_head[6][1].CLK
clk => ip_head[6][2].CLK
clk => ip_head[6][3].CLK
clk => ip_head[6][4].CLK
clk => ip_head[6][5].CLK
clk => ip_head[6][6].CLK
clk => ip_head[6][7].CLK
clk => ip_head[6][8].CLK
clk => ip_head[6][9].CLK
clk => ip_head[6][10].CLK
clk => ip_head[6][11].CLK
clk => ip_head[6][12].CLK
clk => ip_head[6][13].CLK
clk => ip_head[6][14].CLK
clk => ip_head[6][15].CLK
clk => ip_head[6][16].CLK
clk => ip_head[6][17].CLK
clk => ip_head[6][18].CLK
clk => ip_head[6][19].CLK
clk => ip_head[6][20].CLK
clk => ip_head[6][21].CLK
clk => ip_head[6][22].CLK
clk => ip_head[6][23].CLK
clk => ip_head[6][24].CLK
clk => ip_head[6][25].CLK
clk => ip_head[6][26].CLK
clk => ip_head[6][27].CLK
clk => ip_head[6][28].CLK
clk => ip_head[6][29].CLK
clk => ip_head[6][30].CLK
clk => ip_head[6][31].CLK
clk => check_buffer[0].CLK
clk => check_buffer[1].CLK
clk => check_buffer[2].CLK
clk => check_buffer[3].CLK
clk => check_buffer[4].CLK
clk => check_buffer[5].CLK
clk => check_buffer[6].CLK
clk => check_buffer[7].CLK
clk => check_buffer[8].CLK
clk => check_buffer[9].CLK
clk => check_buffer[10].CLK
clk => check_buffer[11].CLK
clk => check_buffer[12].CLK
clk => check_buffer[13].CLK
clk => check_buffer[14].CLK
clk => check_buffer[15].CLK
clk => check_buffer[16].CLK
clk => check_buffer[17].CLK
clk => check_buffer[18].CLK
clk => check_buffer[19].CLK
clk => check_buffer[20].CLK
clk => check_buffer[21].CLK
clk => check_buffer[22].CLK
clk => check_buffer[23].CLK
clk => check_buffer[24].CLK
clk => check_buffer[25].CLK
clk => check_buffer[26].CLK
clk => check_buffer[27].CLK
clk => check_buffer[28].CLK
clk => check_buffer[29].CLK
clk => check_buffer[30].CLK
clk => check_buffer[31].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => skip_en.CLK
clk => udp_num[0].CLK
clk => udp_num[1].CLK
clk => udp_num[2].CLK
clk => udp_num[3].CLK
clk => udp_num[4].CLK
clk => udp_num[5].CLK
clk => udp_num[6].CLK
clk => udp_num[7].CLK
clk => udp_num[8].CLK
clk => udp_num[9].CLK
clk => udp_num[10].CLK
clk => udp_num[11].CLK
clk => udp_num[12].CLK
clk => udp_num[13].CLK
clk => udp_num[14].CLK
clk => udp_num[15].CLK
clk => total_num[0].CLK
clk => total_num[1].CLK
clk => total_num[2].CLK
clk => total_num[3].CLK
clk => total_num[4].CLK
clk => total_num[5].CLK
clk => total_num[6].CLK
clk => total_num[7].CLK
clk => total_num[8].CLK
clk => total_num[9].CLK
clk => total_num[10].CLK
clk => total_num[11].CLK
clk => total_num[12].CLK
clk => total_num[13].CLK
clk => total_num[14].CLK
clk => total_num[15].CLK
clk => tx_data_num[0].CLK
clk => tx_data_num[1].CLK
clk => tx_data_num[2].CLK
clk => tx_data_num[3].CLK
clk => tx_data_num[4].CLK
clk => tx_data_num[5].CLK
clk => tx_data_num[6].CLK
clk => tx_data_num[7].CLK
clk => tx_data_num[8].CLK
clk => tx_data_num[9].CLK
clk => tx_data_num[10].CLK
clk => tx_data_num[11].CLK
clk => tx_data_num[12].CLK
clk => tx_data_num[13].CLK
clk => tx_data_num[14].CLK
clk => tx_data_num[15].CLK
clk => start_en_d1.CLK
clk => start_en_d0.CLK
clk => cur_state~1.DATAIN
rst_n => real_add_cnt[0].ACLR
rst_n => real_add_cnt[1].ACLR
rst_n => real_add_cnt[2].ACLR
rst_n => real_add_cnt[3].ACLR
rst_n => real_add_cnt[4].ACLR
rst_n => data_cnt[0]~reg0.ACLR
rst_n => data_cnt[1]~reg0.ACLR
rst_n => data_cnt[2]~reg0.ACLR
rst_n => data_cnt[3]~reg0.ACLR
rst_n => data_cnt[4]~reg0.ACLR
rst_n => data_cnt[5]~reg0.ACLR
rst_n => data_cnt[6]~reg0.ACLR
rst_n => data_cnt[7]~reg0.ACLR
rst_n => data_cnt[8]~reg0.ACLR
rst_n => data_cnt[9]~reg0.ACLR
rst_n => data_cnt[10]~reg0.ACLR
rst_n => data_cnt[11]~reg0.ACLR
rst_n => data_cnt[12]~reg0.ACLR
rst_n => data_cnt[13]~reg0.ACLR
rst_n => data_cnt[14]~reg0.ACLR
rst_n => data_cnt[15]~reg0.ACLR
rst_n => tx_done_t.ACLR
rst_n => tx_req~reg0.ACLR
rst_n => eth_tx_data_s[0]~reg0.ACLR
rst_n => eth_tx_data_s[1]~reg0.ACLR
rst_n => eth_tx_data_s[2]~reg0.ACLR
rst_n => eth_tx_data_s[3]~reg0.ACLR
rst_n => eth_tx_data_s[4]~reg0.ACLR
rst_n => eth_tx_data_s[5]~reg0.ACLR
rst_n => eth_tx_data_s[6]~reg0.ACLR
rst_n => eth_tx_data_s[7]~reg0.ACLR
rst_n => eth_tx_en~reg0.ACLR
rst_n => crc_en~reg0.ACLR
rst_n => tx_bit_sel[0].ACLR
rst_n => tx_bit_sel[1].ACLR
rst_n => tx_bit_sel[2].ACLR
rst_n => ip_head[1][16].ACLR
rst_n => ip_head[1][17].ACLR
rst_n => ip_head[1][18].ACLR
rst_n => ip_head[1][19].ACLR
rst_n => ip_head[1][20].ACLR
rst_n => ip_head[1][21].ACLR
rst_n => ip_head[1][22].ACLR
rst_n => ip_head[1][23].ACLR
rst_n => ip_head[1][24].ACLR
rst_n => ip_head[1][25].ACLR
rst_n => ip_head[1][26].ACLR
rst_n => ip_head[1][27].ACLR
rst_n => ip_head[1][28].ACLR
rst_n => ip_head[1][29].ACLR
rst_n => ip_head[1][30].ACLR
rst_n => ip_head[1][31].ACLR
rst_n => check_buffer[0].ACLR
rst_n => check_buffer[1].ACLR
rst_n => check_buffer[2].ACLR
rst_n => check_buffer[3].ACLR
rst_n => check_buffer[4].ACLR
rst_n => check_buffer[5].ACLR
rst_n => check_buffer[6].ACLR
rst_n => check_buffer[7].ACLR
rst_n => check_buffer[8].ACLR
rst_n => check_buffer[9].ACLR
rst_n => check_buffer[10].ACLR
rst_n => check_buffer[11].ACLR
rst_n => check_buffer[12].ACLR
rst_n => check_buffer[13].ACLR
rst_n => check_buffer[14].ACLR
rst_n => check_buffer[15].ACLR
rst_n => check_buffer[16].ACLR
rst_n => check_buffer[17].ACLR
rst_n => check_buffer[18].ACLR
rst_n => check_buffer[19].ACLR
rst_n => check_buffer[20].ACLR
rst_n => check_buffer[21].ACLR
rst_n => check_buffer[22].ACLR
rst_n => check_buffer[23].ACLR
rst_n => check_buffer[24].ACLR
rst_n => check_buffer[25].ACLR
rst_n => check_buffer[26].ACLR
rst_n => check_buffer[27].ACLR
rst_n => check_buffer[28].ACLR
rst_n => check_buffer[29].ACLR
rst_n => check_buffer[30].ACLR
rst_n => check_buffer[31].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => skip_en.ACLR
rst_n => crc_clr~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => start_en_d1.ACLR
rst_n => start_en_d0.ACLR
rst_n => udp_num[0].ACLR
rst_n => udp_num[1].ACLR
rst_n => udp_num[2].ACLR
rst_n => udp_num[3].ACLR
rst_n => udp_num[4].ACLR
rst_n => udp_num[5].ACLR
rst_n => udp_num[6].ACLR
rst_n => udp_num[7].ACLR
rst_n => udp_num[8].ACLR
rst_n => udp_num[9].ACLR
rst_n => udp_num[10].ACLR
rst_n => udp_num[11].ACLR
rst_n => udp_num[12].ACLR
rst_n => udp_num[13].ACLR
rst_n => udp_num[14].ACLR
rst_n => udp_num[15].ACLR
rst_n => total_num[0].ACLR
rst_n => total_num[1].ACLR
rst_n => total_num[2].ACLR
rst_n => total_num[3].ACLR
rst_n => total_num[4].ACLR
rst_n => total_num[5].ACLR
rst_n => total_num[6].ACLR
rst_n => total_num[7].ACLR
rst_n => total_num[8].ACLR
rst_n => total_num[9].ACLR
rst_n => total_num[10].ACLR
rst_n => total_num[11].ACLR
rst_n => total_num[12].ACLR
rst_n => total_num[13].ACLR
rst_n => total_num[14].ACLR
rst_n => total_num[15].ACLR
rst_n => tx_data_num[0].ACLR
rst_n => tx_data_num[1].ACLR
rst_n => tx_data_num[2].ACLR
rst_n => tx_data_num[3].ACLR
rst_n => tx_data_num[4].ACLR
rst_n => tx_data_num[5].ACLR
rst_n => tx_data_num[6].ACLR
rst_n => tx_data_num[7].ACLR
rst_n => tx_data_num[8].ACLR
rst_n => tx_data_num[9].ACLR
rst_n => tx_data_num[10].ACLR
rst_n => tx_data_num[11].ACLR
rst_n => tx_data_num[12].ACLR
rst_n => tx_data_num[13].ACLR
rst_n => tx_data_num[14].ACLR
rst_n => tx_data_num[15].ACLR
rst_n => cur_state~3.DATAIN
rst_n => ip_head[6][31].ENA
rst_n => ip_head[6][30].ENA
rst_n => ip_head[6][29].ENA
rst_n => ip_head[6][28].ENA
rst_n => ip_head[6][27].ENA
rst_n => ip_head[6][26].ENA
rst_n => ip_head[6][25].ENA
rst_n => ip_head[6][24].ENA
rst_n => ip_head[6][23].ENA
rst_n => ip_head[6][22].ENA
rst_n => ip_head[6][21].ENA
rst_n => ip_head[6][20].ENA
rst_n => ip_head[6][19].ENA
rst_n => ip_head[6][18].ENA
rst_n => ip_head[6][17].ENA
rst_n => ip_head[6][16].ENA
rst_n => ip_head[6][15].ENA
rst_n => ip_head[6][14].ENA
rst_n => ip_head[6][13].ENA
rst_n => ip_head[6][12].ENA
rst_n => ip_head[6][11].ENA
rst_n => ip_head[6][10].ENA
rst_n => ip_head[6][9].ENA
rst_n => ip_head[6][8].ENA
rst_n => ip_head[6][7].ENA
rst_n => ip_head[6][6].ENA
rst_n => ip_head[6][5].ENA
rst_n => ip_head[6][4].ENA
rst_n => ip_head[6][3].ENA
rst_n => ip_head[6][2].ENA
rst_n => ip_head[6][1].ENA
rst_n => ip_head[6][0].ENA
rst_n => ip_head[5][31].ENA
rst_n => ip_head[5][30].ENA
rst_n => ip_head[5][29].ENA
rst_n => ip_head[5][28].ENA
rst_n => ip_head[5][27].ENA
rst_n => ip_head[5][26].ENA
rst_n => ip_head[5][25].ENA
rst_n => ip_head[5][24].ENA
rst_n => ip_head[5][23].ENA
rst_n => ip_head[5][22].ENA
rst_n => ip_head[5][21].ENA
rst_n => ip_head[5][20].ENA
rst_n => ip_head[5][19].ENA
rst_n => ip_head[5][18].ENA
rst_n => ip_head[5][17].ENA
rst_n => ip_head[5][16].ENA
rst_n => ip_head[5][15].ENA
rst_n => ip_head[5][14].ENA
rst_n => ip_head[5][13].ENA
rst_n => ip_head[5][12].ENA
rst_n => ip_head[5][11].ENA
rst_n => ip_head[5][10].ENA
rst_n => ip_head[5][9].ENA
rst_n => ip_head[5][8].ENA
rst_n => ip_head[5][7].ENA
rst_n => ip_head[5][6].ENA
rst_n => ip_head[5][5].ENA
rst_n => ip_head[5][4].ENA
rst_n => ip_head[5][3].ENA
rst_n => ip_head[5][2].ENA
rst_n => ip_head[5][1].ENA
rst_n => ip_head[5][0].ENA
rst_n => ip_head[4][31].ENA
rst_n => ip_head[4][30].ENA
rst_n => ip_head[4][29].ENA
rst_n => ip_head[4][28].ENA
rst_n => ip_head[4][27].ENA
rst_n => ip_head[4][26].ENA
rst_n => ip_head[4][25].ENA
rst_n => ip_head[4][24].ENA
rst_n => ip_head[4][23].ENA
rst_n => ip_head[4][22].ENA
rst_n => ip_head[4][21].ENA
rst_n => ip_head[4][20].ENA
rst_n => ip_head[4][19].ENA
rst_n => ip_head[4][18].ENA
rst_n => ip_head[4][17].ENA
rst_n => ip_head[4][16].ENA
rst_n => ip_head[4][15].ENA
rst_n => ip_head[4][14].ENA
rst_n => ip_head[4][13].ENA
rst_n => ip_head[4][12].ENA
rst_n => ip_head[4][11].ENA
rst_n => ip_head[4][10].ENA
rst_n => ip_head[4][9].ENA
rst_n => ip_head[4][8].ENA
rst_n => ip_head[4][7].ENA
rst_n => ip_head[4][6].ENA
rst_n => ip_head[4][5].ENA
rst_n => ip_head[4][4].ENA
rst_n => ip_head[4][3].ENA
rst_n => ip_head[4][2].ENA
rst_n => ip_head[4][1].ENA
rst_n => ip_head[4][0].ENA
rst_n => ip_head[3][31].ENA
rst_n => ip_head[3][30].ENA
rst_n => ip_head[3][29].ENA
rst_n => ip_head[3][28].ENA
rst_n => ip_head[3][27].ENA
rst_n => ip_head[3][26].ENA
rst_n => ip_head[3][25].ENA
rst_n => ip_head[3][24].ENA
rst_n => ip_head[3][23].ENA
rst_n => ip_head[3][22].ENA
rst_n => ip_head[3][21].ENA
rst_n => ip_head[3][20].ENA
rst_n => ip_head[3][19].ENA
rst_n => ip_head[3][18].ENA
rst_n => ip_head[3][17].ENA
rst_n => ip_head[3][16].ENA
rst_n => ip_head[3][15].ENA
rst_n => ip_head[3][14].ENA
rst_n => ip_head[3][13].ENA
rst_n => ip_head[3][12].ENA
rst_n => ip_head[3][11].ENA
rst_n => ip_head[3][10].ENA
rst_n => ip_head[3][9].ENA
rst_n => ip_head[3][8].ENA
rst_n => ip_head[3][7].ENA
rst_n => ip_head[3][6].ENA
rst_n => ip_head[3][5].ENA
rst_n => ip_head[3][4].ENA
rst_n => ip_head[3][3].ENA
rst_n => ip_head[3][2].ENA
rst_n => ip_head[3][1].ENA
rst_n => ip_head[3][0].ENA
rst_n => ip_head[2][31].ENA
rst_n => ip_head[2][30].ENA
rst_n => ip_head[2][29].ENA
rst_n => ip_head[2][28].ENA
rst_n => ip_head[2][27].ENA
rst_n => ip_head[2][26].ENA
rst_n => ip_head[2][25].ENA
rst_n => ip_head[2][24].ENA
rst_n => ip_head[2][23].ENA
rst_n => ip_head[2][22].ENA
rst_n => ip_head[2][21].ENA
rst_n => ip_head[2][20].ENA
rst_n => ip_head[2][19].ENA
rst_n => ip_head[2][18].ENA
rst_n => ip_head[2][17].ENA
rst_n => ip_head[2][16].ENA
rst_n => ip_head[2][15].ENA
rst_n => ip_head[2][14].ENA
rst_n => ip_head[2][13].ENA
rst_n => ip_head[2][12].ENA
rst_n => ip_head[2][11].ENA
rst_n => ip_head[2][10].ENA
rst_n => ip_head[2][9].ENA
rst_n => ip_head[2][8].ENA
rst_n => ip_head[2][7].ENA
rst_n => ip_head[2][6].ENA
rst_n => ip_head[2][5].ENA
rst_n => ip_head[2][4].ENA
rst_n => ip_head[2][3].ENA
rst_n => ip_head[2][2].ENA
rst_n => ip_head[2][1].ENA
rst_n => ip_head[2][0].ENA
rst_n => ip_head[1][15].ENA
rst_n => ip_head[1][14].ENA
rst_n => ip_head[1][13].ENA
rst_n => ip_head[1][12].ENA
rst_n => ip_head[1][11].ENA
rst_n => ip_head[1][10].ENA
rst_n => ip_head[1][9].ENA
rst_n => ip_head[1][8].ENA
rst_n => ip_head[1][7].ENA
rst_n => ip_head[1][6].ENA
rst_n => ip_head[1][5].ENA
rst_n => ip_head[1][4].ENA
rst_n => ip_head[1][3].ENA
rst_n => ip_head[1][2].ENA
rst_n => ip_head[1][1].ENA
rst_n => ip_head[1][0].ENA
rst_n => ip_head[0][31].ENA
rst_n => ip_head[0][30].ENA
rst_n => ip_head[0][29].ENA
rst_n => ip_head[0][28].ENA
rst_n => ip_head[0][27].ENA
rst_n => ip_head[0][26].ENA
rst_n => ip_head[0][25].ENA
rst_n => ip_head[0][24].ENA
rst_n => ip_head[0][23].ENA
rst_n => ip_head[0][22].ENA
rst_n => ip_head[0][21].ENA
rst_n => ip_head[0][20].ENA
rst_n => ip_head[0][19].ENA
rst_n => ip_head[0][18].ENA
rst_n => ip_head[0][17].ENA
rst_n => ip_head[0][16].ENA
rst_n => ip_head[0][15].ENA
rst_n => ip_head[0][14].ENA
rst_n => ip_head[0][13].ENA
rst_n => ip_head[0][12].ENA
rst_n => ip_head[0][11].ENA
rst_n => ip_head[0][10].ENA
rst_n => ip_head[0][9].ENA
rst_n => ip_head[0][8].ENA
rst_n => ip_head[0][7].ENA
rst_n => ip_head[0][6].ENA
rst_n => ip_head[0][5].ENA
rst_n => ip_head[0][4].ENA
rst_n => ip_head[0][3].ENA
rst_n => ip_head[0][2].ENA
rst_n => ip_head[0][1].ENA
rst_n => ip_head[0][0].ENA
rst_n => txdata_cnt[15]~reg0.ENA
rst_n => txdata_cnt[14]~reg0.ENA
rst_n => txdata_cnt[13]~reg0.ENA
rst_n => txdata_cnt[12]~reg0.ENA
rst_n => txdata_cnt[11]~reg0.ENA
rst_n => txdata_cnt[10]~reg0.ENA
rst_n => txdata_cnt[9]~reg0.ENA
rst_n => txdata_cnt[8]~reg0.ENA
rst_n => txdata_cnt[7]~reg0.ENA
rst_n => txdata_cnt[6]~reg0.ENA
rst_n => txdata_cnt[5]~reg0.ENA
rst_n => txdata_cnt[4]~reg0.ENA
rst_n => txdata_cnt[3]~reg0.ENA
rst_n => txdata_cnt[2]~reg0.ENA
rst_n => txdata_cnt[1]~reg0.ENA
rst_n => txdata_cnt[0]~reg0.ENA
rst_n => eth_tx_en_l.ENA
tx_start_en => start_en_d0.DATAIN
tx_data[0] => eth_tx_data_s.DATAB
tx_data[1] => eth_tx_data_s.DATAB
tx_data[2] => eth_tx_data_s.DATAB
tx_data[3] => eth_tx_data_s.DATAB
tx_data[4] => eth_tx_data_s.DATAB
tx_data[5] => eth_tx_data_s.DATAB
tx_data[6] => eth_tx_data_s.DATAB
tx_data[7] => eth_tx_data_s.DATAB
tx_data[8] => eth_tx_data_s.DATAB
tx_data[9] => eth_tx_data_s.DATAB
tx_data[10] => eth_tx_data_s.DATAB
tx_data[11] => eth_tx_data_s.DATAB
tx_data[12] => eth_tx_data_s.DATAB
tx_data[13] => eth_tx_data_s.DATAB
tx_data[14] => eth_tx_data_s.DATAB
tx_data[15] => eth_tx_data_s.DATAB
tx_data[16] => eth_tx_data_s.DATAB
tx_data[17] => eth_tx_data_s.DATAB
tx_data[18] => eth_tx_data_s.DATAB
tx_data[19] => eth_tx_data_s.DATAB
tx_data[20] => eth_tx_data_s.DATAB
tx_data[21] => eth_tx_data_s.DATAB
tx_data[22] => eth_tx_data_s.DATAB
tx_data[23] => eth_tx_data_s.DATAB
tx_data[24] => eth_tx_data_s.DATAB
tx_data[25] => eth_tx_data_s.DATAB
tx_data[26] => eth_tx_data_s.DATAB
tx_data[27] => eth_tx_data_s.DATAB
tx_data[28] => eth_tx_data_s.DATAB
tx_data[29] => eth_tx_data_s.DATAB
tx_data[30] => eth_tx_data_s.DATAB
tx_data[31] => eth_tx_data_s.DATAB
tx_byte_num[0] => tx_data_num[0].DATAIN
tx_byte_num[1] => tx_data_num[1].DATAIN
tx_byte_num[2] => tx_data_num[2].DATAIN
tx_byte_num[3] => tx_data_num[3].DATAIN
tx_byte_num[4] => tx_data_num[4].DATAIN
tx_byte_num[5] => tx_data_num[5].DATAIN
tx_byte_num[6] => tx_data_num[6].DATAIN
tx_byte_num[7] => tx_data_num[7].DATAIN
tx_byte_num[8] => tx_data_num[8].DATAIN
tx_byte_num[9] => tx_data_num[9].DATAIN
tx_byte_num[10] => tx_data_num[10].DATAIN
tx_byte_num[11] => tx_data_num[11].DATAIN
tx_byte_num[12] => tx_data_num[12].DATAIN
tx_byte_num[13] => tx_data_num[13].DATAIN
tx_byte_num[14] => tx_data_num[14].DATAIN
tx_byte_num[15] => tx_data_num[15].DATAIN
crc_data[0] => eth_tx_data_s.DATAB
crc_data[1] => eth_tx_data_s.DATAB
crc_data[2] => eth_tx_data_s.DATAB
crc_data[3] => eth_tx_data_s.DATAB
crc_data[4] => eth_tx_data_s.DATAB
crc_data[5] => eth_tx_data_s.DATAB
crc_data[6] => eth_tx_data_s.DATAB
crc_data[7] => eth_tx_data_s.DATAB
crc_data[8] => eth_tx_data_s.DATAB
crc_data[9] => eth_tx_data_s.DATAB
crc_data[10] => eth_tx_data_s.DATAB
crc_data[11] => eth_tx_data_s.DATAB
crc_data[12] => eth_tx_data_s.DATAB
crc_data[13] => eth_tx_data_s.DATAB
crc_data[14] => eth_tx_data_s.DATAB
crc_data[15] => eth_tx_data_s.DATAB
crc_data[16] => eth_tx_data_s.DATAB
crc_data[17] => eth_tx_data_s.DATAB
crc_data[18] => eth_tx_data_s.DATAB
crc_data[19] => eth_tx_data_s.DATAB
crc_data[20] => eth_tx_data_s.DATAB
crc_data[21] => eth_tx_data_s.DATAB
crc_data[22] => eth_tx_data_s.DATAB
crc_data[23] => eth_tx_data_s.DATAB
crc_data[24] => eth_tx_data_s.DATAB
crc_data[25] => eth_tx_data_s.DATAB
crc_data[26] => eth_tx_data_s.DATAB
crc_data[27] => eth_tx_data_s.DATAB
crc_data[28] => eth_tx_data_s.DATAB
crc_data[29] => eth_tx_data_s.DATAB
crc_data[30] => eth_tx_data_s.DATAB
crc_data[31] => eth_tx_data_s.DATAB
crc_next[0] => ~NO_FANOUT~
crc_next[1] => ~NO_FANOUT~
crc_next[2] => ~NO_FANOUT~
crc_next[3] => ~NO_FANOUT~
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_req <= tx_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_en <= eth_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[0] <= eth_tx_data_s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[1] <= eth_tx_data_s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[2] <= eth_tx_data_s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[3] <= eth_tx_data_s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[4] <= eth_tx_data_s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[5] <= eth_tx_data_s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[6] <= eth_tx_data_s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data_s[7] <= eth_tx_data_s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[0] <= txdata_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[1] <= txdata_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[2] <= txdata_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[3] <= txdata_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[4] <= txdata_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[5] <= txdata_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[6] <= txdata_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[7] <= txdata_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[8] <= txdata_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[9] <= txdata_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[10] <= txdata_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[11] <= txdata_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[12] <= txdata_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[13] <= txdata_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[14] <= txdata_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdata_cnt[15] <= txdata_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[0] <= data_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[1] <= data_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[2] <= data_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[3] <= data_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[4] <= data_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[5] <= data_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[6] <= data_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[7] <= data_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[8] <= data_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[9] <= data_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[10] <= data_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[11] <= data_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[12] <= data_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[13] <= data_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[14] <= data_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[15] <= data_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_clr <= crc_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|udp_receive:u_udp_receive
clk => clk.IN1
rst_n => rec_pkt_done~reg0.ACLR
rst_n => rec_data[0].ACLR
rst_n => rec_data[1].ACLR
rst_n => rec_data[2].ACLR
rst_n => rec_data[3].ACLR
rst_n => rec_data[4].ACLR
rst_n => rec_data[5].ACLR
rst_n => rec_data[6].ACLR
rst_n => rec_data[7].ACLR
rst_n => rec_data[8].ACLR
rst_n => rec_data[9].ACLR
rst_n => rec_data[10].ACLR
rst_n => rec_data[11].ACLR
rst_n => rec_data[12].ACLR
rst_n => rec_data[13].ACLR
rst_n => rec_data[14].ACLR
rst_n => rec_data[15].ACLR
rst_n => rec_data[16].ACLR
rst_n => rec_data[17].ACLR
rst_n => rec_data[18].ACLR
rst_n => rec_data[19].ACLR
rst_n => rec_data[20].ACLR
rst_n => rec_data[21].ACLR
rst_n => rec_data[22].ACLR
rst_n => rec_data[23].ACLR
rst_n => rec_data[24].ACLR
rst_n => rec_data[25].ACLR
rst_n => rec_data[26].ACLR
rst_n => rec_data[27].ACLR
rst_n => rec_data[28].ACLR
rst_n => rec_data[29].ACLR
rst_n => rec_data[30].ACLR
rst_n => rec_data[31].ACLR
rst_n => rec_en~reg0.ACLR
rst_n => rec_en_cnt[0].ACLR
rst_n => rec_en_cnt[1].ACLR
rst_n => data_cnt[0]~reg0.ACLR
rst_n => data_cnt[1]~reg0.ACLR
rst_n => data_cnt[2]~reg0.ACLR
rst_n => data_cnt[3]~reg0.ACLR
rst_n => data_cnt[4]~reg0.ACLR
rst_n => data_cnt[5]~reg0.ACLR
rst_n => data_cnt[6]~reg0.ACLR
rst_n => data_cnt[7]~reg0.ACLR
rst_n => data_cnt[8]~reg0.ACLR
rst_n => data_cnt[9]~reg0.ACLR
rst_n => data_cnt[10]~reg0.ACLR
rst_n => data_cnt[11]~reg0.ACLR
rst_n => data_cnt[12]~reg0.ACLR
rst_n => data_cnt[13]~reg0.ACLR
rst_n => data_cnt[14]~reg0.ACLR
rst_n => data_cnt[15]~reg0.ACLR
rst_n => data_byte_num[0].ACLR
rst_n => data_byte_num[1].ACLR
rst_n => data_byte_num[2].ACLR
rst_n => data_byte_num[3].ACLR
rst_n => data_byte_num[4].ACLR
rst_n => data_byte_num[5].ACLR
rst_n => data_byte_num[6].ACLR
rst_n => data_byte_num[7].ACLR
rst_n => data_byte_num[8].ACLR
rst_n => data_byte_num[9].ACLR
rst_n => data_byte_num[10].ACLR
rst_n => data_byte_num[11].ACLR
rst_n => data_byte_num[12].ACLR
rst_n => data_byte_num[13].ACLR
rst_n => data_byte_num[14].ACLR
rst_n => data_byte_num[15].ACLR
rst_n => udp_byte_num[0].ACLR
rst_n => udp_byte_num[1].ACLR
rst_n => udp_byte_num[2].ACLR
rst_n => udp_byte_num[3].ACLR
rst_n => udp_byte_num[4].ACLR
rst_n => udp_byte_num[5].ACLR
rst_n => udp_byte_num[6].ACLR
rst_n => udp_byte_num[7].ACLR
rst_n => udp_byte_num[8].ACLR
rst_n => udp_byte_num[9].ACLR
rst_n => udp_byte_num[10].ACLR
rst_n => udp_byte_num[11].ACLR
rst_n => udp_byte_num[12].ACLR
rst_n => udp_byte_num[13].ACLR
rst_n => udp_byte_num[14].ACLR
rst_n => udp_byte_num[15].ACLR
rst_n => ip_head_byte_num[0].ACLR
rst_n => ip_head_byte_num[1].ACLR
rst_n => ip_head_byte_num[2].ACLR
rst_n => ip_head_byte_num[3].ACLR
rst_n => ip_head_byte_num[4].ACLR
rst_n => ip_head_byte_num[5].ACLR
rst_n => des_ip[0].ACLR
rst_n => des_ip[1].ACLR
rst_n => des_ip[2].ACLR
rst_n => des_ip[3].ACLR
rst_n => des_ip[4].ACLR
rst_n => des_ip[5].ACLR
rst_n => des_ip[6].ACLR
rst_n => des_ip[7].ACLR
rst_n => des_ip[8].ACLR
rst_n => des_ip[9].ACLR
rst_n => des_ip[10].ACLR
rst_n => des_ip[11].ACLR
rst_n => des_ip[12].ACLR
rst_n => des_ip[13].ACLR
rst_n => des_ip[14].ACLR
rst_n => des_ip[15].ACLR
rst_n => des_ip[16].ACLR
rst_n => des_ip[17].ACLR
rst_n => des_ip[18].ACLR
rst_n => des_ip[19].ACLR
rst_n => des_ip[20].ACLR
rst_n => des_ip[21].ACLR
rst_n => des_ip[22].ACLR
rst_n => des_ip[23].ACLR
rst_n => src_mac[0]~reg0.ACLR
rst_n => src_mac[1]~reg0.ACLR
rst_n => src_mac[2]~reg0.ACLR
rst_n => src_mac[3]~reg0.ACLR
rst_n => src_mac[4]~reg0.ACLR
rst_n => src_mac[5]~reg0.ACLR
rst_n => src_mac[6]~reg0.ACLR
rst_n => src_mac[7]~reg0.ACLR
rst_n => src_mac[8]~reg0.ACLR
rst_n => src_mac[9]~reg0.ACLR
rst_n => src_mac[10]~reg0.ACLR
rst_n => src_mac[11]~reg0.ACLR
rst_n => src_mac[12]~reg0.ACLR
rst_n => src_mac[13]~reg0.ACLR
rst_n => src_mac[14]~reg0.ACLR
rst_n => src_mac[15]~reg0.ACLR
rst_n => src_mac[16]~reg0.ACLR
rst_n => src_mac[17]~reg0.ACLR
rst_n => src_mac[18]~reg0.ACLR
rst_n => src_mac[19]~reg0.ACLR
rst_n => src_mac[20]~reg0.ACLR
rst_n => src_mac[21]~reg0.ACLR
rst_n => src_mac[22]~reg0.ACLR
rst_n => src_mac[23]~reg0.ACLR
rst_n => src_mac[24]~reg0.ACLR
rst_n => src_mac[25]~reg0.ACLR
rst_n => src_mac[26]~reg0.ACLR
rst_n => src_mac[27]~reg0.ACLR
rst_n => src_mac[28]~reg0.ACLR
rst_n => src_mac[29]~reg0.ACLR
rst_n => src_mac[30]~reg0.ACLR
rst_n => src_mac[31]~reg0.ACLR
rst_n => src_mac[32]~reg0.ACLR
rst_n => src_mac[33]~reg0.ACLR
rst_n => src_mac[34]~reg0.ACLR
rst_n => src_mac[35]~reg0.ACLR
rst_n => src_mac[36]~reg0.ACLR
rst_n => src_mac[37]~reg0.ACLR
rst_n => src_mac[38]~reg0.ACLR
rst_n => src_mac[39]~reg0.ACLR
rst_n => src_mac[40]~reg0.ACLR
rst_n => src_mac[41]~reg0.ACLR
rst_n => src_mac[42]~reg0.ACLR
rst_n => src_mac[43]~reg0.ACLR
rst_n => src_mac[44]~reg0.ACLR
rst_n => src_mac[45]~reg0.ACLR
rst_n => src_mac[46]~reg0.ACLR
rst_n => src_mac[47]~reg0.ACLR
rst_n => des_mac[0].ACLR
rst_n => des_mac[1].ACLR
rst_n => des_mac[2].ACLR
rst_n => des_mac[3].ACLR
rst_n => des_mac[4].ACLR
rst_n => des_mac[5].ACLR
rst_n => des_mac[6].ACLR
rst_n => des_mac[7].ACLR
rst_n => des_mac[8].ACLR
rst_n => des_mac[9].ACLR
rst_n => des_mac[10].ACLR
rst_n => des_mac[11].ACLR
rst_n => des_mac[12].ACLR
rst_n => des_mac[13].ACLR
rst_n => des_mac[14].ACLR
rst_n => des_mac[15].ACLR
rst_n => des_mac[16].ACLR
rst_n => des_mac[17].ACLR
rst_n => des_mac[18].ACLR
rst_n => des_mac[19].ACLR
rst_n => des_mac[20].ACLR
rst_n => des_mac[21].ACLR
rst_n => des_mac[22].ACLR
rst_n => des_mac[23].ACLR
rst_n => des_mac[24].ACLR
rst_n => des_mac[25].ACLR
rst_n => des_mac[26].ACLR
rst_n => des_mac[27].ACLR
rst_n => des_mac[28].ACLR
rst_n => des_mac[29].ACLR
rst_n => des_mac[30].ACLR
rst_n => des_mac[31].ACLR
rst_n => des_mac[32].ACLR
rst_n => des_mac[33].ACLR
rst_n => des_mac[34].ACLR
rst_n => des_mac[35].ACLR
rst_n => des_mac[36].ACLR
rst_n => des_mac[37].ACLR
rst_n => des_mac[38].ACLR
rst_n => des_mac[39].ACLR
rst_n => des_mac[40].ACLR
rst_n => des_mac[41].ACLR
rst_n => des_mac[42].ACLR
rst_n => des_mac[43].ACLR
rst_n => des_mac[44].ACLR
rst_n => des_mac[45].ACLR
rst_n => des_mac[46].ACLR
rst_n => des_mac[47].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => error_en.ACLR
rst_n => skip_en.ACLR
rst_n => cnt_2~reg0.ACLR
rst_n => rec_data_s[0]~reg0.ACLR
rst_n => rec_data_s[1]~reg0.ACLR
rst_n => rec_data_s[2]~reg0.ACLR
rst_n => rec_data_s[3]~reg0.ACLR
rst_n => rec_data_s[4]~reg0.ACLR
rst_n => rec_data_s[5]~reg0.ACLR
rst_n => rec_data_s[6]~reg0.ACLR
rst_n => rec_data_s[7]~reg0.ACLR
rst_n => rec_data_s[8]~reg0.ACLR
rst_n => rec_data_s[9]~reg0.ACLR
rst_n => rec_data_s[10]~reg0.ACLR
rst_n => rec_data_s[11]~reg0.ACLR
rst_n => rec_data_s[12]~reg0.ACLR
rst_n => rec_data_s[13]~reg0.ACLR
rst_n => rec_data_s[14]~reg0.ACLR
rst_n => rec_data_s[15]~reg0.ACLR
rst_n => rec_data_s[16]~reg0.ACLR
rst_n => rec_data_s[17]~reg0.ACLR
rst_n => rec_data_s[18]~reg0.ACLR
rst_n => rec_data_s[19]~reg0.ACLR
rst_n => rec_data_s[20]~reg0.ACLR
rst_n => rec_data_s[21]~reg0.ACLR
rst_n => rec_data_s[22]~reg0.ACLR
rst_n => rec_data_s[23]~reg0.ACLR
rst_n => rec_data_s[24]~reg0.ACLR
rst_n => rec_data_s[25]~reg0.ACLR
rst_n => rec_data_s[26]~reg0.ACLR
rst_n => rec_data_s[27]~reg0.ACLR
rst_n => rec_data_s[28]~reg0.ACLR
rst_n => rec_data_s[29]~reg0.ACLR
rst_n => rec_data_s[30]~reg0.ACLR
rst_n => rec_data_s[31]~reg0.ACLR
rst_n => rx_byte_val.ACLR
rst_n => cur_state~3.DATAIN
eth_rxdv => cnt_2~reg0.DATAIN
eth_rxdv => always6.IN1
eth_rx_data[0] => ~NO_FANOUT~
eth_rx_data[1] => ~NO_FANOUT~
eth_rx_data[2] => ~NO_FANOUT~
eth_rx_data[3] => ~NO_FANOUT~
rx_data_s[0] => src_mac.DATAB
rx_data_s[0] => des_mac.DATAB
rx_data_s[0] => des_ip.DATAB
rx_data_s[0] => des_ip.DATAB
rx_data_s[0] => ip_head_byte_num.DATAB
rx_data_s[0] => udp_byte_num.DATAB
rx_data_s[0] => udp_byte_num.DATAB
rx_data_s[0] => rec_data.DATAB
rx_data_s[0] => rec_data.DATAB
rx_data_s[0] => rec_data.DATAB
rx_data_s[0] => rec_data.DATAB
rx_data_s[0] => Equal0.IN3
rx_data_s[0] => Equal2.IN4
rx_data_s[0] => Equal10.IN7
rx_data_s[0] => Equal12.IN1
rx_data_s[1] => src_mac.DATAB
rx_data_s[1] => des_mac.DATAB
rx_data_s[1] => des_ip.DATAB
rx_data_s[1] => des_ip.DATAB
rx_data_s[1] => ip_head_byte_num.DATAB
rx_data_s[1] => udp_byte_num.DATAB
rx_data_s[1] => udp_byte_num.DATAB
rx_data_s[1] => rec_data.DATAB
rx_data_s[1] => rec_data.DATAB
rx_data_s[1] => rec_data.DATAB
rx_data_s[1] => rec_data.DATAB
rx_data_s[1] => Equal0.IN7
rx_data_s[1] => Equal2.IN7
rx_data_s[1] => Equal10.IN4
rx_data_s[1] => Equal12.IN7
rx_data_s[2] => src_mac.DATAB
rx_data_s[2] => des_mac.DATAB
rx_data_s[2] => des_ip.DATAB
rx_data_s[2] => des_ip.DATAB
rx_data_s[2] => ip_head_byte_num.DATAB
rx_data_s[2] => udp_byte_num.DATAB
rx_data_s[2] => udp_byte_num.DATAB
rx_data_s[2] => rec_data.DATAB
rx_data_s[2] => rec_data.DATAB
rx_data_s[2] => rec_data.DATAB
rx_data_s[2] => rec_data.DATAB
rx_data_s[2] => Equal0.IN2
rx_data_s[2] => Equal2.IN3
rx_data_s[2] => Equal10.IN3
rx_data_s[2] => Equal12.IN6
rx_data_s[3] => src_mac.DATAB
rx_data_s[3] => des_mac.DATAB
rx_data_s[3] => des_ip.DATAB
rx_data_s[3] => des_ip.DATAB
rx_data_s[3] => ip_head_byte_num.DATAB
rx_data_s[3] => udp_byte_num.DATAB
rx_data_s[3] => udp_byte_num.DATAB
rx_data_s[3] => rec_data.DATAB
rx_data_s[3] => rec_data.DATAB
rx_data_s[3] => rec_data.DATAB
rx_data_s[3] => rec_data.DATAB
rx_data_s[3] => Equal0.IN6
rx_data_s[3] => Equal2.IN6
rx_data_s[3] => Equal10.IN2
rx_data_s[3] => Equal12.IN5
rx_data_s[4] => src_mac.DATAB
rx_data_s[4] => des_mac.DATAB
rx_data_s[4] => des_ip.DATAB
rx_data_s[4] => des_ip.DATAB
rx_data_s[4] => udp_byte_num.DATAB
rx_data_s[4] => udp_byte_num.DATAB
rx_data_s[4] => rec_data.DATAB
rx_data_s[4] => rec_data.DATAB
rx_data_s[4] => rec_data.DATAB
rx_data_s[4] => rec_data.DATAB
rx_data_s[4] => Equal0.IN1
rx_data_s[4] => Equal2.IN2
rx_data_s[4] => Equal10.IN6
rx_data_s[4] => Equal12.IN4
rx_data_s[5] => src_mac.DATAB
rx_data_s[5] => des_mac.DATAB
rx_data_s[5] => des_ip.DATAB
rx_data_s[5] => des_ip.DATAB
rx_data_s[5] => udp_byte_num.DATAB
rx_data_s[5] => udp_byte_num.DATAB
rx_data_s[5] => rec_data.DATAB
rx_data_s[5] => rec_data.DATAB
rx_data_s[5] => rec_data.DATAB
rx_data_s[5] => rec_data.DATAB
rx_data_s[5] => Equal0.IN5
rx_data_s[5] => Equal2.IN5
rx_data_s[5] => Equal10.IN1
rx_data_s[5] => Equal12.IN3
rx_data_s[6] => src_mac.DATAB
rx_data_s[6] => des_mac.DATAB
rx_data_s[6] => des_ip.DATAB
rx_data_s[6] => des_ip.DATAB
rx_data_s[6] => udp_byte_num.DATAB
rx_data_s[6] => udp_byte_num.DATAB
rx_data_s[6] => rec_data.DATAB
rx_data_s[6] => rec_data.DATAB
rx_data_s[6] => rec_data.DATAB
rx_data_s[6] => rec_data.DATAB
rx_data_s[6] => Equal0.IN0
rx_data_s[6] => Equal2.IN1
rx_data_s[6] => Equal10.IN0
rx_data_s[6] => Equal12.IN2
rx_data_s[7] => src_mac.DATAB
rx_data_s[7] => des_mac.DATAB
rx_data_s[7] => des_ip.DATAB
rx_data_s[7] => des_ip.DATAB
rx_data_s[7] => udp_byte_num.DATAB
rx_data_s[7] => udp_byte_num.DATAB
rx_data_s[7] => rec_data.DATAB
rx_data_s[7] => rec_data.DATAB
rx_data_s[7] => rec_data.DATAB
rx_data_s[7] => rec_data.DATAB
rx_data_s[7] => Equal0.IN4
rx_data_s[7] => Equal2.IN0
rx_data_s[7] => Equal10.IN5
rx_data_s[7] => Equal12.IN0
cnt_2 <= cnt_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_pkt_done <= rec_pkt_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_en <= rec_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_otss[0] <= <GND>
rec_otss[1] <= <GND>
rec_otss[2] <= <GND>
rec_otss[3] <= <GND>
rec_otss[4] <= <GND>
rec_otss[5] <= <GND>
rec_otss[6] <= <GND>
rec_otss[7] <= <GND>
rec_otss[8] <= <GND>
rec_otss[9] <= <GND>
rec_otss[10] <= <GND>
rec_otss[11] <= <GND>
rec_otss[12] <= <GND>
rec_otss[13] <= <GND>
rec_otss[14] <= <GND>
rec_otss[15] <= <GND>
rec_otss[16] <= <GND>
rec_otss[17] <= <GND>
rec_otss[18] <= <GND>
rec_otss[19] <= <GND>
rec_otss[20] <= <GND>
rec_otss[21] <= <GND>
rec_otss[22] <= <GND>
rec_otss[23] <= <GND>
rec_otss[24] <= <GND>
rec_otss[25] <= <GND>
rec_otss[26] <= <GND>
rec_otss[27] <= <GND>
rec_otss[28] <= <GND>
rec_otss[29] <= <GND>
rec_otss[30] <= <GND>
rec_otss[31] <= <GND>
rec_otss[32] <= <GND>
rec_otss[33] <= <GND>
rec_otss[34] <= <GND>
rec_otss[35] <= <GND>
rec_otss[36] <= <GND>
rec_otss[37] <= <GND>
rec_otss[38] <= <GND>
rec_otss[39] <= <GND>
rec_otss[40] <= <GND>
rec_otss[41] <= <GND>
rec_otss[42] <= <GND>
rec_otss[43] <= <GND>
rec_otss[44] <= <GND>
rec_otss[45] <= <GND>
rec_otss[46] <= <GND>
rec_otss[47] <= <GND>
rec_otsn[0] <= <GND>
rec_otsn[1] <= <GND>
rec_otsn[2] <= <GND>
rec_otsn[3] <= <GND>
rec_otsn[4] <= <GND>
rec_otsn[5] <= <GND>
rec_otsn[6] <= <GND>
rec_otsn[7] <= <GND>
rec_otsn[8] <= <GND>
rec_otsn[9] <= <GND>
rec_otsn[10] <= <GND>
rec_otsn[11] <= <GND>
rec_otsn[12] <= <GND>
rec_otsn[13] <= <GND>
rec_otsn[14] <= <GND>
rec_otsn[15] <= <GND>
rec_otsn[16] <= <GND>
rec_otsn[17] <= <GND>
rec_otsn[18] <= <GND>
rec_otsn[19] <= <GND>
rec_otsn[20] <= <GND>
rec_otsn[21] <= <GND>
rec_otsn[22] <= <GND>
rec_otsn[23] <= <GND>
rec_otsn[24] <= <GND>
rec_otsn[25] <= <GND>
rec_otsn[26] <= <GND>
rec_otsn[27] <= <GND>
rec_otsn[28] <= <GND>
rec_otsn[29] <= <GND>
rec_otsn[30] <= <GND>
rec_otsn[31] <= <GND>
txdatacnt_en <= <GND>
data_cnt[0] <= data_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[1] <= data_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[2] <= data_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[3] <= data_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[4] <= data_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[5] <= data_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[6] <= data_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[7] <= data_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[8] <= data_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[9] <= data_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[10] <= data_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[11] <= data_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[12] <= data_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[13] <= data_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[14] <= data_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_cnt[15] <= data_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[0] <= rec_data_s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[1] <= rec_data_s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[2] <= rec_data_s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[3] <= rec_data_s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[4] <= rec_data_s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[5] <= rec_data_s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[6] <= rec_data_s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[7] <= rec_data_s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[8] <= rec_data_s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[9] <= rec_data_s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[10] <= rec_data_s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[11] <= rec_data_s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[12] <= rec_data_s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[13] <= rec_data_s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[14] <= rec_data_s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[15] <= rec_data_s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[16] <= rec_data_s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[17] <= rec_data_s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[18] <= rec_data_s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[19] <= rec_data_s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[20] <= rec_data_s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[21] <= rec_data_s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[22] <= rec_data_s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[23] <= rec_data_s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[24] <= rec_data_s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[25] <= rec_data_s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[26] <= rec_data_s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[27] <= rec_data_s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[28] <= rec_data_s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[29] <= rec_data_s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[30] <= rec_data_s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data_s[31] <= rec_data_s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[0] <= src_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[1] <= src_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[2] <= src_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[3] <= src_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[4] <= src_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[5] <= src_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[6] <= src_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[7] <= src_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[8] <= src_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[9] <= src_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[10] <= src_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[11] <= src_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[12] <= src_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[13] <= src_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[14] <= src_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[15] <= src_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[16] <= src_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[17] <= src_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[18] <= src_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[19] <= src_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[20] <= src_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[21] <= src_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[22] <= src_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[23] <= src_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[24] <= src_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[25] <= src_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[26] <= src_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[27] <= src_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[28] <= src_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[29] <= src_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[30] <= src_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[31] <= src_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[32] <= src_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[33] <= src_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[34] <= src_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[35] <= src_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[36] <= src_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[37] <= src_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[38] <= src_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[39] <= src_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[40] <= src_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[41] <= src_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[42] <= src_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[43] <= src_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[44] <= src_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[45] <= src_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[46] <= src_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[47] <= src_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_rx_clk_250m <= rxclk250:c3.c0


|ethernet|udp_receive:u_udp_receive|rxclk250:c3
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|ethernet|udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component
inclk[0] => rxclk250_altpll:auto_generated.inclk[0]
inclk[1] => rxclk250_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => rxclk250_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ethernet|udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component|rxclk250_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ethernet|crc32_d4:u_crc32_d4
datain[0] => lfsr_c[1].IN1
datain[0] => lfsr_c[2].IN1
datain[0] => lfsr_c[3].IN1
datain[0] => lfsr_c[5].IN1
datain[0] => lfsr_c[6].IN1
datain[0] => lfsr_c[7].IN1
datain[0] => lfsr_c[13].IN1
datain[0] => lfsr_c[14].IN1
datain[0] => lfsr_c[15].IN1
datain[0] => lfsr_c[18].IN1
datain[0] => lfsr_c[19].IN1
datain[0] => lfsr_c[24].IN1
datain[0] => lfsr_c[27].IN1
datain[0] => lfsr_c[29].IN1
datain[0] => lfsr_c[30].IN1
datain[1] => lfsr_c[0].IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c[4].IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c[12].IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c[17].IN1
datain[1] => lfsr_c.IN1
datain[1] => lfsr_c[23].IN1
datain[1] => lfsr_c[26].IN1
datain[1] => lfsr_c[28].IN1
datain[1] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c[9].IN1
datain[2] => lfsr_c[10].IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c[16].IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c[21].IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c.IN1
datain[2] => lfsr_c[31].IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c[8].IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c[11].IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c[20].IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[3] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c[25].IN1
datain[4] => lfsr_c.IN1
datain[4] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[5] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[6] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c[22].IN1
datain[7] => lfsr_c.IN1
datain[7] => lfsr_c.IN1
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_en => lfsr_q.OUTPUTSELECT
crc_data[0] <= lfsr_q[0].DB_MAX_OUTPUT_PORT_TYPE
crc_data[1] <= lfsr_q[1].DB_MAX_OUTPUT_PORT_TYPE
crc_data[2] <= lfsr_q[2].DB_MAX_OUTPUT_PORT_TYPE
crc_data[3] <= lfsr_q[3].DB_MAX_OUTPUT_PORT_TYPE
crc_data[4] <= lfsr_q[4].DB_MAX_OUTPUT_PORT_TYPE
crc_data[5] <= lfsr_q[5].DB_MAX_OUTPUT_PORT_TYPE
crc_data[6] <= lfsr_q[6].DB_MAX_OUTPUT_PORT_TYPE
crc_data[7] <= lfsr_q[7].DB_MAX_OUTPUT_PORT_TYPE
crc_data[8] <= lfsr_q[8].DB_MAX_OUTPUT_PORT_TYPE
crc_data[9] <= lfsr_q[9].DB_MAX_OUTPUT_PORT_TYPE
crc_data[10] <= lfsr_q[10].DB_MAX_OUTPUT_PORT_TYPE
crc_data[11] <= lfsr_q[11].DB_MAX_OUTPUT_PORT_TYPE
crc_data[12] <= lfsr_q[12].DB_MAX_OUTPUT_PORT_TYPE
crc_data[13] <= lfsr_q[13].DB_MAX_OUTPUT_PORT_TYPE
crc_data[14] <= lfsr_q[14].DB_MAX_OUTPUT_PORT_TYPE
crc_data[15] <= lfsr_q[15].DB_MAX_OUTPUT_PORT_TYPE
crc_data[16] <= lfsr_q[16].DB_MAX_OUTPUT_PORT_TYPE
crc_data[17] <= lfsr_q[17].DB_MAX_OUTPUT_PORT_TYPE
crc_data[18] <= lfsr_q[18].DB_MAX_OUTPUT_PORT_TYPE
crc_data[19] <= lfsr_q[19].DB_MAX_OUTPUT_PORT_TYPE
crc_data[20] <= lfsr_q[20].DB_MAX_OUTPUT_PORT_TYPE
crc_data[21] <= lfsr_q[21].DB_MAX_OUTPUT_PORT_TYPE
crc_data[22] <= lfsr_q[22].DB_MAX_OUTPUT_PORT_TYPE
crc_data[23] <= lfsr_q[23].DB_MAX_OUTPUT_PORT_TYPE
crc_data[24] <= lfsr_q[24].DB_MAX_OUTPUT_PORT_TYPE
crc_data[25] <= lfsr_q[25].DB_MAX_OUTPUT_PORT_TYPE
crc_data[26] <= lfsr_q[26].DB_MAX_OUTPUT_PORT_TYPE
crc_data[27] <= lfsr_q[27].DB_MAX_OUTPUT_PORT_TYPE
crc_data[28] <= lfsr_q[28].DB_MAX_OUTPUT_PORT_TYPE
crc_data[29] <= lfsr_q[29].DB_MAX_OUTPUT_PORT_TYPE
crc_data[30] <= lfsr_q[30].DB_MAX_OUTPUT_PORT_TYPE
crc_data[31] <= lfsr_q[31].DB_MAX_OUTPUT_PORT_TYPE
rst_n => lfsr_q[0].PRESET
rst_n => lfsr_q[1].PRESET
rst_n => lfsr_q[2].PRESET
rst_n => lfsr_q[3].PRESET
rst_n => lfsr_q[4].PRESET
rst_n => lfsr_q[5].PRESET
rst_n => lfsr_q[6].PRESET
rst_n => lfsr_q[7].PRESET
rst_n => lfsr_q[8].PRESET
rst_n => lfsr_q[9].PRESET
rst_n => lfsr_q[10].PRESET
rst_n => lfsr_q[11].PRESET
rst_n => lfsr_q[12].PRESET
rst_n => lfsr_q[13].PRESET
rst_n => lfsr_q[14].PRESET
rst_n => lfsr_q[15].PRESET
rst_n => lfsr_q[16].PRESET
rst_n => lfsr_q[17].PRESET
rst_n => lfsr_q[18].PRESET
rst_n => lfsr_q[19].PRESET
rst_n => lfsr_q[20].PRESET
rst_n => lfsr_q[21].PRESET
rst_n => lfsr_q[22].PRESET
rst_n => lfsr_q[23].PRESET
rst_n => lfsr_q[24].PRESET
rst_n => lfsr_q[25].PRESET
rst_n => lfsr_q[26].PRESET
rst_n => lfsr_q[27].PRESET
rst_n => lfsr_q[28].PRESET
rst_n => lfsr_q[29].PRESET
rst_n => lfsr_q[30].PRESET
rst_n => lfsr_q[31].PRESET
clk => ~NO_FANOUT~
clk1 => lfsr_q[0].CLK
clk1 => lfsr_q[1].CLK
clk1 => lfsr_q[2].CLK
clk1 => lfsr_q[3].CLK
clk1 => lfsr_q[4].CLK
clk1 => lfsr_q[5].CLK
clk1 => lfsr_q[6].CLK
clk1 => lfsr_q[7].CLK
clk1 => lfsr_q[8].CLK
clk1 => lfsr_q[9].CLK
clk1 => lfsr_q[10].CLK
clk1 => lfsr_q[11].CLK
clk1 => lfsr_q[12].CLK
clk1 => lfsr_q[13].CLK
clk1 => lfsr_q[14].CLK
clk1 => lfsr_q[15].CLK
clk1 => lfsr_q[16].CLK
clk1 => lfsr_q[17].CLK
clk1 => lfsr_q[18].CLK
clk1 => lfsr_q[19].CLK
clk1 => lfsr_q[20].CLK
clk1 => lfsr_q[21].CLK
clk1 => lfsr_q[22].CLK
clk1 => lfsr_q[23].CLK
clk1 => lfsr_q[24].CLK
clk1 => lfsr_q[25].CLK
clk1 => lfsr_q[26].CLK
clk1 => lfsr_q[27].CLK
clk1 => lfsr_q[28].CLK
clk1 => lfsr_q[29].CLK
clk1 => lfsr_q[30].CLK
clk1 => lfsr_q[31].CLK
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT
crc_clr => lfsr_q.OUTPUTSELECT


|ethernet|data_acq:d1
clk => clk.IN1
rdfifoclk => rdfifoclk.IN1
rst_n => rst_n.IN2
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
datain[14] => datain[14].IN1
datain[15] => datain[15].IN1
cnvst <= acquire_en.DB_MAX_OUTPUT_PORT_TYPE
adtx_en <= fifo_pp:fifo.adtx_en
filouten <= filouten.DB_MAX_OUTPUT_PORT_TYPE
data_trans <= fifo_pp:fifo.rd_en
trans_data[0] <= fifo_pp:fifo.trans_data
trans_data[1] <= fifo_pp:fifo.trans_data
trans_data[2] <= fifo_pp:fifo.trans_data
trans_data[3] <= fifo_pp:fifo.trans_data
trans_data[4] <= fifo_pp:fifo.trans_data
trans_data[5] <= fifo_pp:fifo.trans_data
trans_data[6] <= fifo_pp:fifo.trans_data
trans_data[7] <= fifo_pp:fifo.trans_data
trans_data[8] <= fifo_pp:fifo.trans_data
trans_data[9] <= fifo_pp:fifo.trans_data
trans_data[10] <= fifo_pp:fifo.trans_data
trans_data[11] <= fifo_pp:fifo.trans_data
trans_data[12] <= fifo_pp:fifo.trans_data
trans_data[13] <= fifo_pp:fifo.trans_data
trans_data[14] <= fifo_pp:fifo.trans_data
trans_data[15] <= fifo_pp:fifo.trans_data
trans_data[16] <= fifo_pp:fifo.trans_data
trans_data[17] <= fifo_pp:fifo.trans_data
trans_data[18] <= fifo_pp:fifo.trans_data
trans_data[19] <= fifo_pp:fifo.trans_data
trans_data[20] <= fifo_pp:fifo.trans_data
trans_data[21] <= fifo_pp:fifo.trans_data
trans_data[22] <= fifo_pp:fifo.trans_data
trans_data[23] <= fifo_pp:fifo.trans_data
trans_data[24] <= fifo_pp:fifo.trans_data
trans_data[25] <= fifo_pp:fifo.trans_data
trans_data[26] <= fifo_pp:fifo.trans_data
trans_data[27] <= fifo_pp:fifo.trans_data
trans_data[28] <= fifo_pp:fifo.trans_data
trans_data[29] <= fifo_pp:fifo.trans_data
trans_data[30] <= fifo_pp:fifo.trans_data
trans_data[31] <= fifo_pp:fifo.trans_data


|ethernet|data_acq:d1|fir:f1
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= fir_0002:fir_inst.ast_source_data
ast_source_data[1] <= fir_0002:fir_inst.ast_source_data
ast_source_data[2] <= fir_0002:fir_inst.ast_source_data
ast_source_data[3] <= fir_0002:fir_inst.ast_source_data
ast_source_data[4] <= fir_0002:fir_inst.ast_source_data
ast_source_data[5] <= fir_0002:fir_inst.ast_source_data
ast_source_data[6] <= fir_0002:fir_inst.ast_source_data
ast_source_data[7] <= fir_0002:fir_inst.ast_source_data
ast_source_data[8] <= fir_0002:fir_inst.ast_source_data
ast_source_data[9] <= fir_0002:fir_inst.ast_source_data
ast_source_data[10] <= fir_0002:fir_inst.ast_source_data
ast_source_data[11] <= fir_0002:fir_inst.ast_source_data
ast_source_data[12] <= fir_0002:fir_inst.ast_source_data
ast_source_data[13] <= fir_0002:fir_inst.ast_source_data
ast_source_data[14] <= fir_0002:fir_inst.ast_source_data
ast_source_data[15] <= fir_0002:fir_inst.ast_source_data
ast_source_data[16] <= fir_0002:fir_inst.ast_source_data
ast_source_data[17] <= fir_0002:fir_inst.ast_source_data
ast_source_data[18] <= fir_0002:fir_inst.ast_source_data
ast_source_data[19] <= fir_0002:fir_inst.ast_source_data
ast_source_data[20] <= fir_0002:fir_inst.ast_source_data
ast_source_data[21] <= fir_0002:fir_inst.ast_source_data
ast_source_data[22] <= fir_0002:fir_inst.ast_source_data
ast_source_data[23] <= fir_0002:fir_inst.ast_source_data
ast_source_data[24] <= fir_0002:fir_inst.ast_source_data
ast_source_data[25] <= fir_0002:fir_inst.ast_source_data
ast_source_data[26] <= fir_0002:fir_inst.ast_source_data
ast_source_data[27] <= fir_0002:fir_inst.ast_source_data
ast_source_valid <= fir_0002:fir_inst.ast_source_valid
ast_source_error[0] <= fir_0002:fir_inst.ast_source_error
ast_source_error[1] <= fir_0002:fir_inst.ast_source_error


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst
clk => fir_0002_ast:fir_0002_ast_inst.clk
reset_n => fir_0002_ast:fir_0002_ast_inst.reset_n
ast_sink_data[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[15]
ast_sink_valid => fir_0002_ast:fir_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[26]
ast_source_data[27] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[27]
ast_source_valid <= fir_0002_ast:fir_0002_ast_inst.ast_source_valid
ast_source_error[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[1]


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => core_out_channel_0[0].CLK
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => fir_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
reset_n => core_out_channel_0[0].ACLR
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_13.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_13.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_13.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_13.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_13.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_13.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_13.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_13.xin[15]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_mtree_add0_0_o[0].CLK
clk => u0_m0_wo0_mtree_add0_0_o[1].CLK
clk => u0_m0_wo0_mtree_add0_0_o[2].CLK
clk => u0_m0_wo0_mtree_add0_0_o[3].CLK
clk => u0_m0_wo0_mtree_add0_0_o[4].CLK
clk => u0_m0_wo0_mtree_add0_0_o[5].CLK
clk => u0_m0_wo0_mtree_add0_0_o[6].CLK
clk => u0_m0_wo0_mtree_add0_0_o[7].CLK
clk => u0_m0_wo0_mtree_add0_0_o[8].CLK
clk => u0_m0_wo0_mtree_add0_0_o[9].CLK
clk => u0_m0_wo0_mtree_add0_0_o[10].CLK
clk => u0_m0_wo0_mtree_add0_0_o[11].CLK
clk => u0_m0_wo0_mtree_add0_0_o[12].CLK
clk => u0_m0_wo0_mtree_add0_0_o[13].CLK
clk => u0_m0_wo0_mtree_add0_0_o[14].CLK
clk => u0_m0_wo0_mtree_add0_0_o[15].CLK
clk => u0_m0_wo0_mtree_add0_0_o[16].CLK
clk => u0_m0_wo0_mtree_add0_0_o[17].CLK
clk => u0_m0_wo0_mtree_add0_0_o[18].CLK
clk => u0_m0_wo0_mtree_add0_0_o[19].CLK
clk => u0_m0_wo0_mtree_add0_0_o[20].CLK
clk => u0_m0_wo0_mtree_add0_0_o[21].CLK
clk => u0_m0_wo0_mtree_add0_0_o[22].CLK
clk => u0_m0_wo0_mtree_add0_0_o[23].CLK
clk => u0_m0_wo0_mtree_add0_0_o[24].CLK
clk => u0_m0_wo0_mtree_add0_0_o[25].CLK
clk => u0_m0_wo0_mtree_add0_0_o[26].CLK
clk => u0_m0_wo0_mtree_add0_0_o[27].CLK
clk => u0_m0_wo0_mtree_add0_0_o[28].CLK
clk => u0_m0_wo0_mtree_add0_0_o[29].CLK
clk => u0_m0_wo0_mtree_add0_0_o[30].CLK
clk => u0_m0_wo0_mtree_add0_0_o[31].CLK
clk => u0_m0_wo0_mtree_add0_0_o[32].CLK
clk => u0_m0_wo0_mtree_add0_0_o[33].CLK
clk => u0_m0_wo0_cm1_q[0].CLK
clk => u0_m0_wo0_cm1_q[1].CLK
clk => u0_m0_wo0_cm1_q[2].CLK
clk => u0_m0_wo0_cm1_q[3].CLK
clk => u0_m0_wo0_cm1_q[4].CLK
clk => u0_m0_wo0_cm1_q[5].CLK
clk => u0_m0_wo0_cm1_q[6].CLK
clk => u0_m0_wo0_cm1_q[7].CLK
clk => u0_m0_wo0_cm1_q[8].CLK
clk => u0_m0_wo0_cm1_q[9].CLK
clk => u0_m0_wo0_cm1_q[10].CLK
clk => u0_m0_wo0_cm1_q[11].CLK
clk => u0_m0_wo0_cm1_q[12].CLK
clk => u0_m0_wo0_cm1_q[13].CLK
clk => u0_m0_wo0_cm1_q[14].CLK
clk => u0_m0_wo0_cm1_q[15].CLK
clk => u0_m0_wo0_sym_add1_o[0].CLK
clk => u0_m0_wo0_sym_add1_o[1].CLK
clk => u0_m0_wo0_sym_add1_o[2].CLK
clk => u0_m0_wo0_sym_add1_o[3].CLK
clk => u0_m0_wo0_sym_add1_o[4].CLK
clk => u0_m0_wo0_sym_add1_o[5].CLK
clk => u0_m0_wo0_sym_add1_o[6].CLK
clk => u0_m0_wo0_sym_add1_o[7].CLK
clk => u0_m0_wo0_sym_add1_o[8].CLK
clk => u0_m0_wo0_sym_add1_o[9].CLK
clk => u0_m0_wo0_sym_add1_o[10].CLK
clk => u0_m0_wo0_sym_add1_o[11].CLK
clk => u0_m0_wo0_sym_add1_o[12].CLK
clk => u0_m0_wo0_sym_add1_o[13].CLK
clk => u0_m0_wo0_sym_add1_o[14].CLK
clk => u0_m0_wo0_sym_add1_o[15].CLK
clk => u0_m0_wo0_sym_add1_o[16].CLK
clk => u0_m0_wo0_symSuppress_1_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_1_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[5].CLK
clk => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[6].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_cm0_q[12].CLK
clk => u0_m0_wo0_cm0_q[13].CLK
clk => u0_m0_wo0_cm0_q[14].CLK
clk => u0_m0_wo0_cm0_q[15].CLK
clk => u0_m0_wo0_ca1_eq.CLK
clk => u0_m0_wo0_ca1_i[0].CLK
clk => u0_m0_wo0_ca1_i[1].CLK
clk => u0_m0_wo0_ca1_i[2].CLK
clk => u0_m0_wo0_ca1_i[3].CLK
clk => u0_m0_wo0_ca1_i[4].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_sym_add0_o[9].CLK
clk => u0_m0_wo0_sym_add0_o[10].CLK
clk => u0_m0_wo0_sym_add0_o[11].CLK
clk => u0_m0_wo0_sym_add0_o[12].CLK
clk => u0_m0_wo0_sym_add0_o[13].CLK
clk => u0_m0_wo0_sym_add0_o[14].CLK
clk => u0_m0_wo0_sym_add0_o[15].CLK
clk => u0_m0_wo0_sym_add0_o[16].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[1].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[2].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[3].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[4].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[5].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[6].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[7].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[8].CLK
clk => u0_m0_wo0_wi0_r0_wa2_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa2_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa2_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa2_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa2_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we2_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we2_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[5].CLK
clk => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[6].CLK
clk => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq.CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[2].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[3].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[4].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[5].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[6].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[7].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[8].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q[0].CLK
clk => u0_m0_wo0_wi0_r0_delayr1_cmpReg_q[0].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_17.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem.clock0
clk => altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem.clock0
clk => altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem.clock1
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.CLOCK
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[33].ACLR
areset => u0_m0_wo0_cm1_q[0].ACLR
areset => u0_m0_wo0_cm1_q[1].ACLR
areset => u0_m0_wo0_cm1_q[2].ACLR
areset => u0_m0_wo0_cm1_q[3].ACLR
areset => u0_m0_wo0_cm1_q[4].ACLR
areset => u0_m0_wo0_cm1_q[5].ACLR
areset => u0_m0_wo0_cm1_q[6].ACLR
areset => u0_m0_wo0_cm1_q[7].ACLR
areset => u0_m0_wo0_cm1_q[8].ACLR
areset => u0_m0_wo0_cm1_q[9].ACLR
areset => u0_m0_wo0_cm1_q[10].ACLR
areset => u0_m0_wo0_cm1_q[11].ACLR
areset => u0_m0_wo0_cm1_q[12].ACLR
areset => u0_m0_wo0_cm1_q[13].ACLR
areset => u0_m0_wo0_cm1_q[14].ACLR
areset => u0_m0_wo0_cm1_q[15].ACLR
areset => u0_m0_wo0_sym_add1_o[0].ACLR
areset => u0_m0_wo0_sym_add1_o[1].ACLR
areset => u0_m0_wo0_sym_add1_o[2].ACLR
areset => u0_m0_wo0_sym_add1_o[3].ACLR
areset => u0_m0_wo0_sym_add1_o[4].ACLR
areset => u0_m0_wo0_sym_add1_o[5].ACLR
areset => u0_m0_wo0_sym_add1_o[6].ACLR
areset => u0_m0_wo0_sym_add1_o[7].ACLR
areset => u0_m0_wo0_sym_add1_o[8].ACLR
areset => u0_m0_wo0_sym_add1_o[9].ACLR
areset => u0_m0_wo0_sym_add1_o[10].ACLR
areset => u0_m0_wo0_sym_add1_o[11].ACLR
areset => u0_m0_wo0_sym_add1_o[12].ACLR
areset => u0_m0_wo0_sym_add1_o[13].ACLR
areset => u0_m0_wo0_sym_add1_o[14].ACLR
areset => u0_m0_wo0_sym_add1_o[15].ACLR
areset => u0_m0_wo0_sym_add1_o[16].ACLR
areset => u0_m0_wo0_symSuppress_1_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_1_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[0].PRESET
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[5].ACLR
areset => \u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[6].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].ACLR
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_cm0_q[12].ACLR
areset => u0_m0_wo0_cm0_q[13].ACLR
areset => u0_m0_wo0_cm0_q[14].ACLR
areset => u0_m0_wo0_cm0_q[15].ACLR
areset => u0_m0_wo0_ca1_eq.ACLR
areset => u0_m0_wo0_ca1_i[0].ACLR
areset => u0_m0_wo0_ca1_i[1].ACLR
areset => u0_m0_wo0_ca1_i[2].ACLR
areset => u0_m0_wo0_ca1_i[3].ACLR
areset => u0_m0_wo0_ca1_i[4].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_sym_add0_o[9].ACLR
areset => u0_m0_wo0_sym_add0_o[10].ACLR
areset => u0_m0_wo0_sym_add0_o[11].ACLR
areset => u0_m0_wo0_sym_add0_o[12].ACLR
areset => u0_m0_wo0_sym_add0_o[13].ACLR
areset => u0_m0_wo0_sym_add0_o[14].ACLR
areset => u0_m0_wo0_sym_add0_o[15].ACLR
areset => u0_m0_wo0_sym_add0_o[16].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[7].PRESET
areset => u0_m0_wo0_wi0_r0_delayr1_wraddr_q[8].PRESET
areset => u0_m0_wo0_wi0_r0_wa2_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa2_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_wa2_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa2_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa2_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we2_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we2_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[0].PRESET
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[1].PRESET
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[5].ACLR
areset => \u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq.ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[7].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[8].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_delayr1_cmpReg_q[0].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_17.aclr
areset => altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem.aclr1
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.ACLR
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem
wren_a => altsyncram_kln3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kln3:auto_generated.data_a[0]
data_a[1] => altsyncram_kln3:auto_generated.data_a[1]
data_a[2] => altsyncram_kln3:auto_generated.data_a[2]
data_a[3] => altsyncram_kln3:auto_generated.data_a[3]
data_a[4] => altsyncram_kln3:auto_generated.data_a[4]
data_a[5] => altsyncram_kln3:auto_generated.data_a[5]
data_a[6] => altsyncram_kln3:auto_generated.data_a[6]
data_a[7] => altsyncram_kln3:auto_generated.data_a[7]
data_a[8] => altsyncram_kln3:auto_generated.data_a[8]
data_a[9] => altsyncram_kln3:auto_generated.data_a[9]
data_a[10] => altsyncram_kln3:auto_generated.data_a[10]
data_a[11] => altsyncram_kln3:auto_generated.data_a[11]
data_a[12] => altsyncram_kln3:auto_generated.data_a[12]
data_a[13] => altsyncram_kln3:auto_generated.data_a[13]
data_a[14] => altsyncram_kln3:auto_generated.data_a[14]
data_a[15] => altsyncram_kln3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_kln3:auto_generated.address_a[0]
address_a[1] => altsyncram_kln3:auto_generated.address_a[1]
address_a[2] => altsyncram_kln3:auto_generated.address_a[2]
address_a[3] => altsyncram_kln3:auto_generated.address_a[3]
address_a[4] => altsyncram_kln3:auto_generated.address_a[4]
address_b[0] => altsyncram_kln3:auto_generated.address_b[0]
address_b[1] => altsyncram_kln3:auto_generated.address_b[1]
address_b[2] => altsyncram_kln3:auto_generated.address_b[2]
address_b[3] => altsyncram_kln3:auto_generated.address_b[3]
address_b[4] => altsyncram_kln3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kln3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_kln3:auto_generated.q_b[0]
q_b[1] <= altsyncram_kln3:auto_generated.q_b[1]
q_b[2] <= altsyncram_kln3:auto_generated.q_b[2]
q_b[3] <= altsyncram_kln3:auto_generated.q_b[3]
q_b[4] <= altsyncram_kln3:auto_generated.q_b[4]
q_b[5] <= altsyncram_kln3:auto_generated.q_b[5]
q_b[6] <= altsyncram_kln3:auto_generated.q_b[6]
q_b[7] <= altsyncram_kln3:auto_generated.q_b[7]
q_b[8] <= altsyncram_kln3:auto_generated.q_b[8]
q_b[9] <= altsyncram_kln3:auto_generated.q_b[9]
q_b[10] <= altsyncram_kln3:auto_generated.q_b[10]
q_b[11] <= altsyncram_kln3:auto_generated.q_b[11]
q_b[12] <= altsyncram_kln3:auto_generated.q_b[12]
q_b[13] <= altsyncram_kln3:auto_generated.q_b[13]
q_b[14] <= altsyncram_kln3:auto_generated.q_b[14]
q_b[15] <= altsyncram_kln3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem
wren_a => altsyncram_bgq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bgq3:auto_generated.data_a[0]
data_a[1] => altsyncram_bgq3:auto_generated.data_a[1]
data_a[2] => altsyncram_bgq3:auto_generated.data_a[2]
data_a[3] => altsyncram_bgq3:auto_generated.data_a[3]
data_a[4] => altsyncram_bgq3:auto_generated.data_a[4]
data_a[5] => altsyncram_bgq3:auto_generated.data_a[5]
data_a[6] => altsyncram_bgq3:auto_generated.data_a[6]
data_a[7] => altsyncram_bgq3:auto_generated.data_a[7]
data_a[8] => altsyncram_bgq3:auto_generated.data_a[8]
data_a[9] => altsyncram_bgq3:auto_generated.data_a[9]
data_a[10] => altsyncram_bgq3:auto_generated.data_a[10]
data_a[11] => altsyncram_bgq3:auto_generated.data_a[11]
data_a[12] => altsyncram_bgq3:auto_generated.data_a[12]
data_a[13] => altsyncram_bgq3:auto_generated.data_a[13]
data_a[14] => altsyncram_bgq3:auto_generated.data_a[14]
data_a[15] => altsyncram_bgq3:auto_generated.data_a[15]
data_a[16] => altsyncram_bgq3:auto_generated.data_a[16]
data_a[17] => altsyncram_bgq3:auto_generated.data_a[17]
data_a[18] => altsyncram_bgq3:auto_generated.data_a[18]
data_a[19] => altsyncram_bgq3:auto_generated.data_a[19]
data_a[20] => altsyncram_bgq3:auto_generated.data_a[20]
data_a[21] => altsyncram_bgq3:auto_generated.data_a[21]
data_a[22] => altsyncram_bgq3:auto_generated.data_a[22]
data_a[23] => altsyncram_bgq3:auto_generated.data_a[23]
data_a[24] => altsyncram_bgq3:auto_generated.data_a[24]
data_a[25] => altsyncram_bgq3:auto_generated.data_a[25]
data_a[26] => altsyncram_bgq3:auto_generated.data_a[26]
data_a[27] => altsyncram_bgq3:auto_generated.data_a[27]
data_a[28] => altsyncram_bgq3:auto_generated.data_a[28]
data_a[29] => altsyncram_bgq3:auto_generated.data_a[29]
data_a[30] => altsyncram_bgq3:auto_generated.data_a[30]
data_a[31] => altsyncram_bgq3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_bgq3:auto_generated.address_a[0]
address_a[1] => altsyncram_bgq3:auto_generated.address_a[1]
address_a[2] => altsyncram_bgq3:auto_generated.address_a[2]
address_a[3] => altsyncram_bgq3:auto_generated.address_a[3]
address_a[4] => altsyncram_bgq3:auto_generated.address_a[4]
address_a[5] => altsyncram_bgq3:auto_generated.address_a[5]
address_a[6] => altsyncram_bgq3:auto_generated.address_a[6]
address_a[7] => altsyncram_bgq3:auto_generated.address_a[7]
address_a[8] => altsyncram_bgq3:auto_generated.address_a[8]
address_b[0] => altsyncram_bgq3:auto_generated.address_b[0]
address_b[1] => altsyncram_bgq3:auto_generated.address_b[1]
address_b[2] => altsyncram_bgq3:auto_generated.address_b[2]
address_b[3] => altsyncram_bgq3:auto_generated.address_b[3]
address_b[4] => altsyncram_bgq3:auto_generated.address_b[4]
address_b[5] => altsyncram_bgq3:auto_generated.address_b[5]
address_b[6] => altsyncram_bgq3:auto_generated.address_b[6]
address_b[7] => altsyncram_bgq3:auto_generated.address_b[7]
address_b[8] => altsyncram_bgq3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bgq3:auto_generated.clock0
clock1 => altsyncram_bgq3:auto_generated.clock1
clocken0 => altsyncram_bgq3:auto_generated.clocken0
clocken1 => altsyncram_bgq3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bgq3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_bgq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bgq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bgq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bgq3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bgq3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bgq3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bgq3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bgq3:auto_generated.q_b[7]
q_b[8] <= altsyncram_bgq3:auto_generated.q_b[8]
q_b[9] <= altsyncram_bgq3:auto_generated.q_b[9]
q_b[10] <= altsyncram_bgq3:auto_generated.q_b[10]
q_b[11] <= altsyncram_bgq3:auto_generated.q_b[11]
q_b[12] <= altsyncram_bgq3:auto_generated.q_b[12]
q_b[13] <= altsyncram_bgq3:auto_generated.q_b[13]
q_b[14] <= altsyncram_bgq3:auto_generated.q_b[14]
q_b[15] <= altsyncram_bgq3:auto_generated.q_b[15]
q_b[16] <= altsyncram_bgq3:auto_generated.q_b[16]
q_b[17] <= altsyncram_bgq3:auto_generated.q_b[17]
q_b[18] <= altsyncram_bgq3:auto_generated.q_b[18]
q_b[19] <= altsyncram_bgq3:auto_generated.q_b[19]
q_b[20] <= altsyncram_bgq3:auto_generated.q_b[20]
q_b[21] <= altsyncram_bgq3:auto_generated.q_b[21]
q_b[22] <= altsyncram_bgq3:auto_generated.q_b[22]
q_b[23] <= altsyncram_bgq3:auto_generated.q_b[23]
q_b[24] <= altsyncram_bgq3:auto_generated.q_b[24]
q_b[25] <= altsyncram_bgq3:auto_generated.q_b[25]
q_b[26] <= altsyncram_bgq3:auto_generated.q_b[26]
q_b[27] <= altsyncram_bgq3:auto_generated.q_b[27]
q_b[28] <= altsyncram_bgq3:auto_generated.q_b[28]
q_b[29] <= altsyncram_bgq3:auto_generated.q_b[29]
q_b[30] <= altsyncram_bgq3:auto_generated.q_b[30]
q_b[31] <= altsyncram_bgq3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_kln3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kln3:auto_generated.data_a[0]
data_a[1] => altsyncram_kln3:auto_generated.data_a[1]
data_a[2] => altsyncram_kln3:auto_generated.data_a[2]
data_a[3] => altsyncram_kln3:auto_generated.data_a[3]
data_a[4] => altsyncram_kln3:auto_generated.data_a[4]
data_a[5] => altsyncram_kln3:auto_generated.data_a[5]
data_a[6] => altsyncram_kln3:auto_generated.data_a[6]
data_a[7] => altsyncram_kln3:auto_generated.data_a[7]
data_a[8] => altsyncram_kln3:auto_generated.data_a[8]
data_a[9] => altsyncram_kln3:auto_generated.data_a[9]
data_a[10] => altsyncram_kln3:auto_generated.data_a[10]
data_a[11] => altsyncram_kln3:auto_generated.data_a[11]
data_a[12] => altsyncram_kln3:auto_generated.data_a[12]
data_a[13] => altsyncram_kln3:auto_generated.data_a[13]
data_a[14] => altsyncram_kln3:auto_generated.data_a[14]
data_a[15] => altsyncram_kln3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_kln3:auto_generated.address_a[0]
address_a[1] => altsyncram_kln3:auto_generated.address_a[1]
address_a[2] => altsyncram_kln3:auto_generated.address_a[2]
address_a[3] => altsyncram_kln3:auto_generated.address_a[3]
address_a[4] => altsyncram_kln3:auto_generated.address_a[4]
address_b[0] => altsyncram_kln3:auto_generated.address_b[0]
address_b[1] => altsyncram_kln3:auto_generated.address_b[1]
address_b[2] => altsyncram_kln3:auto_generated.address_b[2]
address_b[3] => altsyncram_kln3:auto_generated.address_b[3]
address_b[4] => altsyncram_kln3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kln3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_kln3:auto_generated.q_b[0]
q_b[1] <= altsyncram_kln3:auto_generated.q_b[1]
q_b[2] <= altsyncram_kln3:auto_generated.q_b[2]
q_b[3] <= altsyncram_kln3:auto_generated.q_b[3]
q_b[4] <= altsyncram_kln3:auto_generated.q_b[4]
q_b[5] <= altsyncram_kln3:auto_generated.q_b[5]
q_b[6] <= altsyncram_kln3:auto_generated.q_b[6]
q_b[7] <= altsyncram_kln3:auto_generated.q_b[7]
q_b[8] <= altsyncram_kln3:auto_generated.q_b[8]
q_b[9] <= altsyncram_kln3:auto_generated.q_b[9]
q_b[10] <= altsyncram_kln3:auto_generated.q_b[10]
q_b[11] <= altsyncram_kln3:auto_generated.q_b[11]
q_b[12] <= altsyncram_kln3:auto_generated.q_b[12]
q_b[13] <= altsyncram_kln3:auto_generated.q_b[13]
q_b[14] <= altsyncram_kln3:auto_generated.q_b[14]
q_b[15] <= altsyncram_kln3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_kln3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
dataa[0] => mult_7eu:auto_generated.dataa[0]
dataa[1] => mult_7eu:auto_generated.dataa[1]
dataa[2] => mult_7eu:auto_generated.dataa[2]
dataa[3] => mult_7eu:auto_generated.dataa[3]
dataa[4] => mult_7eu:auto_generated.dataa[4]
dataa[5] => mult_7eu:auto_generated.dataa[5]
dataa[6] => mult_7eu:auto_generated.dataa[6]
dataa[7] => mult_7eu:auto_generated.dataa[7]
dataa[8] => mult_7eu:auto_generated.dataa[8]
dataa[9] => mult_7eu:auto_generated.dataa[9]
dataa[10] => mult_7eu:auto_generated.dataa[10]
dataa[11] => mult_7eu:auto_generated.dataa[11]
dataa[12] => mult_7eu:auto_generated.dataa[12]
dataa[13] => mult_7eu:auto_generated.dataa[13]
dataa[14] => mult_7eu:auto_generated.dataa[14]
dataa[15] => mult_7eu:auto_generated.dataa[15]
datab[0] => mult_7eu:auto_generated.datab[0]
datab[1] => mult_7eu:auto_generated.datab[1]
datab[2] => mult_7eu:auto_generated.datab[2]
datab[3] => mult_7eu:auto_generated.datab[3]
datab[4] => mult_7eu:auto_generated.datab[4]
datab[5] => mult_7eu:auto_generated.datab[5]
datab[6] => mult_7eu:auto_generated.datab[6]
datab[7] => mult_7eu:auto_generated.datab[7]
datab[8] => mult_7eu:auto_generated.datab[8]
datab[9] => mult_7eu:auto_generated.datab[9]
datab[10] => mult_7eu:auto_generated.datab[10]
datab[11] => mult_7eu:auto_generated.datab[11]
datab[12] => mult_7eu:auto_generated.datab[12]
datab[13] => mult_7eu:auto_generated.datab[13]
datab[14] => mult_7eu:auto_generated.datab[14]
datab[15] => mult_7eu:auto_generated.datab[15]
datab[16] => mult_7eu:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_7eu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_7eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_7eu:auto_generated.result[0]
result[1] <= mult_7eu:auto_generated.result[1]
result[2] <= mult_7eu:auto_generated.result[2]
result[3] <= mult_7eu:auto_generated.result[3]
result[4] <= mult_7eu:auto_generated.result[4]
result[5] <= mult_7eu:auto_generated.result[5]
result[6] <= mult_7eu:auto_generated.result[6]
result[7] <= mult_7eu:auto_generated.result[7]
result[8] <= mult_7eu:auto_generated.result[8]
result[9] <= mult_7eu:auto_generated.result[9]
result[10] <= mult_7eu:auto_generated.result[10]
result[11] <= mult_7eu:auto_generated.result[11]
result[12] <= mult_7eu:auto_generated.result[12]
result[13] <= mult_7eu:auto_generated.result[13]
result[14] <= mult_7eu:auto_generated.result[14]
result[15] <= mult_7eu:auto_generated.result[15]
result[16] <= mult_7eu:auto_generated.result[16]
result[17] <= mult_7eu:auto_generated.result[17]
result[18] <= mult_7eu:auto_generated.result[18]
result[19] <= mult_7eu:auto_generated.result[19]
result[20] <= mult_7eu:auto_generated.result[20]
result[21] <= mult_7eu:auto_generated.result[21]
result[22] <= mult_7eu:auto_generated.result[22]
result[23] <= mult_7eu:auto_generated.result[23]
result[24] <= mult_7eu:auto_generated.result[24]
result[25] <= mult_7eu:auto_generated.result[25]
result[26] <= mult_7eu:auto_generated.result[26]
result[27] <= mult_7eu:auto_generated.result[27]
result[28] <= mult_7eu:auto_generated.result[28]
result[29] <= mult_7eu:auto_generated.result[29]
result[30] <= mult_7eu:auto_generated.result[30]
result[31] <= mult_7eu:auto_generated.result[31]
result[32] <= mult_7eu:auto_generated.result[32]


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component|mult_7eu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_7eu:auto_generated.dataa[0]
dataa[1] => mult_7eu:auto_generated.dataa[1]
dataa[2] => mult_7eu:auto_generated.dataa[2]
dataa[3] => mult_7eu:auto_generated.dataa[3]
dataa[4] => mult_7eu:auto_generated.dataa[4]
dataa[5] => mult_7eu:auto_generated.dataa[5]
dataa[6] => mult_7eu:auto_generated.dataa[6]
dataa[7] => mult_7eu:auto_generated.dataa[7]
dataa[8] => mult_7eu:auto_generated.dataa[8]
dataa[9] => mult_7eu:auto_generated.dataa[9]
dataa[10] => mult_7eu:auto_generated.dataa[10]
dataa[11] => mult_7eu:auto_generated.dataa[11]
dataa[12] => mult_7eu:auto_generated.dataa[12]
dataa[13] => mult_7eu:auto_generated.dataa[13]
dataa[14] => mult_7eu:auto_generated.dataa[14]
dataa[15] => mult_7eu:auto_generated.dataa[15]
datab[0] => mult_7eu:auto_generated.datab[0]
datab[1] => mult_7eu:auto_generated.datab[1]
datab[2] => mult_7eu:auto_generated.datab[2]
datab[3] => mult_7eu:auto_generated.datab[3]
datab[4] => mult_7eu:auto_generated.datab[4]
datab[5] => mult_7eu:auto_generated.datab[5]
datab[6] => mult_7eu:auto_generated.datab[6]
datab[7] => mult_7eu:auto_generated.datab[7]
datab[8] => mult_7eu:auto_generated.datab[8]
datab[9] => mult_7eu:auto_generated.datab[9]
datab[10] => mult_7eu:auto_generated.datab[10]
datab[11] => mult_7eu:auto_generated.datab[11]
datab[12] => mult_7eu:auto_generated.datab[12]
datab[13] => mult_7eu:auto_generated.datab[13]
datab[14] => mult_7eu:auto_generated.datab[14]
datab[15] => mult_7eu:auto_generated.datab[15]
datab[16] => mult_7eu:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_7eu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_7eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_7eu:auto_generated.result[0]
result[1] <= mult_7eu:auto_generated.result[1]
result[2] <= mult_7eu:auto_generated.result[2]
result[3] <= mult_7eu:auto_generated.result[3]
result[4] <= mult_7eu:auto_generated.result[4]
result[5] <= mult_7eu:auto_generated.result[5]
result[6] <= mult_7eu:auto_generated.result[6]
result[7] <= mult_7eu:auto_generated.result[7]
result[8] <= mult_7eu:auto_generated.result[8]
result[9] <= mult_7eu:auto_generated.result[9]
result[10] <= mult_7eu:auto_generated.result[10]
result[11] <= mult_7eu:auto_generated.result[11]
result[12] <= mult_7eu:auto_generated.result[12]
result[13] <= mult_7eu:auto_generated.result[13]
result[14] <= mult_7eu:auto_generated.result[14]
result[15] <= mult_7eu:auto_generated.result[15]
result[16] <= mult_7eu:auto_generated.result[16]
result[17] <= mult_7eu:auto_generated.result[17]
result[18] <= mult_7eu:auto_generated.result[18]
result[19] <= mult_7eu:auto_generated.result[19]
result[20] <= mult_7eu:auto_generated.result[20]
result[21] <= mult_7eu:auto_generated.result[21]
result[22] <= mult_7eu:auto_generated.result[22]
result[23] <= mult_7eu:auto_generated.result[23]
result[24] <= mult_7eu:auto_generated.result[24]
result[25] <= mult_7eu:auto_generated.result[25]
result[26] <= mult_7eu:auto_generated.result[26]
result[27] <= mult_7eu:auto_generated.result[27]
result[28] <= mult_7eu:auto_generated.result[28]
result[29] <= mult_7eu:auto_generated.result[29]
result[30] <= mult_7eu:auto_generated.result[30]
result[31] <= mult_7eu:auto_generated.result[31]
result[32] <= mult_7eu:auto_generated.result[32]


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_7eu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32


|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => valid_lsb.CLK
clk => data_lsb[0].CLK
clk => data_lsb[1].CLK
clk => data_lsb[2].CLK
clk => data_lsb[3].CLK
clk => data_lsb[4].CLK
clk => data_lsb[5].CLK
clk => data_lsb[6].CLK
clk => data_lsb[7].CLK
clk => data_lsb[8].CLK
clk => data_lsb[9].CLK
clk => data_lsb[10].CLK
clk => data_lsb[11].CLK
clk => data_lsb[12].CLK
clk => data_lsb[13].CLK
clk => data_lsb[14].CLK
clk => data_lsb[15].CLK
clk => data_lsb[16].CLK
clk => data_lsb[17].CLK
clk => data_lsb[18].CLK
clk => data_lsb[19].CLK
clk => data_lsb[20].CLK
clk => data_lsb[21].CLK
clk => data_lsb[22].CLK
clk => data_lsb[23].CLK
clk => data_lsb[24].CLK
clk => data_lsb[25].CLK
clk => data_lsb[26].CLK
clk => data_lsb[27].CLK
reset_n => valid_lsb.ACLR
reset_n => data_lsb[0].ACLR
reset_n => data_lsb[1].ACLR
reset_n => data_lsb[2].ACLR
reset_n => data_lsb[3].ACLR
reset_n => data_lsb[4].ACLR
reset_n => data_lsb[5].ACLR
reset_n => data_lsb[6].ACLR
reset_n => data_lsb[7].ACLR
reset_n => data_lsb[8].ACLR
reset_n => data_lsb[9].ACLR
reset_n => data_lsb[10].ACLR
reset_n => data_lsb[11].ACLR
reset_n => data_lsb[12].ACLR
reset_n => data_lsb[13].ACLR
reset_n => data_lsb[14].ACLR
reset_n => data_lsb[15].ACLR
reset_n => data_lsb[16].ACLR
reset_n => data_lsb[17].ACLR
reset_n => data_lsb[18].ACLR
reset_n => data_lsb[19].ACLR
reset_n => data_lsb[20].ACLR
reset_n => data_lsb[21].ACLR
reset_n => data_lsb[22].ACLR
reset_n => data_lsb[23].ACLR
reset_n => data_lsb[24].ACLR
reset_n => data_lsb[25].ACLR
reset_n => data_lsb[26].ACLR
reset_n => data_lsb[27].ACLR
enable => valid_lsb.DATAIN
enable => data_lsb[27].ENA
enable => data_lsb[26].ENA
enable => data_lsb[25].ENA
enable => data_lsb[24].ENA
enable => data_lsb[23].ENA
enable => data_lsb[22].ENA
enable => data_lsb[21].ENA
enable => data_lsb[20].ENA
enable => data_lsb[19].ENA
enable => data_lsb[18].ENA
enable => data_lsb[17].ENA
enable => data_lsb[16].ENA
enable => data_lsb[15].ENA
enable => data_lsb[14].ENA
enable => data_lsb[13].ENA
enable => data_lsb[12].ENA
enable => data_lsb[11].ENA
enable => data_lsb[10].ENA
enable => data_lsb[9].ENA
enable => data_lsb[8].ENA
enable => data_lsb[7].ENA
enable => data_lsb[6].ENA
enable => data_lsb[5].ENA
enable => data_lsb[4].ENA
enable => data_lsb[3].ENA
enable => data_lsb[2].ENA
enable => data_lsb[1].ENA
enable => data_lsb[0].ENA
datain[0] => OR_accu.IN0
datain[1] => OR_accu.IN1
datain[2] => OR_accu.IN1
datain[3] => OR_accu.IN1
datain[4] => OR_accu.IN1
datain[5] => OR_accu.IN1
datain[6] => round_up_sym_p.IN1
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => data_lsb.OUTPUTSELECT
datain[6] => Equal0.IN32
datain[7] => data_lsb.DATAA
datain[7] => Add0.IN64
datain[7] => data_lsb.DATAA
datain[7] => Equal0.IN31
datain[8] => data_lsb.DATAA
datain[8] => Add0.IN63
datain[8] => data_lsb.DATAA
datain[8] => Equal0.IN30
datain[9] => data_lsb.DATAA
datain[9] => Add0.IN62
datain[9] => data_lsb.DATAA
datain[9] => Equal0.IN29
datain[10] => data_lsb.DATAA
datain[10] => Add0.IN61
datain[10] => data_lsb.DATAA
datain[10] => Equal0.IN28
datain[11] => data_lsb.DATAA
datain[11] => Add0.IN60
datain[11] => data_lsb.DATAA
datain[11] => Equal0.IN27
datain[12] => data_lsb.DATAA
datain[12] => Add0.IN59
datain[12] => data_lsb.DATAA
datain[12] => Equal0.IN26
datain[13] => data_lsb.DATAA
datain[13] => Add0.IN58
datain[13] => data_lsb.DATAA
datain[13] => Equal0.IN25
datain[14] => data_lsb.DATAA
datain[14] => Add0.IN57
datain[14] => data_lsb.DATAA
datain[14] => Equal0.IN24
datain[15] => data_lsb.DATAA
datain[15] => Add0.IN56
datain[15] => data_lsb.DATAA
datain[15] => Equal0.IN23
datain[16] => data_lsb.DATAA
datain[16] => Add0.IN55
datain[16] => data_lsb.DATAA
datain[16] => Equal0.IN22
datain[17] => data_lsb.DATAA
datain[17] => Add0.IN54
datain[17] => data_lsb.DATAA
datain[17] => Equal0.IN21
datain[18] => data_lsb.DATAA
datain[18] => Add0.IN53
datain[18] => data_lsb.DATAA
datain[18] => Equal0.IN20
datain[19] => data_lsb.DATAA
datain[19] => Add0.IN52
datain[19] => data_lsb.DATAA
datain[19] => Equal0.IN19
datain[20] => data_lsb.DATAA
datain[20] => Add0.IN51
datain[20] => data_lsb.DATAA
datain[20] => Equal0.IN18
datain[21] => data_lsb.DATAA
datain[21] => Add0.IN50
datain[21] => data_lsb.DATAA
datain[21] => Equal0.IN17
datain[22] => data_lsb.DATAA
datain[22] => Add0.IN49
datain[22] => data_lsb.DATAA
datain[22] => Equal0.IN16
datain[23] => data_lsb.DATAA
datain[23] => Add0.IN48
datain[23] => data_lsb.DATAA
datain[23] => Equal0.IN15
datain[24] => data_lsb.DATAA
datain[24] => Add0.IN47
datain[24] => data_lsb.DATAA
datain[24] => Equal0.IN14
datain[25] => data_lsb.DATAA
datain[25] => Add0.IN46
datain[25] => data_lsb.DATAA
datain[25] => Equal0.IN13
datain[26] => data_lsb.DATAA
datain[26] => Add0.IN45
datain[26] => data_lsb.DATAA
datain[26] => Equal0.IN12
datain[27] => data_lsb.DATAA
datain[27] => Add0.IN44
datain[27] => data_lsb.DATAA
datain[27] => Equal0.IN11
datain[28] => data_lsb.DATAA
datain[28] => Add0.IN43
datain[28] => data_lsb.DATAA
datain[28] => Equal0.IN10
datain[29] => data_lsb.DATAA
datain[29] => Add0.IN42
datain[29] => data_lsb.DATAA
datain[29] => Equal0.IN9
datain[30] => data_lsb.DATAA
datain[30] => Add0.IN41
datain[30] => data_lsb.DATAA
datain[30] => Equal0.IN8
datain[31] => data_lsb.DATAA
datain[31] => Add0.IN40
datain[31] => data_lsb.DATAA
datain[31] => Equal0.IN7
datain[32] => data_lsb.DATAA
datain[32] => Add0.IN39
datain[32] => data_lsb.DATAA
datain[32] => Equal0.IN6
datain[33] => data_lsb.DATAA
datain[33] => Add0.IN38
datain[33] => data_lsb.DATAA
datain[33] => Equal0.IN5
datain[34] => data_lsb.DATAA
datain[34] => Add0.IN37
datain[34] => data_lsb.DATAA
datain[34] => Equal0.IN4
datain[35] => Add0.IN36
datain[35] => Equal0.IN3
datain[36] => Add0.IN35
datain[36] => Equal0.IN2
datain[37] => Add0.IN34
datain[37] => Equal0.IN1
datain[38] => Add0.IN33
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => data_lsb.OUTPUTSELECT
datain[38] => Equal0.IN0
valid <= valid_lsb.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= data_lsb[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= data_lsb[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= data_lsb[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= data_lsb[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= data_lsb[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= data_lsb[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= data_lsb[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= data_lsb[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= data_lsb[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= data_lsb[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= data_lsb[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= data_lsb[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= data_lsb[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= data_lsb[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= data_lsb[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= data_lsb[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= data_lsb[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= data_lsb[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= data_lsb[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= data_lsb[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= data_lsb[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= data_lsb[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= data_lsb[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= data_lsb[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= data_lsb[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= data_lsb[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= data_lsb[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= data_lsb[27].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo
rst_n => trans_data[0]~reg0.ACLR
rst_n => trans_data[1]~reg0.ACLR
rst_n => trans_data[2]~reg0.ACLR
rst_n => trans_data[3]~reg0.ACLR
rst_n => trans_data[4]~reg0.ACLR
rst_n => trans_data[5]~reg0.ACLR
rst_n => trans_data[6]~reg0.ACLR
rst_n => trans_data[7]~reg0.ACLR
rst_n => trans_data[8]~reg0.ACLR
rst_n => trans_data[9]~reg0.ACLR
rst_n => trans_data[10]~reg0.ACLR
rst_n => trans_data[11]~reg0.ACLR
rst_n => trans_data[12]~reg0.ACLR
rst_n => trans_data[13]~reg0.ACLR
rst_n => trans_data[14]~reg0.ACLR
rst_n => trans_data[15]~reg0.ACLR
rst_n => trans_data[16]~reg0.ACLR
rst_n => trans_data[17]~reg0.ACLR
rst_n => trans_data[18]~reg0.ACLR
rst_n => trans_data[19]~reg0.ACLR
rst_n => trans_data[20]~reg0.ACLR
rst_n => trans_data[21]~reg0.ACLR
rst_n => trans_data[22]~reg0.ACLR
rst_n => trans_data[23]~reg0.ACLR
rst_n => trans_data[24]~reg0.ACLR
rst_n => trans_data[25]~reg0.ACLR
rst_n => trans_data[26]~reg0.ACLR
rst_n => trans_data[27]~reg0.ACLR
rst_n => trans_data[28]~reg0.ACLR
rst_n => trans_data[29]~reg0.ACLR
rst_n => trans_data[30]~reg0.ACLR
rst_n => trans_data[31]~reg0.ACLR
rst_n => count2[0]~reg0.ACLR
rst_n => count2[1]~reg0.ACLR
rst_n => count2[2]~reg0.ACLR
rst_n => count2[3]~reg0.ACLR
rst_n => count2[4]~reg0.ACLR
rst_n => count2[5]~reg0.ACLR
rst_n => count2[6]~reg0.ACLR
rst_n => count2[7]~reg0.ACLR
rst_n => count2[8]~reg0.ACLR
rst_n => count2[9]~reg0.ACLR
rst_n => count2[10]~reg0.ACLR
rst_n => count2[11]~reg0.ACLR
rst_n => count2[12]~reg0.ACLR
rst_n => count2[13]~reg0.ACLR
rst_n => count2[14]~reg0.ACLR
rst_n => count2[15]~reg0.ACLR
rst_n => count1[0]~reg0.ACLR
rst_n => count1[1]~reg0.ACLR
rst_n => count1[2]~reg0.ACLR
rst_n => count1[3]~reg0.ACLR
rst_n => count1[4]~reg0.ACLR
rst_n => count1[5]~reg0.ACLR
rst_n => count1[6]~reg0.ACLR
rst_n => count1[7]~reg0.ACLR
rst_n => count1[8]~reg0.ACLR
rst_n => count1[9]~reg0.ACLR
rst_n => count1[10]~reg0.ACLR
rst_n => count1[11]~reg0.ACLR
rst_n => count1[12]~reg0.ACLR
rst_n => count1[13]~reg0.ACLR
rst_n => count1[14]~reg0.ACLR
rst_n => count1[15]~reg0.ACLR
rst_n => fifo1_rd_en.ACLR
rst_n => fifo2_rd_en.ACLR
rst_n => fifo2_wr_en.ACLR
rst_n => fifo1_wr_en.ACLR
rst_n => state~3.DATAIN
rst_n => _.IN1
rst_n => _.IN1
rst_n => bit_sel[2]~reg0.ENA
rst_n => bit_sel[1]~reg0.ENA
rst_n => bit_sel[0]~reg0.ENA
clk => clk.IN2
rdfifoclk => rdfifoclk.IN2
data_in[0] => data_in[0].IN2
data_in[1] => data_in[1].IN2
data_in[2] => data_in[2].IN2
data_in[3] => data_in[3].IN2
data_in[4] => data_in[4].IN2
data_in[5] => data_in[5].IN2
data_in[6] => data_in[6].IN2
data_in[7] => data_in[7].IN2
data_in[8] => data_in[8].IN2
data_in[9] => data_in[9].IN2
data_in[10] => data_in[10].IN2
data_in[11] => data_in[11].IN2
data_in[12] => data_in[12].IN2
data_in[13] => data_in[13].IN2
data_in[14] => data_in[14].IN2
data_in[15] => data_in[15].IN2
data_in[16] => data_in[16].IN2
data_in[17] => data_in[17].IN2
data_in[18] => data_in[18].IN2
data_in[19] => data_in[19].IN2
data_in[20] => data_in[20].IN2
data_in[21] => data_in[21].IN2
data_in[22] => data_in[22].IN2
data_in[23] => data_in[23].IN2
data_in[24] => data_in[24].IN2
data_in[25] => data_in[25].IN2
data_in[26] => data_in[26].IN2
data_in[27] => data_in[27].IN2
data_in[28] => data_in[28].IN2
data_in[29] => data_in[29].IN2
data_in[30] => data_in[30].IN2
data_in[31] => data_in[31].IN2
wr_en => Selector0.IN3
wr_en => next_state.DATAB
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
adtx_en <= adtx_en.DB_MAX_OUTPUT_PORT_TYPE
count1[0] <= count1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[1] <= count1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[2] <= count1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[3] <= count1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[4] <= count1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[5] <= count1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[6] <= count1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[7] <= count1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[8] <= count1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[9] <= count1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[10] <= count1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[11] <= count1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[12] <= count1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[13] <= count1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[14] <= count1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count1[15] <= count1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[0] <= count2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[1] <= count2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[2] <= count2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[3] <= count2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[4] <= count2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[5] <= count2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[6] <= count2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[7] <= count2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[8] <= count2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[9] <= count2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[10] <= count2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[11] <= count2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[12] <= count2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[13] <= count2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[14] <= count2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count2[15] <= count2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[0] <= trans_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[1] <= trans_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[2] <= trans_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[3] <= trans_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[4] <= trans_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[5] <= trans_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[6] <= trans_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[7] <= trans_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[8] <= trans_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[9] <= trans_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[10] <= trans_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[11] <= trans_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[12] <= trans_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[13] <= trans_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[14] <= trans_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[15] <= trans_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[16] <= trans_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[17] <= trans_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[18] <= trans_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[19] <= trans_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[20] <= trans_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[21] <= trans_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[22] <= trans_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[23] <= trans_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[24] <= trans_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[25] <= trans_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[26] <= trans_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[27] <= trans_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[28] <= trans_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[29] <= trans_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[30] <= trans_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_data[31] <= trans_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_sel[0] <= bit_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_sel[1] <= bit_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_sel[2] <= bit_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_j7k1:auto_generated.aclr
data[0] => dcfifo_j7k1:auto_generated.data[0]
data[1] => dcfifo_j7k1:auto_generated.data[1]
data[2] => dcfifo_j7k1:auto_generated.data[2]
data[3] => dcfifo_j7k1:auto_generated.data[3]
data[4] => dcfifo_j7k1:auto_generated.data[4]
data[5] => dcfifo_j7k1:auto_generated.data[5]
data[6] => dcfifo_j7k1:auto_generated.data[6]
data[7] => dcfifo_j7k1:auto_generated.data[7]
data[8] => dcfifo_j7k1:auto_generated.data[8]
data[9] => dcfifo_j7k1:auto_generated.data[9]
data[10] => dcfifo_j7k1:auto_generated.data[10]
data[11] => dcfifo_j7k1:auto_generated.data[11]
data[12] => dcfifo_j7k1:auto_generated.data[12]
data[13] => dcfifo_j7k1:auto_generated.data[13]
data[14] => dcfifo_j7k1:auto_generated.data[14]
data[15] => dcfifo_j7k1:auto_generated.data[15]
data[16] => dcfifo_j7k1:auto_generated.data[16]
data[17] => dcfifo_j7k1:auto_generated.data[17]
data[18] => dcfifo_j7k1:auto_generated.data[18]
data[19] => dcfifo_j7k1:auto_generated.data[19]
data[20] => dcfifo_j7k1:auto_generated.data[20]
data[21] => dcfifo_j7k1:auto_generated.data[21]
data[22] => dcfifo_j7k1:auto_generated.data[22]
data[23] => dcfifo_j7k1:auto_generated.data[23]
data[24] => dcfifo_j7k1:auto_generated.data[24]
data[25] => dcfifo_j7k1:auto_generated.data[25]
data[26] => dcfifo_j7k1:auto_generated.data[26]
data[27] => dcfifo_j7k1:auto_generated.data[27]
data[28] => dcfifo_j7k1:auto_generated.data[28]
data[29] => dcfifo_j7k1:auto_generated.data[29]
data[30] => dcfifo_j7k1:auto_generated.data[30]
data[31] => dcfifo_j7k1:auto_generated.data[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_j7k1:auto_generated.q[0]
q[1] <= dcfifo_j7k1:auto_generated.q[1]
q[2] <= dcfifo_j7k1:auto_generated.q[2]
q[3] <= dcfifo_j7k1:auto_generated.q[3]
q[4] <= dcfifo_j7k1:auto_generated.q[4]
q[5] <= dcfifo_j7k1:auto_generated.q[5]
q[6] <= dcfifo_j7k1:auto_generated.q[6]
q[7] <= dcfifo_j7k1:auto_generated.q[7]
rdclk => dcfifo_j7k1:auto_generated.rdclk
rdempty <= dcfifo_j7k1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_j7k1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
wrclk => dcfifo_j7k1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_j7k1:auto_generated.wrfull
wrreq => dcfifo_j7k1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_kj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[1].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_kj31:fifo_ram.data_a[0]
data[1] => altsyncram_kj31:fifo_ram.data_a[1]
data[2] => altsyncram_kj31:fifo_ram.data_a[2]
data[3] => altsyncram_kj31:fifo_ram.data_a[3]
data[4] => altsyncram_kj31:fifo_ram.data_a[4]
data[5] => altsyncram_kj31:fifo_ram.data_a[5]
data[6] => altsyncram_kj31:fifo_ram.data_a[6]
data[7] => altsyncram_kj31:fifo_ram.data_a[7]
data[8] => altsyncram_kj31:fifo_ram.data_a[8]
data[9] => altsyncram_kj31:fifo_ram.data_a[9]
data[10] => altsyncram_kj31:fifo_ram.data_a[10]
data[11] => altsyncram_kj31:fifo_ram.data_a[11]
data[12] => altsyncram_kj31:fifo_ram.data_a[12]
data[13] => altsyncram_kj31:fifo_ram.data_a[13]
data[14] => altsyncram_kj31:fifo_ram.data_a[14]
data[15] => altsyncram_kj31:fifo_ram.data_a[15]
data[16] => altsyncram_kj31:fifo_ram.data_a[16]
data[17] => altsyncram_kj31:fifo_ram.data_a[17]
data[18] => altsyncram_kj31:fifo_ram.data_a[18]
data[19] => altsyncram_kj31:fifo_ram.data_a[19]
data[20] => altsyncram_kj31:fifo_ram.data_a[20]
data[21] => altsyncram_kj31:fifo_ram.data_a[21]
data[22] => altsyncram_kj31:fifo_ram.data_a[22]
data[23] => altsyncram_kj31:fifo_ram.data_a[23]
data[24] => altsyncram_kj31:fifo_ram.data_a[24]
data[25] => altsyncram_kj31:fifo_ram.data_a[25]
data[26] => altsyncram_kj31:fifo_ram.data_a[26]
data[27] => altsyncram_kj31:fifo_ram.data_a[27]
data[28] => altsyncram_kj31:fifo_ram.data_a[28]
data[29] => altsyncram_kj31:fifo_ram.data_a[29]
data[30] => altsyncram_kj31:fifo_ram.data_a[30]
data[31] => altsyncram_kj31:fifo_ram.data_a[31]
q[0] <= altsyncram_kj31:fifo_ram.q_b[0]
q[1] <= altsyncram_kj31:fifo_ram.q_b[1]
q[2] <= altsyncram_kj31:fifo_ram.q_b[2]
q[3] <= altsyncram_kj31:fifo_ram.q_b[3]
q[4] <= altsyncram_kj31:fifo_ram.q_b[4]
q[5] <= altsyncram_kj31:fifo_ram.q_b[5]
q[6] <= altsyncram_kj31:fifo_ram.q_b[6]
q[7] <= altsyncram_kj31:fifo_ram.q_b[7]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_kj31:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => cntr_64e:cntr_b.clock
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_kj31:fifo_ram.clock0
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a0.PORTADATAIN1
data_a[9] => ram_block11a1.PORTADATAIN1
data_a[10] => ram_block11a2.PORTADATAIN1
data_a[11] => ram_block11a3.PORTADATAIN1
data_a[12] => ram_block11a4.PORTADATAIN1
data_a[13] => ram_block11a5.PORTADATAIN1
data_a[14] => ram_block11a6.PORTADATAIN1
data_a[15] => ram_block11a7.PORTADATAIN1
data_a[16] => ram_block11a0.PORTADATAIN2
data_a[17] => ram_block11a1.PORTADATAIN2
data_a[18] => ram_block11a2.PORTADATAIN2
data_a[19] => ram_block11a3.PORTADATAIN2
data_a[20] => ram_block11a4.PORTADATAIN2
data_a[21] => ram_block11a5.PORTADATAIN2
data_a[22] => ram_block11a6.PORTADATAIN2
data_a[23] => ram_block11a7.PORTADATAIN2
data_a[24] => ram_block11a0.PORTADATAIN3
data_a[25] => ram_block11a1.PORTADATAIN3
data_a[26] => ram_block11a2.PORTADATAIN3
data_a[27] => ram_block11a3.PORTADATAIN3
data_a[28] => ram_block11a4.PORTADATAIN3
data_a[29] => ram_block11a5.PORTADATAIN3
data_a[30] => ram_block11a6.PORTADATAIN3
data_a[31] => ram_block11a7.PORTADATAIN3
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe15.clock
clrn => dffpipe_id9:dffpipe15.clrn
d[0] => dffpipe_id9:dffpipe15.d[0]
d[1] => dffpipe_id9:dffpipe15.d[1]
d[2] => dffpipe_id9:dffpipe15.d[2]
d[3] => dffpipe_id9:dffpipe15.d[3]
d[4] => dffpipe_id9:dffpipe15.d[4]
d[5] => dffpipe_id9:dffpipe15.d[5]
d[6] => dffpipe_id9:dffpipe15.d[6]
d[7] => dffpipe_id9:dffpipe15.d[7]
d[8] => dffpipe_id9:dffpipe15.d[8]
q[0] <= dffpipe_id9:dffpipe15.q[0]
q[1] <= dffpipe_id9:dffpipe15.q[1]
q[2] <= dffpipe_id9:dffpipe15.q[2]
q[3] <= dffpipe_id9:dffpipe15.q[3]
q[4] <= dffpipe_id9:dffpipe15.q[4]
q[5] <= dffpipe_id9:dffpipe15.q[5]
q[6] <= dffpipe_id9:dffpipe15.q[6]
q[7] <= dffpipe_id9:dffpipe15.q[7]
q[8] <= dffpipe_id9:dffpipe15.q[8]


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_j7k1:auto_generated.aclr
data[0] => dcfifo_j7k1:auto_generated.data[0]
data[1] => dcfifo_j7k1:auto_generated.data[1]
data[2] => dcfifo_j7k1:auto_generated.data[2]
data[3] => dcfifo_j7k1:auto_generated.data[3]
data[4] => dcfifo_j7k1:auto_generated.data[4]
data[5] => dcfifo_j7k1:auto_generated.data[5]
data[6] => dcfifo_j7k1:auto_generated.data[6]
data[7] => dcfifo_j7k1:auto_generated.data[7]
data[8] => dcfifo_j7k1:auto_generated.data[8]
data[9] => dcfifo_j7k1:auto_generated.data[9]
data[10] => dcfifo_j7k1:auto_generated.data[10]
data[11] => dcfifo_j7k1:auto_generated.data[11]
data[12] => dcfifo_j7k1:auto_generated.data[12]
data[13] => dcfifo_j7k1:auto_generated.data[13]
data[14] => dcfifo_j7k1:auto_generated.data[14]
data[15] => dcfifo_j7k1:auto_generated.data[15]
data[16] => dcfifo_j7k1:auto_generated.data[16]
data[17] => dcfifo_j7k1:auto_generated.data[17]
data[18] => dcfifo_j7k1:auto_generated.data[18]
data[19] => dcfifo_j7k1:auto_generated.data[19]
data[20] => dcfifo_j7k1:auto_generated.data[20]
data[21] => dcfifo_j7k1:auto_generated.data[21]
data[22] => dcfifo_j7k1:auto_generated.data[22]
data[23] => dcfifo_j7k1:auto_generated.data[23]
data[24] => dcfifo_j7k1:auto_generated.data[24]
data[25] => dcfifo_j7k1:auto_generated.data[25]
data[26] => dcfifo_j7k1:auto_generated.data[26]
data[27] => dcfifo_j7k1:auto_generated.data[27]
data[28] => dcfifo_j7k1:auto_generated.data[28]
data[29] => dcfifo_j7k1:auto_generated.data[29]
data[30] => dcfifo_j7k1:auto_generated.data[30]
data[31] => dcfifo_j7k1:auto_generated.data[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_j7k1:auto_generated.q[0]
q[1] <= dcfifo_j7k1:auto_generated.q[1]
q[2] <= dcfifo_j7k1:auto_generated.q[2]
q[3] <= dcfifo_j7k1:auto_generated.q[3]
q[4] <= dcfifo_j7k1:auto_generated.q[4]
q[5] <= dcfifo_j7k1:auto_generated.q[5]
q[6] <= dcfifo_j7k1:auto_generated.q[6]
q[7] <= dcfifo_j7k1:auto_generated.q[7]
rdclk => dcfifo_j7k1:auto_generated.rdclk
rdempty <= dcfifo_j7k1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_j7k1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
wrclk => dcfifo_j7k1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_j7k1:auto_generated.wrfull
wrreq => dcfifo_j7k1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_kj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[1].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_kj31:fifo_ram.data_a[0]
data[1] => altsyncram_kj31:fifo_ram.data_a[1]
data[2] => altsyncram_kj31:fifo_ram.data_a[2]
data[3] => altsyncram_kj31:fifo_ram.data_a[3]
data[4] => altsyncram_kj31:fifo_ram.data_a[4]
data[5] => altsyncram_kj31:fifo_ram.data_a[5]
data[6] => altsyncram_kj31:fifo_ram.data_a[6]
data[7] => altsyncram_kj31:fifo_ram.data_a[7]
data[8] => altsyncram_kj31:fifo_ram.data_a[8]
data[9] => altsyncram_kj31:fifo_ram.data_a[9]
data[10] => altsyncram_kj31:fifo_ram.data_a[10]
data[11] => altsyncram_kj31:fifo_ram.data_a[11]
data[12] => altsyncram_kj31:fifo_ram.data_a[12]
data[13] => altsyncram_kj31:fifo_ram.data_a[13]
data[14] => altsyncram_kj31:fifo_ram.data_a[14]
data[15] => altsyncram_kj31:fifo_ram.data_a[15]
data[16] => altsyncram_kj31:fifo_ram.data_a[16]
data[17] => altsyncram_kj31:fifo_ram.data_a[17]
data[18] => altsyncram_kj31:fifo_ram.data_a[18]
data[19] => altsyncram_kj31:fifo_ram.data_a[19]
data[20] => altsyncram_kj31:fifo_ram.data_a[20]
data[21] => altsyncram_kj31:fifo_ram.data_a[21]
data[22] => altsyncram_kj31:fifo_ram.data_a[22]
data[23] => altsyncram_kj31:fifo_ram.data_a[23]
data[24] => altsyncram_kj31:fifo_ram.data_a[24]
data[25] => altsyncram_kj31:fifo_ram.data_a[25]
data[26] => altsyncram_kj31:fifo_ram.data_a[26]
data[27] => altsyncram_kj31:fifo_ram.data_a[27]
data[28] => altsyncram_kj31:fifo_ram.data_a[28]
data[29] => altsyncram_kj31:fifo_ram.data_a[29]
data[30] => altsyncram_kj31:fifo_ram.data_a[30]
data[31] => altsyncram_kj31:fifo_ram.data_a[31]
q[0] <= altsyncram_kj31:fifo_ram.q_b[0]
q[1] <= altsyncram_kj31:fifo_ram.q_b[1]
q[2] <= altsyncram_kj31:fifo_ram.q_b[2]
q[3] <= altsyncram_kj31:fifo_ram.q_b[3]
q[4] <= altsyncram_kj31:fifo_ram.q_b[4]
q[5] <= altsyncram_kj31:fifo_ram.q_b[5]
q[6] <= altsyncram_kj31:fifo_ram.q_b[6]
q[7] <= altsyncram_kj31:fifo_ram.q_b[7]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_kj31:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => cntr_64e:cntr_b.clock
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_kj31:fifo_ram.clock0
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a0.PORTADATAIN1
data_a[9] => ram_block11a1.PORTADATAIN1
data_a[10] => ram_block11a2.PORTADATAIN1
data_a[11] => ram_block11a3.PORTADATAIN1
data_a[12] => ram_block11a4.PORTADATAIN1
data_a[13] => ram_block11a5.PORTADATAIN1
data_a[14] => ram_block11a6.PORTADATAIN1
data_a[15] => ram_block11a7.PORTADATAIN1
data_a[16] => ram_block11a0.PORTADATAIN2
data_a[17] => ram_block11a1.PORTADATAIN2
data_a[18] => ram_block11a2.PORTADATAIN2
data_a[19] => ram_block11a3.PORTADATAIN2
data_a[20] => ram_block11a4.PORTADATAIN2
data_a[21] => ram_block11a5.PORTADATAIN2
data_a[22] => ram_block11a6.PORTADATAIN2
data_a[23] => ram_block11a7.PORTADATAIN2
data_a[24] => ram_block11a0.PORTADATAIN3
data_a[25] => ram_block11a1.PORTADATAIN3
data_a[26] => ram_block11a2.PORTADATAIN3
data_a[27] => ram_block11a3.PORTADATAIN3
data_a[28] => ram_block11a4.PORTADATAIN3
data_a[29] => ram_block11a5.PORTADATAIN3
data_a[30] => ram_block11a6.PORTADATAIN3
data_a[31] => ram_block11a7.PORTADATAIN3
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe15.clock
clrn => dffpipe_id9:dffpipe15.clrn
d[0] => dffpipe_id9:dffpipe15.d[0]
d[1] => dffpipe_id9:dffpipe15.d[1]
d[2] => dffpipe_id9:dffpipe15.d[2]
d[3] => dffpipe_id9:dffpipe15.d[3]
d[4] => dffpipe_id9:dffpipe15.d[4]
d[5] => dffpipe_id9:dffpipe15.d[5]
d[6] => dffpipe_id9:dffpipe15.d[6]
d[7] => dffpipe_id9:dffpipe15.d[7]
d[8] => dffpipe_id9:dffpipe15.d[8]
q[0] <= dffpipe_id9:dffpipe15.q[0]
q[1] <= dffpipe_id9:dffpipe15.q[1]
q[2] <= dffpipe_id9:dffpipe15.q[2]
q[3] <= dffpipe_id9:dffpipe15.q[3]
q[4] <= dffpipe_id9:dffpipe15.q[4]
q[5] <= dffpipe_id9:dffpipe15.q[5]
q[6] <= dffpipe_id9:dffpipe15.q[6]
q[7] <= dffpipe_id9:dffpipe15.q[7]
q[8] <= dffpipe_id9:dffpipe15.q[8]


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


