# Reading pref.tcl
# do tb_ColaAutomat.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_ColaAutomat"
# tb_ColaAutomat
# 
# Add 
# vcom -93 -work work {ColaAutomat.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:24 on Feb 13,2021
# vcom -reportprogress 300 -93 -work work ColaAutomat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ColaAutomat
# -- Compiling architecture ColaAutomat_arch of ColaAutomat
# End time: 14:43:25 on Feb 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_ColaAutomat.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:25 on Feb 13,2021
# vcom -reportprogress 300 -93 -work work tb_ColaAutomat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_ColaAutomat
# -- Compiling architecture ColaAutomat_arch of tb_ColaAutomat
# End time: 14:43:26 on Feb 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_ColaAutomat 
# Start time: 14:43:27 on Feb 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_colaautomat(colaautomat_arch)
# Loading work.colaautomat(colaautomat_arch)
# 
#add wave *
# add wave -label "nRes" nRes
# add wave -label "CLK" CLK
# add wave -label "E" E
# add wave -label "F" F
# add wave -label "K" K
# add wave -label "curState" tb_colaautomat/i1/curState
# add wave -label "nextState" tb_colaautomat/i1/nextState
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 640 ns
# wave zoom full
# 0 ps
# 672 ns
# End time: 14:44:13 on Feb 13,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
