from: https://github.com/paolosabatino/armbian-build/blob/rk3318/patch/kernel/rockchip64-dev/rk3328-mali-gpu-opp-table.dtsi

diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
index d399883d4..7b0ddfdc7 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
@@ -620,8 +620,45 @@
 		clocks = <&cru ACLK_GPU>, <&cru ACLK_GPU>;
 		clock-names = "bus", "core";
 		resets = <&cru SRST_GPU_A>;
+		operating-points-v2 = <&gpu_opp_table>;
 	};
 
+	gpu_opp_table: gpu-opp-table {
+                compatible = "operating-points-v2";
+
+                rockchip,leakage-voltage-sel = <
+                        1   10    0
+                        11  254   1
+                >;
+                nvmem-cells = <&logic_leakage>;
+                nvmem-cell-names = "gpu_leakage";
+
+                opp-200000000 {
+                        opp-hz = /bits/ 64 <200000000>;
+                        opp-microvolt = <950000>;
+                        opp-microvolt-L0 = <950000>;
+                        opp-microvolt-L1 = <950000>;
+                };
+                opp-300000000 {
+                        opp-hz = /bits/ 64 <300000000>;
+                        opp-microvolt = <975000>;
+                        opp-microvolt-L0 = <975000>;
+                        opp-microvolt-L1 = <950000>;
+                };
+                opp-400000000 {
+                        opp-hz = /bits/ 64 <400000000>;
+                        opp-microvolt = <1050000>;
+                        opp-microvolt-L0 = <1050000>;
+                        opp-microvolt-L1 = <1025000>;
+                };
+                opp-500000000 {
+                        opp-hz = /bits/ 64 <500000000>;
+                        opp-microvolt = <1150000>;
+                        opp-microvolt-L0 = <1150000>;
+                        opp-microvolt-L1 = <1100000>;
+                };
+        };
+
 	h265e_mmu: iommu@ff330200 {
 		compatible = "rockchip,iommu";
 		reg = <0x0 0xff330200 0 0x100>;
