// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_chal1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        hcom_val,
        iv_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] hcom_val;
input  [127:0] iv_val;
output  [1:0] ap_return_0;
output  [1:0] ap_return_1;
output  [1:0] ap_return_2;
output  [1:0] ap_return_3;
output  [1:0] ap_return_4;
output  [1:0] ap_return_5;
output  [1:0] ap_return_6;
output  [1:0] ap_return_7;
output  [1:0] ap_return_8;
output  [1:0] ap_return_9;
output  [1:0] ap_return_10;
output  [1:0] ap_return_11;
output  [1:0] ap_return_12;
output  [1:0] ap_return_13;
output  [1:0] ap_return_14;
output  [1:0] ap_return_15;
output  [1:0] ap_return_16;
output  [1:0] ap_return_17;
output  [1:0] ap_return_18;
output  [1:0] ap_return_19;
output  [1:0] ap_return_20;
output  [1:0] ap_return_21;
output  [1:0] ap_return_22;
output  [1:0] ap_return_23;
output  [1:0] ap_return_24;
output  [1:0] ap_return_25;
output  [1:0] ap_return_26;
output  [1:0] ap_return_27;
output  [1:0] ap_return_28;
output  [1:0] ap_return_29;
output  [1:0] ap_return_30;
output  [1:0] ap_return_31;
output  [1:0] ap_return_32;
output  [1:0] ap_return_33;
output  [1:0] ap_return_34;
output  [1:0] ap_return_35;
output  [1:0] ap_return_36;
output  [1:0] ap_return_37;
output  [1:0] ap_return_38;
output  [1:0] ap_return_39;
output  [1:0] ap_return_40;
output  [1:0] ap_return_41;
output  [1:0] ap_return_42;
output  [1:0] ap_return_43;
output  [1:0] ap_return_44;
output  [1:0] ap_return_45;
output  [1:0] ap_return_46;
output  [1:0] ap_return_47;
output  [1:0] ap_return_48;
output  [1:0] ap_return_49;
output  [1:0] ap_return_50;
output  [1:0] ap_return_51;
output  [1:0] ap_return_52;
output  [1:0] ap_return_53;
output  [1:0] ap_return_54;
output  [1:0] ap_return_55;
output  [1:0] ap_return_56;
output  [1:0] ap_return_57;
output  [1:0] ap_return_58;
output  [1:0] ap_return_59;
output  [1:0] ap_return_60;
output  [1:0] ap_return_61;
output  [1:0] ap_return_62;
output  [1:0] ap_return_63;
output  [127:0] ap_return_64;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] p_s_reg_1238;
reg   [63:0] p_8_reg_1243;
wire    ap_CS_fsm_state3;
reg   [63:0] p_9_reg_1248;
reg   [63:0] p_0_reg_1253;
wire    grp_shakeXOF_32u_s_fu_255_ap_start;
wire    grp_shakeXOF_32u_s_fu_255_ap_done;
wire    grp_shakeXOF_32u_s_fu_255_ap_idle;
wire    grp_shakeXOF_32u_s_fu_255_ap_ready;
wire    grp_shakeXOF_32u_s_fu_255_msgStrm_i_read;
wire    grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read;
wire    grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read;
wire   [255:0] grp_shakeXOF_32u_s_fu_255_digestStrm_i_din;
wire    grp_shakeXOF_32u_s_fu_255_digestStrm_i_write;
wire   [0:0] grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din;
wire    grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write;
reg    grp_shakeXOF_32u_s_fu_255_ap_start_reg;
wire    ap_CS_fsm_state7;
wire   [63:0] msgStrm_dout;
wire    msgStrm_empty_n;
reg    msgStrm_read;
wire    ap_CS_fsm_state8;
wire   [127:0] msgLenStrm_dout;
wire    msgLenStrm_empty_n;
reg    msgLenStrm_read;
wire   [0:0] endMsgLenStrm_dout;
wire    endMsgLenStrm_empty_n;
reg    endMsgLenStrm_read;
wire    digestStrm_full_n;
reg    digestStrm_write;
wire    endDigestStrm_full_n;
reg    endDigestStrm_write;
reg   [0:0] endMsgLenStrm_din;
wire    endMsgLenStrm_full_n;
reg    endMsgLenStrm_write;
reg   [63:0] msgStrm_din;
wire    msgStrm_full_n;
reg    msgStrm_write;
wire    msgLenStrm_full_n;
reg    msgLenStrm_write;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
reg    ap_block_state2;
wire   [63:0] trunc_ln25_fu_264_p1;
wire   [63:0] trunc_ln27_fu_277_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [255:0] digestStrm_dout;
wire    digestStrm_empty_n;
reg    digestStrm_read;
wire    ap_CS_fsm_state9;
wire   [0:0] endDigestStrm_dout;
wire    endDigestStrm_empty_n;
reg    endDigestStrm_read;
reg    ap_block_state9;
wire   [1:0] trunc_ln43_fu_310_p1;
wire   [127:0] trunc_ln40_fu_306_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_shakeXOF_32u_s_fu_255_ap_start_reg = 1'b0;
end

GenerateProof_shakeXOF_32u_s grp_shakeXOF_32u_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shakeXOF_32u_s_fu_255_ap_start),
    .ap_done(grp_shakeXOF_32u_s_fu_255_ap_done),
    .ap_idle(grp_shakeXOF_32u_s_fu_255_ap_idle),
    .ap_ready(grp_shakeXOF_32u_s_fu_255_ap_ready),
    .msgStrm_i_dout(msgStrm_dout),
    .msgStrm_i_empty_n(msgStrm_empty_n),
    .msgStrm_i_read(grp_shakeXOF_32u_s_fu_255_msgStrm_i_read),
    .msgLenStrm_i_dout(msgLenStrm_dout),
    .msgLenStrm_i_empty_n(msgLenStrm_empty_n),
    .msgLenStrm_i_read(grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read),
    .endMsgLenStrm_i_dout(endMsgLenStrm_dout),
    .endMsgLenStrm_i_empty_n(endMsgLenStrm_empty_n),
    .endMsgLenStrm_i_read(grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read),
    .digestStrm_i_din(grp_shakeXOF_32u_s_fu_255_digestStrm_i_din),
    .digestStrm_i_full_n(digestStrm_full_n),
    .digestStrm_i_write(grp_shakeXOF_32u_s_fu_255_digestStrm_i_write),
    .endDigestStrm_i_din(grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din),
    .endDigestStrm_i_full_n(endDigestStrm_full_n),
    .endDigestStrm_i_write(grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write)
);

GenerateProof_fifo_w64_d16_S msgStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(msgStrm_din),
    .if_full_n(msgStrm_full_n),
    .if_write(msgStrm_write),
    .if_dout(msgStrm_dout),
    .if_empty_n(msgStrm_empty_n),
    .if_read(msgStrm_read)
);

GenerateProof_fifo_w128_d2_S_x0 msgLenStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(128'd48),
    .if_full_n(msgLenStrm_full_n),
    .if_write(msgLenStrm_write),
    .if_dout(msgLenStrm_dout),
    .if_empty_n(msgLenStrm_empty_n),
    .if_read(msgLenStrm_read)
);

GenerateProof_fifo_w1_d2_S_x0 endMsgLenStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(endMsgLenStrm_din),
    .if_full_n(endMsgLenStrm_full_n),
    .if_write(endMsgLenStrm_write),
    .if_dout(endMsgLenStrm_dout),
    .if_empty_n(endMsgLenStrm_empty_n),
    .if_read(endMsgLenStrm_read)
);

GenerateProof_fifo_w256_d2_S_x0 digestStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_shakeXOF_32u_s_fu_255_digestStrm_i_din),
    .if_full_n(digestStrm_full_n),
    .if_write(digestStrm_write),
    .if_dout(digestStrm_dout),
    .if_empty_n(digestStrm_empty_n),
    .if_read(digestStrm_read)
);

GenerateProof_fifo_w1_d2_S_x0 endDigestStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_din),
    .if_full_n(endDigestStrm_full_n),
    .if_write(endDigestStrm_write),
    .if_dout(endDigestStrm_dout),
    .if_empty_n(endDigestStrm_empty_n),
    .if_read(endDigestStrm_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shakeXOF_32u_s_fu_255_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_shakeXOF_32u_s_fu_255_ap_start_reg <= 1'b1;
        end else if ((grp_shakeXOF_32u_s_fu_255_ap_ready == 1'b1)) begin
            grp_shakeXOF_32u_s_fu_255_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_0_reg_1253 <= {{hcom_val[255:192]}};
        p_8_reg_1243 <= {{hcom_val[127:64]}};
        p_9_reg_1248 <= {{hcom_val[191:128]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_s_reg_1238 <= {{iv_val[127:64]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_shakeXOF_32u_s_fu_255_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state9)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9))) begin
        digestStrm_read = 1'b1;
    end else begin
        digestStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        digestStrm_write = grp_shakeXOF_32u_s_fu_255_digestStrm_i_write;
    end else begin
        digestStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9))) begin
        endDigestStrm_read = 1'b1;
    end else begin
        endDigestStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        endDigestStrm_write = grp_shakeXOF_32u_s_fu_255_endDigestStrm_i_write;
    end else begin
        endDigestStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        endMsgLenStrm_din = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        endMsgLenStrm_din = 1'd0;
    end else begin
        endMsgLenStrm_din = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        endMsgLenStrm_read = grp_shakeXOF_32u_s_fu_255_endMsgLenStrm_i_read;
    end else begin
        endMsgLenStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)))) begin
        endMsgLenStrm_write = 1'b1;
    end else begin
        endMsgLenStrm_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        msgLenStrm_read = grp_shakeXOF_32u_s_fu_255_msgLenStrm_i_read;
    end else begin
        msgLenStrm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        msgLenStrm_write = 1'b1;
    end else begin
        msgLenStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = p_0_reg_1253;
    end else if (((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = p_9_reg_1248;
    end else if (((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = p_8_reg_1243;
    end else if (((1'b1 == ap_CS_fsm_state3) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = trunc_ln27_fu_277_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        msgStrm_din = p_s_reg_1238;
    end else if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        msgStrm_din = trunc_ln25_fu_264_p1;
    end else begin
        msgStrm_din = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        msgStrm_read = grp_shakeXOF_32u_s_fu_255_msgStrm_i_read;
    end else begin
        msgStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)) | ((1'b1 == ap_CS_fsm_state6) & (msgStrm_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state3) & (msgStrm_full_n == 1'b1)))) begin
        msgStrm_write = 1'b1;
    end else begin
        msgStrm_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_shakeXOF_32u_s_fu_255_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((msgLenStrm_full_n == 1'b0) | (msgStrm_full_n == 1'b0) | (endMsgLenStrm_full_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((msgStrm_full_n == 1'b0) | (endMsgLenStrm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((endDigestStrm_empty_n == 1'b0) | (digestStrm_empty_n == 1'b0));
end

assign ap_return_0 = trunc_ln43_fu_310_p1;

assign ap_return_1 = {{digestStrm_dout[3:2]}};

assign ap_return_10 = {{digestStrm_dout[21:20]}};

assign ap_return_11 = {{digestStrm_dout[23:22]}};

assign ap_return_12 = {{digestStrm_dout[25:24]}};

assign ap_return_13 = {{digestStrm_dout[27:26]}};

assign ap_return_14 = {{digestStrm_dout[29:28]}};

assign ap_return_15 = {{digestStrm_dout[31:30]}};

assign ap_return_16 = {{digestStrm_dout[33:32]}};

assign ap_return_17 = {{digestStrm_dout[35:34]}};

assign ap_return_18 = {{digestStrm_dout[37:36]}};

assign ap_return_19 = {{digestStrm_dout[39:38]}};

assign ap_return_2 = {{digestStrm_dout[5:4]}};

assign ap_return_20 = {{digestStrm_dout[41:40]}};

assign ap_return_21 = {{digestStrm_dout[43:42]}};

assign ap_return_22 = {{digestStrm_dout[45:44]}};

assign ap_return_23 = {{digestStrm_dout[47:46]}};

assign ap_return_24 = {{digestStrm_dout[49:48]}};

assign ap_return_25 = {{digestStrm_dout[51:50]}};

assign ap_return_26 = {{digestStrm_dout[53:52]}};

assign ap_return_27 = {{digestStrm_dout[55:54]}};

assign ap_return_28 = {{digestStrm_dout[57:56]}};

assign ap_return_29 = {{digestStrm_dout[59:58]}};

assign ap_return_3 = {{digestStrm_dout[7:6]}};

assign ap_return_30 = {{digestStrm_dout[61:60]}};

assign ap_return_31 = {{digestStrm_dout[63:62]}};

assign ap_return_32 = {{digestStrm_dout[65:64]}};

assign ap_return_33 = {{digestStrm_dout[67:66]}};

assign ap_return_34 = {{digestStrm_dout[69:68]}};

assign ap_return_35 = {{digestStrm_dout[71:70]}};

assign ap_return_36 = {{digestStrm_dout[73:72]}};

assign ap_return_37 = {{digestStrm_dout[75:74]}};

assign ap_return_38 = {{digestStrm_dout[77:76]}};

assign ap_return_39 = {{digestStrm_dout[79:78]}};

assign ap_return_4 = {{digestStrm_dout[9:8]}};

assign ap_return_40 = {{digestStrm_dout[81:80]}};

assign ap_return_41 = {{digestStrm_dout[83:82]}};

assign ap_return_42 = {{digestStrm_dout[85:84]}};

assign ap_return_43 = {{digestStrm_dout[87:86]}};

assign ap_return_44 = {{digestStrm_dout[89:88]}};

assign ap_return_45 = {{digestStrm_dout[91:90]}};

assign ap_return_46 = {{digestStrm_dout[93:92]}};

assign ap_return_47 = {{digestStrm_dout[95:94]}};

assign ap_return_48 = {{digestStrm_dout[97:96]}};

assign ap_return_49 = {{digestStrm_dout[99:98]}};

assign ap_return_5 = {{digestStrm_dout[11:10]}};

assign ap_return_50 = {{digestStrm_dout[101:100]}};

assign ap_return_51 = {{digestStrm_dout[103:102]}};

assign ap_return_52 = {{digestStrm_dout[105:104]}};

assign ap_return_53 = {{digestStrm_dout[107:106]}};

assign ap_return_54 = {{digestStrm_dout[109:108]}};

assign ap_return_55 = {{digestStrm_dout[111:110]}};

assign ap_return_56 = {{digestStrm_dout[113:112]}};

assign ap_return_57 = {{digestStrm_dout[115:114]}};

assign ap_return_58 = {{digestStrm_dout[117:116]}};

assign ap_return_59 = {{digestStrm_dout[119:118]}};

assign ap_return_6 = {{digestStrm_dout[13:12]}};

assign ap_return_60 = {{digestStrm_dout[121:120]}};

assign ap_return_61 = {{digestStrm_dout[123:122]}};

assign ap_return_62 = {{digestStrm_dout[125:124]}};

assign ap_return_63 = {{digestStrm_dout[127:126]}};

assign ap_return_64 = trunc_ln40_fu_306_p1;

assign ap_return_7 = {{digestStrm_dout[15:14]}};

assign ap_return_8 = {{digestStrm_dout[17:16]}};

assign ap_return_9 = {{digestStrm_dout[19:18]}};

assign grp_shakeXOF_32u_s_fu_255_ap_start = grp_shakeXOF_32u_s_fu_255_ap_start_reg;

assign trunc_ln25_fu_264_p1 = iv_val[63:0];

assign trunc_ln27_fu_277_p1 = hcom_val[63:0];

assign trunc_ln40_fu_306_p1 = digestStrm_dout[127:0];

assign trunc_ln43_fu_310_p1 = digestStrm_dout[1:0];

endmodule //GenerateProof_chal1
