set_property SRC_FILE_INFO {cfile:E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/2_Microblaze_HelloWorld.srcs/constrs_1/new/arty.xdc rfile:../../../2_Microblaze_HelloWorld.srcs/constrs_1/new/arty.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets design_1_i/clk_wiz_0/inst/clk_out1]
