
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.92

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _43_/A (INV_X1)
    37   64.54    0.15    0.16    3.16 ^ _43_/ZN (INV_X1)
                                         _00_ (net)
                  0.15    0.00    3.16 ^ vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.16   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vl[0]$_DFF_PP0_/CK (DFFR_X1)
                          0.37    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
     1    0.95    0.01    0.09    0.09 ^ vtype[6]$_DFF_PP1_/Q (DFFS_X1)
                                         vtype[6] (net)
                  0.01    0.00    0.09 ^ _79_/A (MUX2_X1)
     2    1.16    0.01    0.03    0.12 ^ _79_/Z (MUX2_X1)
                                         vtype_data_out[6] (net)
                  0.01    0.00    0.12 ^ vtype[6]$_DFF_PP1_/D (DFFS_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _43_/A (INV_X1)
    37   64.54    0.15    0.16    3.16 ^ _43_/ZN (INV_X1)
                                         _00_ (net)
                  0.15    0.00    3.16 ^ vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.16   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ vl[0]$_DFF_PP0_/CK (DFFR_X1)
                          0.02   15.02   library recovery time
                                 15.02   data required time
-----------------------------------------------------------------------------
                                 15.02   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     7   13.44    0.00    0.00    3.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.00    0.00    3.00 ^ _49_/S (MUX2_X1)
     3    1.97    0.01    0.06    3.06 v _49_/Z (MUX2_X1)
                                         vl_data_out[4] (net)
                  0.01    0.00    3.06 v _88_/A (BUF_X1)
     1    0.00    0.00    0.02    3.08 v _88_/Z (BUF_X1)
                                         vlenb_data_out[1] (net)
                  0.00    0.00    3.08 v vlenb_data_out[1] (out)
                                  3.08   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _43_/A (INV_X1)
    37   64.54    0.15    0.16    3.16 ^ _43_/ZN (INV_X1)
                                         _00_ (net)
                  0.15    0.00    3.16 ^ vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.16   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ vl[0]$_DFF_PP0_/CK (DFFR_X1)
                          0.02   15.02   library recovery time
                                 15.02   data required time
-----------------------------------------------------------------------------
                                 15.02   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     7   13.44    0.00    0.00    3.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.00    0.00    3.00 ^ _49_/S (MUX2_X1)
     3    1.97    0.01    0.06    3.06 v _49_/Z (MUX2_X1)
                                         vl_data_out[4] (net)
                  0.01    0.00    3.06 v _88_/A (BUF_X1)
     1    0.00    0.00    0.02    3.08 v _88_/Z (BUF_X1)
                                         vlenb_data_out[1] (net)
                  0.00    0.00    3.08 v vlenb_data_out[1] (out)
                                  3.08   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-05   2.81e-07   3.18e-06   1.73e-05  81.5%
Combinational          1.73e-06   6.51e-07   1.54e-06   3.92e-06  18.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-05   9.33e-07   4.72e-06   2.12e-05 100.0%
                          73.3%       4.4%      22.3%
