// Seed: 3416530308
`define pp_9 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_9 = 1 == id_2;
  always @(posedge 1'b0 or "") begin
    id_5 <= id_2;
  end
  type_11(
      id_3, id_2
  );
endmodule
