Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jul  6 14:36:43 2025
| Host         : nisitha-laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snn_iris_top_timing_summary_routed.rpt -pb snn_iris_top_timing_summary_routed.pb -rpx snn_iris_top_timing_summary_routed.rpx -warn_on_violation
| Design       : snn_iris_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1033)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1831)
5. checking no_input_delay (33)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1033)
---------------------------
 There are 1033 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1831)
---------------------------------------------------
 There are 1831 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1835          inf        0.000                      0                 1835           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1835 Endpoints
Min Delay          1835 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 2.788ns (26.223%)  route 7.844ns (73.777%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          2.047    10.480    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y23         LUT3 (Prop_lut3_I2_O)        0.152    10.632 r  layer3/neuron_1/voltage[14]_i_1__1/O
                         net (fo=1, routed)           0.000    10.632    layer3/neuron_1/voltage[14]_i_1__1_n_0
    SLICE_X28Y23         FDRE                                         r  layer3/neuron_1/voltage_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.604ns  (logic 2.760ns (26.028%)  route 7.844ns (73.972%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          2.047    10.480    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y23         LUT3 (Prop_lut3_I2_O)        0.124    10.604 r  layer3/neuron_1/voltage[13]_i_1__1/O
                         net (fo=1, routed)           0.000    10.604    layer3/neuron_1/voltage[13]_i_1__1_n_0
    SLICE_X28Y23         FDRE                                         r  layer3/neuron_1/voltage_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.472ns  (logic 2.786ns (26.605%)  route 7.686ns (73.395%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.889    10.322    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.150    10.472 r  layer3/neuron_1/voltage[22]_i_1__1/O
                         net (fo=1, routed)           0.000    10.472    layer3/neuron_1/voltage[22]_i_1__1_n_0
    SLICE_X28Y25         FDRE                                         r  layer3/neuron_1/voltage_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.464ns  (logic 2.788ns (26.644%)  route 7.676ns (73.356%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.879    10.312    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.464 r  layer3/neuron_1/voltage[24]_i_1__1/O
                         net (fo=1, routed)           0.000    10.464    layer3/neuron_1/voltage[24]_i_1__1_n_0
    SLICE_X28Y25         FDRE                                         r  layer3/neuron_1/voltage_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.447ns  (logic 2.793ns (26.736%)  route 7.654ns (73.264%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.856    10.290    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y23         LUT3 (Prop_lut3_I2_O)        0.157    10.447 r  layer3/neuron_1/voltage[18]_i_1__1/O
                         net (fo=1, routed)           0.000    10.447    layer3/neuron_1/voltage[18]_i_1__1_n_0
    SLICE_X28Y23         FDRE                                         r  layer3/neuron_1/voltage_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 2.760ns (26.422%)  route 7.686ns (73.578%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.889    10.322    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.446 r  layer3/neuron_1/voltage[21]_i_1__1/O
                         net (fo=1, routed)           0.000    10.446    layer3/neuron_1/voltage[21]_i_1__1_n_0
    SLICE_X28Y25         FDRE                                         r  layer3/neuron_1/voltage_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.436ns  (logic 2.760ns (26.448%)  route 7.676ns (73.552%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.879    10.312    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.436 r  layer3/neuron_1/voltage[23]_i_1__1/O
                         net (fo=1, routed)           0.000    10.436    layer3/neuron_1/voltage[23]_i_1__1_n_0
    SLICE_X28Y25         FDRE                                         r  layer3/neuron_1/voltage_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.414ns  (logic 2.760ns (26.504%)  route 7.654ns (73.496%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.856    10.290    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y23         LUT3 (Prop_lut3_I2_O)        0.124    10.414 r  layer3/neuron_1/voltage[17]_i_1__1/O
                         net (fo=1, routed)           0.000    10.414    layer3/neuron_1/voltage[17]_i_1__1_n_0
    SLICE_X28Y23         FDRE                                         r  layer3/neuron_1/voltage_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.116ns  (logic 2.786ns (27.540%)  route 7.330ns (72.460%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.533     9.966    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I2_O)        0.150    10.116 r  layer3/neuron_1/voltage[9]_i_1__1/O
                         net (fo=1, routed)           0.000    10.116    layer3/neuron_1/voltage[9]_i_1__1_n_0
    SLICE_X32Y20         FDRE                                         r  layer3/neuron_1/voltage_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3/neuron_1/weighted_sum_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer3/neuron_1/voltage_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 2.789ns (27.584%)  route 7.322ns (72.416%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE                         0.000     0.000 r  layer3/neuron_1/weighted_sum_reg[1][30]/C
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  layer3/neuron_1/weighted_sum_reg[1][30]/Q
                         net (fo=114, routed)         3.416     3.835    layer3/neuron_1/weighted_sum_reg[1][30]_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.324     4.159 r  layer3/neuron_1/voltage2_carry__5_i_3__13/O
                         net (fo=2, routed)           1.189     5.347    layer3/neuron_1/voltage2_carry__5_i_3__13_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.326     5.673 r  layer3/neuron_1/voltage2_carry__5_i_7__8/O
                         net (fo=1, routed)           0.000     5.673    layer3/neuron_1/voltage2_carry__5_i_7__8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.223 r  layer3/neuron_1/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.223    layer3/neuron_1/voltage2_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.557 f  layer3/neuron_1/voltage2_carry__6/O[1]
                         net (fo=3, routed)           1.193     7.750    layer3/neuron_1/voltage2_carry__6_n_6
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.053 r  layer3/neuron_1/voltage1_carry__2_i_6__14/O
                         net (fo=1, routed)           0.000     8.053    layer3/neuron_1/voltage1_carry__2_i_6__14_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.433 r  layer3/neuron_1/voltage1_carry__2/CO[3]
                         net (fo=33, routed)          1.525     9.958    layer3/neuron_1/voltage1_carry__2_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.153    10.111 r  layer3/neuron_1/voltage[26]_i_1__1/O
                         net (fo=1, routed)           0.000    10.111    layer3/neuron_1/voltage[26]_i_1__1_n_0
    SLICE_X28Y25         FDRE                                         r  layer3/neuron_1/voltage_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_f3/random_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f3/random_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.148ns (67.503%)  route 0.071ns (32.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  gen_f3/random_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  gen_f3/random_reg[1]/Q
                         net (fo=3, routed)           0.071     0.219    gen_f3/random_reg_n_0_[1]
    SLICE_X42Y33         FDRE                                         r  gen_f3/random_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f3/random_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gen_f3/random_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDSE                         0.000     0.000 r  gen_f3/random_reg[0]/C
    SLICE_X42Y33         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  gen_f3/random_reg[0]/Q
                         net (fo=3, routed)           0.067     0.231    gen_f3/random_reg_n_0_[0]
    SLICE_X42Y33         FDRE                                         r  gen_f3/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f0/random_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gen_f0/random_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDSE                         0.000     0.000 r  gen_f0/random_reg[0]/C
    SLICE_X38Y10         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  gen_f0/random_reg[0]/Q
                         net (fo=3, routed)           0.068     0.232    gen_f0/random[0]
    SLICE_X38Y10         FDRE                                         r  gen_f0/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f1/random_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gen_f1/random_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDSE                         0.000     0.000 r  gen_f1/random_reg[0]/C
    SLICE_X42Y14         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  gen_f1/random_reg[0]/Q
                         net (fo=3, routed)           0.068     0.232    gen_f1/random_reg_n_0_[0]
    SLICE_X42Y14         FDRE                                         r  gen_f1/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f2/random_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gen_f2/random_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE                         0.000     0.000 r  gen_f2/random_reg[0]/C
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  gen_f2/random_reg[0]/Q
                         net (fo=3, routed)           0.099     0.240    gen_f2/random_reg_n_0_[0]
    SLICE_X42Y26         FDRE                                         r  gen_f2/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f3/random_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f3/random_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.148ns (54.716%)  route 0.122ns (45.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  gen_f3/random_reg[6]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  gen_f3/random_reg[6]/Q
                         net (fo=3, routed)           0.122     0.270    gen_f3/random_reg_n_0_[6]
    SLICE_X42Y33         FDRE                                         r  gen_f3/random_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f2/random_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f2/random_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.607%)  route 0.147ns (53.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  gen_f2/random_reg[5]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  gen_f2/random_reg[5]/Q
                         net (fo=4, routed)           0.147     0.275    gen_f2/random_reg_n_0_[5]
    SLICE_X43Y26         FDRE                                         r  gen_f2/random_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f1/random_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f1/random_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.311%)  route 0.135ns (47.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE                         0.000     0.000 r  gen_f1/random_reg[1]/C
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  gen_f1/random_reg[1]/Q
                         net (fo=3, routed)           0.135     0.283    gen_f1/random_reg_n_0_[1]
    SLICE_X42Y14         FDRE                                         r  gen_f1/random_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f2/random_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f2/random_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  gen_f2/random_reg[3]/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_f2/random_reg[3]/Q
                         net (fo=4, routed)           0.074     0.238    gen_f2/random_reg_n_0_[3]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.283 r  gen_f2/p_0_out/O
                         net (fo=1, routed)           0.000     0.283    gen_f2/p_0_out_n_0
    SLICE_X43Y26         FDSE                                         r  gen_f2/random_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_f0/random_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_f0/random_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE                         0.000     0.000 r  gen_f0/random_reg[6]/C
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_f0/random_reg[6]/Q
                         net (fo=3, routed)           0.120     0.284    gen_f0/random[6]
    SLICE_X38Y10         FDRE                                         r  gen_f0/random_reg[7]/D
  -------------------------------------------------------------------    -------------------





