

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 15:33:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 221
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 112 113 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 2 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 112 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%state = alloca i32 1" [filt.cpp:22]   --->   Operation 222 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:9]   --->   Operation 223 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 224 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_last_loc = alloca i64 1"   --->   Operation 225 'alloca' 'tmp_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 226 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 227 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_10" [filt.cpp:24]   --->   Operation 248 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11" [filt.cpp:24]   --->   Operation 249 'specaxissidechannel' 'specaxissidechannel_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [filt.cpp:79]   --->   Operation 250 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i62 %trunc_ln" [filt.cpp:79]   --->   Operation 251 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79" [filt.cpp:79]   --->   Operation 252 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 253 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 254 [1/1] (1.70ns)   --->   "%store_ln22 = store i32 0, i32 %state" [filt.cpp:22]   --->   Operation 254 'store' 'store_ln22' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln24 = br void %while.cond" [filt.cpp:24]   --->   Operation 255 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%running = phi i1 1, void %entry, i1 %running_1, void %sw.epilog"   --->   Operation 256 'phi' 'running' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %running, void %while.end44, void %while.body" [filt.cpp:24]   --->   Operation 257 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%state_load = load i32 %state" [filt.cpp:27]   --->   Operation 258 'load' 'state_load' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filt.cpp:24]   --->   Operation 259 'specloopname' 'specloopname_ln24' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V" [filt.cpp:25]   --->   Operation 260 'read' 'empty' <Predicate = (running)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 261 'extractvalue' 'tmp_data' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 262 'extractvalue' 'tmp_keep' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 263 'extractvalue' 'tmp_strb' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 264 'extractvalue' 'tmp_user' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 265 'extractvalue' 'tmp_last' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 266 'extractvalue' 'tmp_id' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 267 'extractvalue' 'tmp_dest' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (2.23ns)   --->   "%switch_ln27 = switch i32 %state_load, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %VITIS_LOOP_56_2, i32 4096, void %for.inc" [filt.cpp:27]   --->   Operation 268 'switch' 'switch_ln27' <Predicate = (running)> <Delay = 2.23>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 269 'wait' 'empty_21' <Predicate = (running & state_load == 17)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [filt.cpp:33]   --->   Operation 270 'load' 'i_load' <Predicate = (running & state_load == 0)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_eq  i32 %tmp_data, i32 48879" [filt.cpp:30]   --->   Operation 271 'icmp' 'icmp_ln30' <Predicate = (running & state_load == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (2.55ns)   --->   "%add_ln33 = add i32 %i_load, i32 4294967295" [filt.cpp:33]   --->   Operation 272 'add' 'add_ln33' <Predicate = (running & state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln30, i32 %add_ln33, i32 %i_load" [filt.cpp:30]   --->   Operation 273 'select' 'i_1' <Predicate = (running & state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (1.18ns)   --->   "%select_ln9 = select i1 %icmp_ln30, i32 17, i32 0" [filt.cpp:9]   --->   Operation 274 'select' 'select_ln9' <Predicate = (running & state_load == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 %i_1, i32 %i" [filt.cpp:9]   --->   Operation 275 'store' 'store_ln9' <Predicate = (running & state_load == 0)> <Delay = 1.70>
ST_2 : Operation 276 [1/1] (1.70ns)   --->   "%store_ln22 = store i32 %select_ln9, i32 %state" [filt.cpp:22]   --->   Operation 276 'store' 'store_ln22' <Predicate = (running & state_load == 0)> <Delay = 1.70>
ST_2 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln35 = br void %sw.epilog" [filt.cpp:35]   --->   Operation 277 'br' 'br_ln35' <Predicate = (running & state_load == 0)> <Delay = 1.58>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [filt.cpp:105]   --->   Operation 278 'ret' 'ret_ln105' <Predicate = (!running)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 279 [8/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 279 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 280 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 280 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 281 [7/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 281 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 282 [6/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 282 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 283 [5/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 283 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 284 [4/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 284 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 285 [3/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 285 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 286 [2/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 286 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 287 [1/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:79]   --->   Operation 287 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 288 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 288 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 289 [2/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:78]   --->   Operation 289 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_12 : Operation 290 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 290 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 291 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:78]   --->   Operation 291 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_12 : Operation 292 [1/1] (8.51ns)   --->   "%mul_ln82 = mul i32 %tmp_data, i32 %gmem_addr_read" [filt.cpp:82]   --->   Operation 292 'mul' 'mul_ln82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 293 [1/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:78]   --->   Operation 293 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_13 : Operation 294 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 294 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 295 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:78]   --->   Operation 295 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_13 : Operation 296 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:78]   --->   Operation 296 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_13 : Operation 297 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:78]   --->   Operation 297 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 298 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 298 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 299 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:78]   --->   Operation 299 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 300 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:78]   --->   Operation 300 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 301 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:78]   --->   Operation 301 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_14 : Operation 302 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:78]   --->   Operation 302 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 303 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 303 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 304 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:78]   --->   Operation 304 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 305 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:78]   --->   Operation 305 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 306 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:78]   --->   Operation 306 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_15 : Operation 307 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:78]   --->   Operation 307 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 308 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 308 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 309 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:78]   --->   Operation 309 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 310 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:78]   --->   Operation 310 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 311 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:78]   --->   Operation 311 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 312 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:78]   --->   Operation 312 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 313 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 313 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 314 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:78]   --->   Operation 314 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 315 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:78]   --->   Operation 315 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 316 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:78]   --->   Operation 316 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_17 : Operation 317 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:78]   --->   Operation 317 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 318 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 318 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 319 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:78]   --->   Operation 319 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 320 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:78]   --->   Operation 320 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 321 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:78]   --->   Operation 321 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_18 : Operation 322 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:78]   --->   Operation 322 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 323 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 323 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 324 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:78]   --->   Operation 324 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 325 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:78]   --->   Operation 325 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 326 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:78]   --->   Operation 326 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_19 : Operation 327 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:78]   --->   Operation 327 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 328 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 328 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:78]   --->   Operation 329 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 330 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:78]   --->   Operation 330 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 331 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:78]   --->   Operation 331 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_20 : Operation 332 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:78]   --->   Operation 332 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 333 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 333 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 334 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:78]   --->   Operation 334 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 335 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:78]   --->   Operation 335 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 336 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:78]   --->   Operation 336 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_21 : Operation 337 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:78]   --->   Operation 337 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 338 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 338 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 339 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:78]   --->   Operation 339 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 340 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:78]   --->   Operation 340 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 341 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:78]   --->   Operation 341 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_22 : Operation 342 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:78]   --->   Operation 342 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 343 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 343 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 344 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:78]   --->   Operation 344 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 345 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:78]   --->   Operation 345 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 346 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:78]   --->   Operation 346 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_23 : Operation 347 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:78]   --->   Operation 347 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 348 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 348 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 349 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:78]   --->   Operation 349 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 350 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:78]   --->   Operation 350 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 351 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:78]   --->   Operation 351 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_24 : Operation 352 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:78]   --->   Operation 352 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 353 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 353 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 354 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:78]   --->   Operation 354 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 355 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:78]   --->   Operation 355 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 356 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:78]   --->   Operation 356 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_25 : Operation 357 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:78]   --->   Operation 357 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 358 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 358 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 359 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:78]   --->   Operation 359 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 360 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:78]   --->   Operation 360 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 361 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:78]   --->   Operation 361 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_26 : Operation 362 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:78]   --->   Operation 362 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 363 [1/1] (14.6ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 363 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 364 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:78]   --->   Operation 364 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 365 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:78]   --->   Operation 365 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 366 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:78]   --->   Operation 366 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_27 : Operation 367 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:78]   --->   Operation 367 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 368 [1/1] (14.6ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 368 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 369 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:78]   --->   Operation 369 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 370 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:78]   --->   Operation 370 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 371 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:78]   --->   Operation 371 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_28 : Operation 372 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:78]   --->   Operation 372 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 373 [1/1] (14.6ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 373 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 374 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:78]   --->   Operation 374 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 375 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:78]   --->   Operation 375 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 376 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:78]   --->   Operation 376 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_29 : Operation 377 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:78]   --->   Operation 377 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 378 [1/1] (14.6ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 378 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 379 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:78]   --->   Operation 379 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 380 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:78]   --->   Operation 380 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 381 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:78]   --->   Operation 381 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_30 : Operation 382 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:78]   --->   Operation 382 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 383 [1/1] (14.6ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 383 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 384 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:78]   --->   Operation 384 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 385 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:78]   --->   Operation 385 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 386 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:78]   --->   Operation 386 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_31 : Operation 387 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:78]   --->   Operation 387 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 388 [1/1] (14.6ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 388 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 389 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:78]   --->   Operation 389 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 390 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:78]   --->   Operation 390 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 391 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:78]   --->   Operation 391 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_32 : Operation 392 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:78]   --->   Operation 392 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 393 [1/1] (14.6ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 393 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 394 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:78]   --->   Operation 394 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 395 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:78]   --->   Operation 395 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 396 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:78]   --->   Operation 396 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_33 : Operation 397 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:78]   --->   Operation 397 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 398 [1/1] (14.6ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 398 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 399 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:78]   --->   Operation 399 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 400 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:78]   --->   Operation 400 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 401 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:78]   --->   Operation 401 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_34 : Operation 402 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:78]   --->   Operation 402 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 403 [1/1] (14.6ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 403 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 404 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:78]   --->   Operation 404 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 405 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:78]   --->   Operation 405 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 406 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:78]   --->   Operation 406 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_35 : Operation 407 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:78]   --->   Operation 407 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 408 [1/1] (14.6ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 408 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 409 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:78]   --->   Operation 409 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 410 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:78]   --->   Operation 410 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 411 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:78]   --->   Operation 411 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_36 : Operation 412 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:78]   --->   Operation 412 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 413 [1/1] (14.6ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 413 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 414 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:78]   --->   Operation 414 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 415 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:78]   --->   Operation 415 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 416 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:78]   --->   Operation 416 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_37 : Operation 417 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:78]   --->   Operation 417 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 418 [1/1] (14.6ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 418 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 419 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:78]   --->   Operation 419 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 420 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:78]   --->   Operation 420 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 421 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:78]   --->   Operation 421 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_38 : Operation 422 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:78]   --->   Operation 422 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 423 [1/1] (14.6ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 423 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 424 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:78]   --->   Operation 424 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 425 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:78]   --->   Operation 425 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 426 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:78]   --->   Operation 426 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_39 : Operation 427 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:78]   --->   Operation 427 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 428 [1/1] (14.6ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 428 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 429 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:78]   --->   Operation 429 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 430 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:78]   --->   Operation 430 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 431 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:78]   --->   Operation 431 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_40 : Operation 432 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:78]   --->   Operation 432 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 433 [1/1] (14.6ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 433 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 434 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:78]   --->   Operation 434 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 435 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:78]   --->   Operation 435 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 436 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:78]   --->   Operation 436 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_41 : Operation 437 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:78]   --->   Operation 437 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 438 [1/1] (14.6ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 438 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 439 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:78]   --->   Operation 439 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 440 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:78]   --->   Operation 440 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 441 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:78]   --->   Operation 441 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_42 : Operation 442 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:78]   --->   Operation 442 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 443 [1/1] (14.6ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 443 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 444 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:78]   --->   Operation 444 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 445 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:78]   --->   Operation 445 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 446 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:78]   --->   Operation 446 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_43 : Operation 447 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:78]   --->   Operation 447 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 448 [1/1] (14.6ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 448 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 449 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:78]   --->   Operation 449 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 450 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:78]   --->   Operation 450 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 451 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:78]   --->   Operation 451 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_44 : Operation 452 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:78]   --->   Operation 452 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 453 [1/1] (14.6ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 453 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 454 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:78]   --->   Operation 454 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 455 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:78]   --->   Operation 455 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 456 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:78]   --->   Operation 456 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_45 : Operation 457 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:78]   --->   Operation 457 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 458 [1/1] (14.6ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 458 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 459 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:78]   --->   Operation 459 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 460 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:78]   --->   Operation 460 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 461 [1/1] (8.51ns)   --->   "%mul_ln79_66 = mul i32 %signal_shift_reg_load_67, i32 %gmem_addr_read_31" [filt.cpp:79]   --->   Operation 461 'mul' 'mul_ln79_66' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 462 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:78]   --->   Operation 462 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_46 : Operation 463 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:78]   --->   Operation 463 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 464 [1/1] (14.6ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 464 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 465 [1/1] (8.51ns)   --->   "%mul_ln79_62 = mul i32 %signal_shift_reg_load_63, i32 %gmem_addr_read_35" [filt.cpp:79]   --->   Operation 465 'mul' 'mul_ln79_62' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 466 [1/1] (8.51ns)   --->   "%mul_ln79_63 = mul i32 %signal_shift_reg_load_64, i32 %gmem_addr_read_34" [filt.cpp:79]   --->   Operation 466 'mul' 'mul_ln79_63' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 467 [1/1] (8.51ns)   --->   "%mul_ln79_64 = mul i32 %signal_shift_reg_load_65, i32 %gmem_addr_read_33" [filt.cpp:79]   --->   Operation 467 'mul' 'mul_ln79_64' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 468 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:78]   --->   Operation 468 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 469 [1/1] (8.51ns)   --->   "%mul_ln79_67 = mul i32 %signal_shift_reg_load_68, i32 %gmem_addr_read_30" [filt.cpp:79]   --->   Operation 469 'mul' 'mul_ln79_67' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 470 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:78]   --->   Operation 470 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 471 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:78]   --->   Operation 471 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 472 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:78]   --->   Operation 472 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_47 : Operation 473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_61 = add i32 %mul_ln79_63, i32 %mul_ln79_64" [filt.cpp:82]   --->   Operation 473 'add' 'add_ln82_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 474 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_62 = add i32 %add_ln82_61, i32 %mul_ln79_62" [filt.cpp:82]   --->   Operation 474 'add' 'add_ln82_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 475 [1/1] (2.55ns)   --->   "%add_ln82_64 = add i32 %mul_ln79_66, i32 %mul_ln79_67" [filt.cpp:82]   --->   Operation 475 'add' 'add_ln82_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 476 [1/1] (14.6ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 476 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 477 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:78]   --->   Operation 477 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 478 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:78]   --->   Operation 478 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 479 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:78]   --->   Operation 479 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_48 : Operation 480 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:78]   --->   Operation 480 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 481 [1/1] (14.6ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 481 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 482 [1/1] (8.51ns)   --->   "%mul_ln79_60 = mul i32 %signal_shift_reg_load_61, i32 %gmem_addr_read_37" [filt.cpp:79]   --->   Operation 482 'mul' 'mul_ln79_60' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 483 [1/1] (8.51ns)   --->   "%mul_ln79_68 = mul i32 %signal_shift_reg_load_69, i32 %gmem_addr_read_29" [filt.cpp:79]   --->   Operation 483 'mul' 'mul_ln79_68' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 484 [1/1] (8.51ns)   --->   "%mul_ln79_69 = mul i32 %signal_shift_reg_load_70, i32 %gmem_addr_read_28" [filt.cpp:79]   --->   Operation 484 'mul' 'mul_ln79_69' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 485 [1/1] (8.51ns)   --->   "%mul_ln79_70 = mul i32 %signal_shift_reg_load_71, i32 %gmem_addr_read_27" [filt.cpp:79]   --->   Operation 485 'mul' 'mul_ln79_70' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 486 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:78]   --->   Operation 486 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 487 [1/1] (8.51ns)   --->   "%mul_ln79_71 = mul i32 %signal_shift_reg_load_72, i32 %gmem_addr_read_26" [filt.cpp:79]   --->   Operation 487 'mul' 'mul_ln79_71' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 488 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:78]   --->   Operation 488 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 489 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:78]   --->   Operation 489 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 490 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:78]   --->   Operation 490 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_49 : Operation 491 [1/1] (2.55ns)   --->   "%add_ln82_67 = add i32 %mul_ln79_70, i32 %mul_ln79_71" [filt.cpp:82]   --->   Operation 491 'add' 'add_ln82_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 492 [1/1] (14.6ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 492 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 493 [1/1] (8.51ns)   --->   "%mul_ln79_59 = mul i32 %signal_shift_reg_load_60, i32 %gmem_addr_read_38" [filt.cpp:79]   --->   Operation 493 'mul' 'mul_ln79_59' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 494 [1/1] (8.51ns)   --->   "%mul_ln79_61 = mul i32 %signal_shift_reg_load_62, i32 %gmem_addr_read_36" [filt.cpp:79]   --->   Operation 494 'mul' 'mul_ln79_61' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 495 [1/1] (8.51ns)   --->   "%mul_ln79_65 = mul i32 %signal_shift_reg_load_66, i32 %gmem_addr_read_32" [filt.cpp:79]   --->   Operation 495 'mul' 'mul_ln79_65' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 496 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:78]   --->   Operation 496 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 497 [1/1] (8.51ns)   --->   "%mul_ln79_73 = mul i32 %signal_shift_reg_load_74, i32 %gmem_addr_read_24" [filt.cpp:79]   --->   Operation 497 'mul' 'mul_ln79_73' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 498 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:78]   --->   Operation 498 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 499 [1/1] (8.51ns)   --->   "%mul_ln79_74 = mul i32 %signal_shift_reg_load_75, i32 %gmem_addr_read_23" [filt.cpp:79]   --->   Operation 499 'mul' 'mul_ln79_74' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 500 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:78]   --->   Operation 500 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 501 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:78]   --->   Operation 501 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_50 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_59 = add i32 %mul_ln79_60, i32 %mul_ln79_61" [filt.cpp:82]   --->   Operation 502 'add' 'add_ln82_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 503 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_60 = add i32 %add_ln82_59, i32 %mul_ln79_59" [filt.cpp:82]   --->   Operation 503 'add' 'add_ln82_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_65 = add i32 %add_ln82_64, i32 %mul_ln79_65" [filt.cpp:82]   --->   Operation 504 'add' 'add_ln82_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_66 = add i32 %mul_ln79_68, i32 %mul_ln79_69" [filt.cpp:82]   --->   Operation 505 'add' 'add_ln82_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 506 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_68 = add i32 %add_ln82_67, i32 %add_ln82_66" [filt.cpp:82]   --->   Operation 506 'add' 'add_ln82_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 507 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_69 = add i32 %add_ln82_68, i32 %add_ln82_65" [filt.cpp:82]   --->   Operation 507 'add' 'add_ln82_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 508 [1/1] (2.55ns)   --->   "%add_ln82_72 = add i32 %mul_ln79_73, i32 %mul_ln79_74" [filt.cpp:82]   --->   Operation 508 'add' 'add_ln82_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 509 [1/1] (14.6ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 509 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 510 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:78]   --->   Operation 510 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 511 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:78]   --->   Operation 511 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 512 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:78]   --->   Operation 512 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 513 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:78]   --->   Operation 513 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_51 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_63 = add i32 %add_ln82_62, i32 %add_ln82_60" [filt.cpp:82]   --->   Operation 514 'add' 'add_ln82_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 515 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_70 = add i32 %add_ln82_69, i32 %add_ln82_63" [filt.cpp:82]   --->   Operation 515 'add' 'add_ln82_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 516 [1/1] (14.6ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 516 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 517 [1/1] (8.51ns)   --->   "%mul_ln79_75 = mul i32 %signal_shift_reg_load_76, i32 %gmem_addr_read_22" [filt.cpp:79]   --->   Operation 517 'mul' 'mul_ln79_75' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 518 [1/1] (8.51ns)   --->   "%mul_ln79_76 = mul i32 %signal_shift_reg_load_77, i32 %gmem_addr_read_21" [filt.cpp:79]   --->   Operation 518 'mul' 'mul_ln79_76' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 519 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:78]   --->   Operation 519 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 520 [1/1] (8.51ns)   --->   "%mul_ln79_77 = mul i32 %signal_shift_reg_load_78, i32 %gmem_addr_read_20" [filt.cpp:79]   --->   Operation 520 'mul' 'mul_ln79_77' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 521 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:78]   --->   Operation 521 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 522 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:78]   --->   Operation 522 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_52 : Operation 523 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:78]   --->   Operation 523 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 524 [1/1] (14.6ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 524 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 525 [1/1] (8.51ns)   --->   "%mul_ln79_56 = mul i32 %signal_shift_reg_load_57, i32 %gmem_addr_read_41" [filt.cpp:79]   --->   Operation 525 'mul' 'mul_ln79_56' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 526 [1/1] (8.51ns)   --->   "%mul_ln79_57 = mul i32 %signal_shift_reg_load_58, i32 %gmem_addr_read_40" [filt.cpp:79]   --->   Operation 526 'mul' 'mul_ln79_57' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 527 [1/1] (8.51ns)   --->   "%mul_ln79_58 = mul i32 %signal_shift_reg_load_59, i32 %gmem_addr_read_39" [filt.cpp:79]   --->   Operation 527 'mul' 'mul_ln79_58' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 528 [1/1] (8.51ns)   --->   "%mul_ln79_72 = mul i32 %signal_shift_reg_load_73, i32 %gmem_addr_read_25" [filt.cpp:79]   --->   Operation 528 'mul' 'mul_ln79_72' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 529 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:78]   --->   Operation 529 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 530 [1/1] (8.51ns)   --->   "%mul_ln79_79 = mul i32 %signal_shift_reg_load_80, i32 %gmem_addr_read_18" [filt.cpp:79]   --->   Operation 530 'mul' 'mul_ln79_79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 531 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:78]   --->   Operation 531 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 532 [1/1] (8.51ns)   --->   "%mul_ln79_80 = mul i32 %signal_shift_reg_load_81, i32 %gmem_addr_read_17" [filt.cpp:79]   --->   Operation 532 'mul' 'mul_ln79_80' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 533 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:78]   --->   Operation 533 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 534 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:78]   --->   Operation 534 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_53 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_55 = add i32 %mul_ln79_57, i32 %mul_ln79_58" [filt.cpp:82]   --->   Operation 535 'add' 'add_ln82_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 536 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_56 = add i32 %add_ln82_55, i32 %mul_ln79_56" [filt.cpp:82]   --->   Operation 536 'add' 'add_ln82_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_73 = add i32 %add_ln82_72, i32 %mul_ln79_72" [filt.cpp:82]   --->   Operation 537 'add' 'add_ln82_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_74 = add i32 %mul_ln79_76, i32 %mul_ln79_77" [filt.cpp:82]   --->   Operation 538 'add' 'add_ln82_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 539 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_75 = add i32 %add_ln82_74, i32 %mul_ln79_75" [filt.cpp:82]   --->   Operation 539 'add' 'add_ln82_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 540 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_76 = add i32 %add_ln82_75, i32 %add_ln82_73" [filt.cpp:82]   --->   Operation 540 'add' 'add_ln82_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 541 [1/1] (2.55ns)   --->   "%add_ln82_77 = add i32 %mul_ln79_79, i32 %mul_ln79_80" [filt.cpp:82]   --->   Operation 541 'add' 'add_ln82_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 542 [1/1] (14.6ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 542 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 543 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:78]   --->   Operation 543 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 544 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:78]   --->   Operation 544 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 545 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:78]   --->   Operation 545 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_54 : Operation 546 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:78]   --->   Operation 546 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 547 [1/1] (14.6ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 547 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 548 [1/1] (8.51ns)   --->   "%mul_ln79_54 = mul i32 %signal_shift_reg_load_55, i32 %gmem_addr_read_43" [filt.cpp:79]   --->   Operation 548 'mul' 'mul_ln79_54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 549 [1/1] (8.51ns)   --->   "%mul_ln79_55 = mul i32 %signal_shift_reg_load_56, i32 %gmem_addr_read_42" [filt.cpp:79]   --->   Operation 549 'mul' 'mul_ln79_55' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 550 [1/1] (8.51ns)   --->   "%mul_ln79_81 = mul i32 %signal_shift_reg_load_82, i32 %gmem_addr_read_16" [filt.cpp:79]   --->   Operation 550 'mul' 'mul_ln79_81' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 551 [1/1] (8.51ns)   --->   "%mul_ln79_82 = mul i32 %signal_shift_reg_load_83, i32 %gmem_addr_read_15" [filt.cpp:79]   --->   Operation 551 'mul' 'mul_ln79_82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 552 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:78]   --->   Operation 552 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 553 [1/1] (8.51ns)   --->   "%mul_ln79_83 = mul i32 %signal_shift_reg_load_84, i32 %gmem_addr_read_14" [filt.cpp:79]   --->   Operation 553 'mul' 'mul_ln79_83' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 554 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:78]   --->   Operation 554 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 555 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:78]   --->   Operation 555 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 556 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:78]   --->   Operation 556 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_55 : Operation 557 [1/1] (2.55ns)   --->   "%add_ln82_53 = add i32 %mul_ln79_54, i32 %mul_ln79_55" [filt.cpp:82]   --->   Operation 557 'add' 'add_ln82_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 558 [1/1] (14.6ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 558 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 559 [1/1] (8.51ns)   --->   "%mul_ln79_53 = mul i32 %signal_shift_reg_load_54, i32 %gmem_addr_read_44" [filt.cpp:79]   --->   Operation 559 'mul' 'mul_ln79_53' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 560 [1/1] (8.51ns)   --->   "%mul_ln79_78 = mul i32 %signal_shift_reg_load_79, i32 %gmem_addr_read_19" [filt.cpp:79]   --->   Operation 560 'mul' 'mul_ln79_78' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 561 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:78]   --->   Operation 561 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 562 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:78]   --->   Operation 562 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 563 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:78]   --->   Operation 563 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 564 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:78]   --->   Operation 564 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_56 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_54 = add i32 %add_ln82_53, i32 %mul_ln79_53" [filt.cpp:82]   --->   Operation 565 'add' 'add_ln82_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 566 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_57 = add i32 %add_ln82_56, i32 %add_ln82_54" [filt.cpp:82]   --->   Operation 566 'add' 'add_ln82_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_78 = add i32 %add_ln82_77, i32 %mul_ln79_78" [filt.cpp:82]   --->   Operation 567 'add' 'add_ln82_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_79 = add i32 %mul_ln79_82, i32 %mul_ln79_83" [filt.cpp:82]   --->   Operation 568 'add' 'add_ln82_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 569 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_80 = add i32 %add_ln82_79, i32 %mul_ln79_81" [filt.cpp:82]   --->   Operation 569 'add' 'add_ln82_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 570 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_81 = add i32 %add_ln82_80, i32 %add_ln82_78" [filt.cpp:82]   --->   Operation 570 'add' 'add_ln82_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 571 [1/1] (14.6ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 571 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 572 [1/1] (8.51ns)   --->   "%mul_ln79_84 = mul i32 %signal_shift_reg_load_85, i32 %gmem_addr_read_13" [filt.cpp:79]   --->   Operation 572 'mul' 'mul_ln79_84' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 573 [1/1] (8.51ns)   --->   "%mul_ln79_85 = mul i32 %signal_shift_reg_load_86, i32 %gmem_addr_read_12" [filt.cpp:79]   --->   Operation 573 'mul' 'mul_ln79_85' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 574 [1/1] (8.51ns)   --->   "%mul_ln79_86 = mul i32 %signal_shift_reg_load_87, i32 %gmem_addr_read_11" [filt.cpp:79]   --->   Operation 574 'mul' 'mul_ln79_86' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 575 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:78]   --->   Operation 575 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 576 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:78]   --->   Operation 576 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 577 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:78]   --->   Operation 577 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 578 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:78]   --->   Operation 578 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_57 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_83 = add i32 %mul_ln79_85, i32 %mul_ln79_86" [filt.cpp:82]   --->   Operation 579 'add' 'add_ln82_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 580 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_84 = add i32 %add_ln82_83, i32 %mul_ln79_84" [filt.cpp:82]   --->   Operation 580 'add' 'add_ln82_84' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 581 [1/1] (14.6ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 581 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 582 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:78]   --->   Operation 582 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 583 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:78]   --->   Operation 583 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 584 [1/1] (8.51ns)   --->   "%mul_ln79_90 = mul i32 %signal_shift_reg_load_91, i32 %gmem_addr_read_7" [filt.cpp:79]   --->   Operation 584 'mul' 'mul_ln79_90' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 585 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:78]   --->   Operation 585 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_58 : Operation 586 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:78]   --->   Operation 586 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 587 [1/1] (14.6ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 587 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 588 [1/1] (8.51ns)   --->   "%mul_ln79_50 = mul i32 %signal_shift_reg_load_51, i32 %gmem_addr_read_47" [filt.cpp:79]   --->   Operation 588 'mul' 'mul_ln79_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 589 [1/1] (8.51ns)   --->   "%mul_ln79_51 = mul i32 %signal_shift_reg_load_52, i32 %gmem_addr_read_46" [filt.cpp:79]   --->   Operation 589 'mul' 'mul_ln79_51' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 590 [1/1] (8.51ns)   --->   "%mul_ln79_52 = mul i32 %signal_shift_reg_load_53, i32 %gmem_addr_read_45" [filt.cpp:79]   --->   Operation 590 'mul' 'mul_ln79_52' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 591 [1/1] (8.51ns)   --->   "%mul_ln79_87 = mul i32 %signal_shift_reg_load_88, i32 %gmem_addr_read_10" [filt.cpp:79]   --->   Operation 591 'mul' 'mul_ln79_87' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 592 [1/1] (8.51ns)   --->   "%mul_ln79_88 = mul i32 %signal_shift_reg_load_89, i32 %gmem_addr_read_9" [filt.cpp:79]   --->   Operation 592 'mul' 'mul_ln79_88' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 593 [1/1] (8.51ns)   --->   "%mul_ln79_89 = mul i32 %signal_shift_reg_load_90, i32 %gmem_addr_read_8" [filt.cpp:79]   --->   Operation 593 'mul' 'mul_ln79_89' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 594 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:78]   --->   Operation 594 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 595 [1/1] (8.51ns)   --->   "%mul_ln79_91 = mul i32 %signal_shift_reg_load_92, i32 %gmem_addr_read_6" [filt.cpp:79]   --->   Operation 595 'mul' 'mul_ln79_91' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 596 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:78]   --->   Operation 596 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 597 [1/1] (8.51ns)   --->   "%mul_ln79_92 = mul i32 %signal_shift_reg_load_93, i32 %gmem_addr_read_5" [filt.cpp:79]   --->   Operation 597 'mul' 'mul_ln79_92' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 598 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:78]   --->   Operation 598 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 599 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:78]   --->   Operation 599 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_59 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_50 = add i32 %mul_ln79_51, i32 %mul_ln79_52" [filt.cpp:82]   --->   Operation 600 'add' 'add_ln82_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 601 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_51 = add i32 %add_ln82_50, i32 %mul_ln79_50" [filt.cpp:82]   --->   Operation 601 'add' 'add_ln82_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_85 = add i32 %mul_ln79_88, i32 %mul_ln79_89" [filt.cpp:82]   --->   Operation 602 'add' 'add_ln82_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 603 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_86 = add i32 %add_ln82_85, i32 %mul_ln79_87" [filt.cpp:82]   --->   Operation 603 'add' 'add_ln82_86' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 604 [1/1] (2.55ns)   --->   "%add_ln82_88 = add i32 %mul_ln79_91, i32 %mul_ln79_92" [filt.cpp:82]   --->   Operation 604 'add' 'add_ln82_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 605 [1/1] (14.6ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 605 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 606 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:78]   --->   Operation 606 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 607 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:78]   --->   Operation 607 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 608 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:78]   --->   Operation 608 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 609 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:78]   --->   Operation 609 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_60 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln83 = store i32 %tmp_data, i32 0" [filt.cpp:83]   --->   Operation 610 'store' 'store_ln83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load, i32 98" [filt.cpp:78]   --->   Operation 611 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 612 [1/1] (14.6ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 612 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_1, i32 97" [filt.cpp:78]   --->   Operation 613 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 614 [1/1] (8.51ns)   --->   "%mul_ln79_48 = mul i32 %signal_shift_reg_load_49, i32 %gmem_addr_read_49" [filt.cpp:79]   --->   Operation 614 'mul' 'mul_ln79_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 615 [1/1] (8.51ns)   --->   "%mul_ln79_93 = mul i32 %signal_shift_reg_load_94, i32 %gmem_addr_read_4" [filt.cpp:79]   --->   Operation 615 'mul' 'mul_ln79_93' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 616 [1/1] (8.51ns)   --->   "%mul_ln79_94 = mul i32 %signal_shift_reg_load_95, i32 %gmem_addr_read_3" [filt.cpp:79]   --->   Operation 616 'mul' 'mul_ln79_94' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 617 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:78]   --->   Operation 617 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 618 [1/1] (8.51ns)   --->   "%mul_ln79_95 = mul i32 %signal_shift_reg_load_96, i32 %gmem_addr_read_2" [filt.cpp:79]   --->   Operation 618 'mul' 'mul_ln79_95' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 619 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:78]   --->   Operation 619 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_61 : Operation 620 [1/1] (8.51ns)   --->   "%mul_ln79_96 = mul i32 %signal_shift_reg_load_97, i32 %gmem_addr_read_1" [filt.cpp:79]   --->   Operation 620 'mul' 'mul_ln79_96' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 621 [1/1] (2.55ns)   --->   "%add_ln82_91 = add i32 %mul_ln79_95, i32 %mul_ln79_96" [filt.cpp:82]   --->   Operation 621 'add' 'add_ln82_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 622 [1/1] (14.6ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 622 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 623 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_2, i32 96" [filt.cpp:78]   --->   Operation 623 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_3, i32 95" [filt.cpp:78]   --->   Operation 624 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_62 : Operation 625 [1/1] (8.51ns)   --->   "%mul_ln79_47 = mul i32 %signal_shift_reg_load_48, i32 %gmem_addr_read_50" [filt.cpp:79]   --->   Operation 625 'mul' 'mul_ln79_47' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 626 [1/1] (8.51ns)   --->   "%mul_ln79_49 = mul i32 %signal_shift_reg_load_50, i32 %gmem_addr_read_48" [filt.cpp:79]   --->   Operation 626 'mul' 'mul_ln79_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_48 = add i32 %mul_ln79_48, i32 %mul_ln79_49" [filt.cpp:82]   --->   Operation 627 'add' 'add_ln82_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 628 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_49 = add i32 %add_ln82_48, i32 %mul_ln79_47" [filt.cpp:82]   --->   Operation 628 'add' 'add_ln82_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_87 = add i32 %add_ln82_86, i32 %add_ln82_84" [filt.cpp:82]   --->   Operation 629 'add' 'add_ln82_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_89 = add i32 %add_ln82_88, i32 %mul_ln79_90" [filt.cpp:82]   --->   Operation 630 'add' 'add_ln82_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_90 = add i32 %mul_ln79_93, i32 %mul_ln79_94" [filt.cpp:82]   --->   Operation 631 'add' 'add_ln82_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 632 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_92 = add i32 %add_ln82_91, i32 %add_ln82_90" [filt.cpp:82]   --->   Operation 632 'add' 'add_ln82_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 633 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_93 = add i32 %add_ln82_92, i32 %add_ln82_89" [filt.cpp:82]   --->   Operation 633 'add' 'add_ln82_93' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 634 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_94 = add i32 %add_ln82_93, i32 %add_ln82_87" [filt.cpp:82]   --->   Operation 634 'add' 'add_ln82_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 635 [1/1] (14.6ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 635 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 636 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_4, i32 94" [filt.cpp:78]   --->   Operation 636 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 637 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_5, i32 93" [filt.cpp:78]   --->   Operation 637 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_63 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_52 = add i32 %add_ln82_51, i32 %add_ln82_49" [filt.cpp:82]   --->   Operation 638 'add' 'add_ln82_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 639 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_58 = add i32 %add_ln82_57, i32 %add_ln82_52" [filt.cpp:82]   --->   Operation 639 'add' 'add_ln82_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_71 = add i32 %add_ln82_70, i32 %add_ln82_58" [filt.cpp:82]   --->   Operation 640 'add' 'add_ln82_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_82 = add i32 %add_ln82_81, i32 %add_ln82_76" [filt.cpp:82]   --->   Operation 641 'add' 'add_ln82_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 642 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_95 = add i32 %add_ln82_94, i32 %add_ln82_82" [filt.cpp:82]   --->   Operation 642 'add' 'add_ln82_95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 643 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_96 = add i32 %add_ln82_95, i32 %add_ln82_71" [filt.cpp:82]   --->   Operation 643 'add' 'add_ln82_96' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 644 [1/1] (14.6ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 644 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 645 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_6, i32 92" [filt.cpp:78]   --->   Operation 645 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 646 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_7, i32 91" [filt.cpp:78]   --->   Operation 646 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_64 : Operation 647 [1/1] (8.51ns)   --->   "%mul_ln79_45 = mul i32 %signal_shift_reg_load_46, i32 %gmem_addr_read_52" [filt.cpp:79]   --->   Operation 647 'mul' 'mul_ln79_45' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 648 [1/1] (8.51ns)   --->   "%mul_ln79_46 = mul i32 %signal_shift_reg_load_47, i32 %gmem_addr_read_51" [filt.cpp:79]   --->   Operation 648 'mul' 'mul_ln79_46' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 649 [1/1] (2.55ns)   --->   "%add_ln82_42 = add i32 %mul_ln79_45, i32 %mul_ln79_46" [filt.cpp:82]   --->   Operation 649 'add' 'add_ln82_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 650 [1/1] (14.6ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 650 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 651 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_8, i32 90" [filt.cpp:78]   --->   Operation 651 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_65 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_9, i32 89" [filt.cpp:78]   --->   Operation 652 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_65 : Operation 653 [1/1] (8.51ns)   --->   "%mul_ln79_44 = mul i32 %signal_shift_reg_load_45, i32 %gmem_addr_read_53" [filt.cpp:79]   --->   Operation 653 'mul' 'mul_ln79_44' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 654 [1/1] (14.6ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 654 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_10, i32 88" [filt.cpp:78]   --->   Operation 655 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_11, i32 87" [filt.cpp:78]   --->   Operation 656 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_66 : Operation 657 [1/1] (8.51ns)   --->   "%mul_ln79_43 = mul i32 %signal_shift_reg_load_44, i32 %gmem_addr_read_54" [filt.cpp:79]   --->   Operation 657 'mul' 'mul_ln79_43' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_41 = add i32 %mul_ln79_43, i32 %mul_ln79_44" [filt.cpp:82]   --->   Operation 658 'add' 'add_ln82_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 659 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_43 = add i32 %add_ln82_42, i32 %add_ln82_41" [filt.cpp:82]   --->   Operation 659 'add' 'add_ln82_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 660 [1/1] (14.6ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 660 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_12, i32 86" [filt.cpp:78]   --->   Operation 661 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_67 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_13, i32 85" [filt.cpp:78]   --->   Operation 662 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 663 [1/1] (14.6ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 663 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_14, i32 84" [filt.cpp:78]   --->   Operation 664 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 665 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_15, i32 83" [filt.cpp:78]   --->   Operation 665 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_68 : Operation 666 [1/1] (8.51ns)   --->   "%mul_ln79_41 = mul i32 %signal_shift_reg_load_42, i32 %gmem_addr_read_56" [filt.cpp:79]   --->   Operation 666 'mul' 'mul_ln79_41' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 667 [1/1] (8.51ns)   --->   "%mul_ln79_42 = mul i32 %signal_shift_reg_load_43, i32 %gmem_addr_read_55" [filt.cpp:79]   --->   Operation 667 'mul' 'mul_ln79_42' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 668 [1/1] (2.55ns)   --->   "%add_ln82_39 = add i32 %mul_ln79_41, i32 %mul_ln79_42" [filt.cpp:82]   --->   Operation 668 'add' 'add_ln82_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 669 [1/1] (14.6ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 669 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 670 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_16, i32 82" [filt.cpp:78]   --->   Operation 670 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_17, i32 81" [filt.cpp:78]   --->   Operation 671 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_69 : Operation 672 [1/1] (8.51ns)   --->   "%mul_ln79_40 = mul i32 %signal_shift_reg_load_41, i32 %gmem_addr_read_57" [filt.cpp:79]   --->   Operation 672 'mul' 'mul_ln79_40' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_40 = add i32 %add_ln82_39, i32 %mul_ln79_40" [filt.cpp:82]   --->   Operation 673 'add' 'add_ln82_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 674 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_44 = add i32 %add_ln82_43, i32 %add_ln82_40" [filt.cpp:82]   --->   Operation 674 'add' 'add_ln82_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 675 [1/1] (14.6ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 675 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 676 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_18, i32 80" [filt.cpp:78]   --->   Operation 676 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_70 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_19, i32 79" [filt.cpp:78]   --->   Operation 677 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 678 [1/1] (14.6ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 678 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 679 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_20, i32 78" [filt.cpp:78]   --->   Operation 679 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_71 : Operation 680 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_21, i32 77" [filt.cpp:78]   --->   Operation 680 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 681 [1/1] (14.6ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 681 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 682 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_22, i32 76" [filt.cpp:78]   --->   Operation 682 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_72 : Operation 683 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_23, i32 75" [filt.cpp:78]   --->   Operation 683 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_72 : Operation 684 [1/1] (8.51ns)   --->   "%mul_ln79_37 = mul i32 %signal_shift_reg_load_38, i32 %gmem_addr_read_60" [filt.cpp:79]   --->   Operation 684 'mul' 'mul_ln79_37' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 685 [1/1] (8.51ns)   --->   "%mul_ln79_38 = mul i32 %signal_shift_reg_load_39, i32 %gmem_addr_read_59" [filt.cpp:79]   --->   Operation 685 'mul' 'mul_ln79_38' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 686 [1/1] (8.51ns)   --->   "%mul_ln79_39 = mul i32 %signal_shift_reg_load_40, i32 %gmem_addr_read_58" [filt.cpp:79]   --->   Operation 686 'mul' 'mul_ln79_39' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_36 = add i32 %mul_ln79_38, i32 %mul_ln79_39" [filt.cpp:82]   --->   Operation 687 'add' 'add_ln82_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 688 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_37 = add i32 %add_ln82_36, i32 %mul_ln79_37" [filt.cpp:82]   --->   Operation 688 'add' 'add_ln82_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 689 [1/1] (14.6ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 689 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 690 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_24, i32 74" [filt.cpp:78]   --->   Operation 690 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_73 : Operation 691 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_25, i32 73" [filt.cpp:78]   --->   Operation 691 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 692 [1/1] (14.6ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 692 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 693 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_26, i32 72" [filt.cpp:78]   --->   Operation 693 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_74 : Operation 694 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_27, i32 71" [filt.cpp:78]   --->   Operation 694 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_74 : Operation 695 [1/1] (8.51ns)   --->   "%mul_ln79_35 = mul i32 %signal_shift_reg_load_36, i32 %gmem_addr_read_62" [filt.cpp:79]   --->   Operation 695 'mul' 'mul_ln79_35' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 696 [1/1] (14.6ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 696 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_28, i32 70" [filt.cpp:78]   --->   Operation 697 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 698 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_29, i32 69" [filt.cpp:78]   --->   Operation 698 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_75 : Operation 699 [1/1] (8.51ns)   --->   "%mul_ln79_34 = mul i32 %signal_shift_reg_load_35, i32 %gmem_addr_read_63" [filt.cpp:79]   --->   Operation 699 'mul' 'mul_ln79_34' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 700 [1/1] (8.51ns)   --->   "%mul_ln79_36 = mul i32 %signal_shift_reg_load_37, i32 %gmem_addr_read_61" [filt.cpp:79]   --->   Operation 700 'mul' 'mul_ln79_36' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_34 = add i32 %mul_ln79_35, i32 %mul_ln79_36" [filt.cpp:82]   --->   Operation 701 'add' 'add_ln82_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 702 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_35 = add i32 %add_ln82_34, i32 %mul_ln79_34" [filt.cpp:82]   --->   Operation 702 'add' 'add_ln82_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 703 [1/1] (14.6ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 703 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 704 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_30, i32 68" [filt.cpp:78]   --->   Operation 704 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_76 : Operation 705 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_31, i32 67" [filt.cpp:78]   --->   Operation 705 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_76 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_38 = add i32 %add_ln82_37, i32 %add_ln82_35" [filt.cpp:82]   --->   Operation 706 'add' 'add_ln82_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 707 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_45 = add i32 %add_ln82_44, i32 %add_ln82_38" [filt.cpp:82]   --->   Operation 707 'add' 'add_ln82_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 708 [1/1] (14.6ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 708 'read' 'gmem_addr_read_66' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 709 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_32, i32 66" [filt.cpp:78]   --->   Operation 709 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 710 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_33, i32 65" [filt.cpp:78]   --->   Operation 710 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_77 : Operation 711 [1/1] (8.51ns)   --->   "%mul_ln79_32 = mul i32 %signal_shift_reg_load_33, i32 %gmem_addr_read_65" [filt.cpp:79]   --->   Operation 711 'mul' 'mul_ln79_32' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 712 [1/1] (14.6ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 712 'read' 'gmem_addr_read_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 713 [1/1] (8.51ns)   --->   "%mul_ln79_31 = mul i32 %signal_shift_reg_load_32, i32 %gmem_addr_read_66" [filt.cpp:79]   --->   Operation 713 'mul' 'mul_ln79_31' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 714 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_34, i32 64" [filt.cpp:78]   --->   Operation 714 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 715 [1/1] (8.51ns)   --->   "%mul_ln79_33 = mul i32 %signal_shift_reg_load_34, i32 %gmem_addr_read_64" [filt.cpp:79]   --->   Operation 715 'mul' 'mul_ln79_33' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 716 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_35, i32 63" [filt.cpp:78]   --->   Operation 716 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_78 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_30 = add i32 %mul_ln79_32, i32 %mul_ln79_33" [filt.cpp:82]   --->   Operation 717 'add' 'add_ln82_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 718 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_31 = add i32 %add_ln82_30, i32 %mul_ln79_31" [filt.cpp:82]   --->   Operation 718 'add' 'add_ln82_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 719 [1/1] (14.6ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 719 'read' 'gmem_addr_read_68' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 720 [1/1] (8.51ns)   --->   "%mul_ln79_30 = mul i32 %signal_shift_reg_load_31, i32 %gmem_addr_read_67" [filt.cpp:79]   --->   Operation 720 'mul' 'mul_ln79_30' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 721 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_36, i32 62" [filt.cpp:78]   --->   Operation 721 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_79 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_37, i32 61" [filt.cpp:78]   --->   Operation 722 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 723 [1/1] (14.6ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 723 'read' 'gmem_addr_read_69' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 724 [1/1] (8.51ns)   --->   "%mul_ln79_29 = mul i32 %signal_shift_reg_load_30, i32 %gmem_addr_read_68" [filt.cpp:79]   --->   Operation 724 'mul' 'mul_ln79_29' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 725 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_38, i32 60" [filt.cpp:78]   --->   Operation 725 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 726 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_39, i32 59" [filt.cpp:78]   --->   Operation 726 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_80 : Operation 727 [1/1] (2.55ns)   --->   "%add_ln82_28 = add i32 %mul_ln79_29, i32 %mul_ln79_30" [filt.cpp:82]   --->   Operation 727 'add' 'add_ln82_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 728 [1/1] (14.6ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 728 'read' 'gmem_addr_read_70' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 729 [1/1] (8.51ns)   --->   "%mul_ln79_28 = mul i32 %signal_shift_reg_load_29, i32 %gmem_addr_read_69" [filt.cpp:79]   --->   Operation 729 'mul' 'mul_ln79_28' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 730 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_40, i32 58" [filt.cpp:78]   --->   Operation 730 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_81 : Operation 731 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_41, i32 57" [filt.cpp:78]   --->   Operation 731 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_81 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_29 = add i32 %add_ln82_28, i32 %mul_ln79_28" [filt.cpp:82]   --->   Operation 732 'add' 'add_ln82_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 733 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_32 = add i32 %add_ln82_31, i32 %add_ln82_29" [filt.cpp:82]   --->   Operation 733 'add' 'add_ln82_32' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 734 [1/1] (14.6ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 734 'read' 'gmem_addr_read_71' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 735 [1/1] (8.51ns)   --->   "%mul_ln79_27 = mul i32 %signal_shift_reg_load_28, i32 %gmem_addr_read_70" [filt.cpp:79]   --->   Operation 735 'mul' 'mul_ln79_27' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 736 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_42, i32 56" [filt.cpp:78]   --->   Operation 736 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_82 : Operation 737 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_43, i32 55" [filt.cpp:78]   --->   Operation 737 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 738 [1/1] (14.6ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 738 'read' 'gmem_addr_read_72' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 739 [1/1] (8.51ns)   --->   "%mul_ln79_26 = mul i32 %signal_shift_reg_load_27, i32 %gmem_addr_read_71" [filt.cpp:79]   --->   Operation 739 'mul' 'mul_ln79_26' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 740 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_44, i32 54" [filt.cpp:78]   --->   Operation 740 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_83 : Operation 741 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_45, i32 53" [filt.cpp:78]   --->   Operation 741 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 84 <SV = 83> <Delay = 14.6>
ST_84 : Operation 742 [1/1] (14.6ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 742 'read' 'gmem_addr_read_73' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 743 [1/1] (8.51ns)   --->   "%mul_ln79_25 = mul i32 %signal_shift_reg_load_26, i32 %gmem_addr_read_72" [filt.cpp:79]   --->   Operation 743 'mul' 'mul_ln79_25' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 744 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_46, i32 52" [filt.cpp:78]   --->   Operation 744 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_84 : Operation 745 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_47, i32 51" [filt.cpp:78]   --->   Operation 745 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_84 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_25 = add i32 %mul_ln79_26, i32 %mul_ln79_27" [filt.cpp:82]   --->   Operation 746 'add' 'add_ln82_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 747 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_26 = add i32 %add_ln82_25, i32 %mul_ln79_25" [filt.cpp:82]   --->   Operation 747 'add' 'add_ln82_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 14.6>
ST_85 : Operation 748 [1/1] (14.6ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 748 'read' 'gmem_addr_read_74' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 749 [1/1] (8.51ns)   --->   "%mul_ln79_24 = mul i32 %signal_shift_reg_load_25, i32 %gmem_addr_read_73" [filt.cpp:79]   --->   Operation 749 'mul' 'mul_ln79_24' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 750 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_48, i32 50" [filt.cpp:78]   --->   Operation 750 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_85 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_49, i32 49" [filt.cpp:78]   --->   Operation 751 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 86 <SV = 85> <Delay = 14.6>
ST_86 : Operation 752 [1/1] (14.6ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 752 'read' 'gmem_addr_read_75' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 753 [1/1] (8.51ns)   --->   "%mul_ln79_23 = mul i32 %signal_shift_reg_load_24, i32 %gmem_addr_read_74" [filt.cpp:79]   --->   Operation 753 'mul' 'mul_ln79_23' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 754 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_50, i32 48" [filt.cpp:78]   --->   Operation 754 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 755 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_51, i32 47" [filt.cpp:78]   --->   Operation 755 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_86 : Operation 756 [1/1] (2.55ns)   --->   "%add_ln82_23 = add i32 %mul_ln79_23, i32 %mul_ln79_24" [filt.cpp:82]   --->   Operation 756 'add' 'add_ln82_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 14.6>
ST_87 : Operation 757 [1/1] (14.6ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 757 'read' 'gmem_addr_read_76' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 758 [1/1] (8.51ns)   --->   "%mul_ln79_22 = mul i32 %signal_shift_reg_load_23, i32 %gmem_addr_read_75" [filt.cpp:79]   --->   Operation 758 'mul' 'mul_ln79_22' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 759 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_52, i32 46" [filt.cpp:78]   --->   Operation 759 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_87 : Operation 760 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_53, i32 45" [filt.cpp:78]   --->   Operation 760 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_87 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_24 = add i32 %add_ln82_23, i32 %mul_ln79_22" [filt.cpp:82]   --->   Operation 761 'add' 'add_ln82_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 762 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_27 = add i32 %add_ln82_26, i32 %add_ln82_24" [filt.cpp:82]   --->   Operation 762 'add' 'add_ln82_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 14.6>
ST_88 : Operation 763 [1/1] (14.6ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 763 'read' 'gmem_addr_read_77' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 764 [1/1] (8.51ns)   --->   "%mul_ln79_21 = mul i32 %signal_shift_reg_load_22, i32 %gmem_addr_read_76" [filt.cpp:79]   --->   Operation 764 'mul' 'mul_ln79_21' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 765 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_54, i32 44" [filt.cpp:78]   --->   Operation 765 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 766 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_55, i32 43" [filt.cpp:78]   --->   Operation 766 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_88 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_33 = add i32 %add_ln82_32, i32 %add_ln82_27" [filt.cpp:82]   --->   Operation 767 'add' 'add_ln82_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 768 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_46 = add i32 %add_ln82_45, i32 %add_ln82_33" [filt.cpp:82]   --->   Operation 768 'add' 'add_ln82_46' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 14.6>
ST_89 : Operation 769 [1/1] (14.6ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 769 'read' 'gmem_addr_read_78' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 770 [1/1] (8.51ns)   --->   "%mul_ln79_20 = mul i32 %signal_shift_reg_load_21, i32 %gmem_addr_read_77" [filt.cpp:79]   --->   Operation 770 'mul' 'mul_ln79_20' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 771 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_56, i32 42" [filt.cpp:78]   --->   Operation 771 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_89 : Operation 772 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_57, i32 41" [filt.cpp:78]   --->   Operation 772 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 90 <SV = 89> <Delay = 14.6>
ST_90 : Operation 773 [1/1] (14.6ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 773 'read' 'gmem_addr_read_79' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 774 [1/1] (8.51ns)   --->   "%mul_ln79_19 = mul i32 %signal_shift_reg_load_20, i32 %gmem_addr_read_78" [filt.cpp:79]   --->   Operation 774 'mul' 'mul_ln79_19' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 775 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_58, i32 40" [filt.cpp:78]   --->   Operation 775 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 776 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_59, i32 39" [filt.cpp:78]   --->   Operation 776 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_90 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_18 = add i32 %mul_ln79_20, i32 %mul_ln79_21" [filt.cpp:82]   --->   Operation 777 'add' 'add_ln82_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 778 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_19 = add i32 %add_ln82_18, i32 %mul_ln79_19" [filt.cpp:82]   --->   Operation 778 'add' 'add_ln82_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 14.6>
ST_91 : Operation 779 [1/1] (14.6ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 779 'read' 'gmem_addr_read_80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 780 [1/1] (8.51ns)   --->   "%mul_ln79_18 = mul i32 %signal_shift_reg_load_19, i32 %gmem_addr_read_79" [filt.cpp:79]   --->   Operation 780 'mul' 'mul_ln79_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 781 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_60, i32 38" [filt.cpp:78]   --->   Operation 781 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_91 : Operation 782 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_61, i32 37" [filt.cpp:78]   --->   Operation 782 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 92 <SV = 91> <Delay = 14.6>
ST_92 : Operation 783 [1/1] (14.6ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 783 'read' 'gmem_addr_read_81' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 784 [1/1] (8.51ns)   --->   "%mul_ln79_17 = mul i32 %signal_shift_reg_load_18, i32 %gmem_addr_read_80" [filt.cpp:79]   --->   Operation 784 'mul' 'mul_ln79_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 785 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_62, i32 36" [filt.cpp:78]   --->   Operation 785 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 786 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_63, i32 35" [filt.cpp:78]   --->   Operation 786 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_92 : Operation 787 [1/1] (2.55ns)   --->   "%add_ln82_16 = add i32 %mul_ln79_17, i32 %mul_ln79_18" [filt.cpp:82]   --->   Operation 787 'add' 'add_ln82_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 14.6>
ST_93 : Operation 788 [1/1] (14.6ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 788 'read' 'gmem_addr_read_82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 789 [1/1] (8.51ns)   --->   "%mul_ln79_16 = mul i32 %signal_shift_reg_load_17, i32 %gmem_addr_read_81" [filt.cpp:79]   --->   Operation 789 'mul' 'mul_ln79_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 790 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_64, i32 34" [filt.cpp:78]   --->   Operation 790 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_93 : Operation 791 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_65, i32 33" [filt.cpp:78]   --->   Operation 791 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_93 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_17 = add i32 %add_ln82_16, i32 %mul_ln79_16" [filt.cpp:82]   --->   Operation 792 'add' 'add_ln82_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 793 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_20 = add i32 %add_ln82_19, i32 %add_ln82_17" [filt.cpp:82]   --->   Operation 793 'add' 'add_ln82_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 14.6>
ST_94 : Operation 794 [1/1] (14.6ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 794 'read' 'gmem_addr_read_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 795 [1/1] (8.51ns)   --->   "%mul_ln79_15 = mul i32 %signal_shift_reg_load_16, i32 %gmem_addr_read_82" [filt.cpp:79]   --->   Operation 795 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 796 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_66, i32 32" [filt.cpp:78]   --->   Operation 796 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_94 : Operation 797 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_67, i32 31" [filt.cpp:78]   --->   Operation 797 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 95 <SV = 94> <Delay = 14.6>
ST_95 : Operation 798 [1/1] (14.6ns)   --->   "%gmem_addr_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 798 'read' 'gmem_addr_read_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 799 [1/1] (8.51ns)   --->   "%mul_ln79_14 = mul i32 %signal_shift_reg_load_15, i32 %gmem_addr_read_83" [filt.cpp:79]   --->   Operation 799 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 800 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_68, i32 30" [filt.cpp:78]   --->   Operation 800 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_95 : Operation 801 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_69, i32 29" [filt.cpp:78]   --->   Operation 801 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 96 <SV = 95> <Delay = 14.6>
ST_96 : Operation 802 [1/1] (14.6ns)   --->   "%gmem_addr_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 802 'read' 'gmem_addr_read_85' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 803 [1/1] (8.51ns)   --->   "%mul_ln79_13 = mul i32 %signal_shift_reg_load_14, i32 %gmem_addr_read_84" [filt.cpp:79]   --->   Operation 803 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_70, i32 28" [filt.cpp:78]   --->   Operation 804 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_96 : Operation 805 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_71, i32 27" [filt.cpp:78]   --->   Operation 805 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_96 : Operation 806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_13 = add i32 %mul_ln79_14, i32 %mul_ln79_15" [filt.cpp:82]   --->   Operation 806 'add' 'add_ln82_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 807 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_14 = add i32 %add_ln82_13, i32 %mul_ln79_13" [filt.cpp:82]   --->   Operation 807 'add' 'add_ln82_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 14.6>
ST_97 : Operation 808 [1/1] (14.6ns)   --->   "%gmem_addr_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 808 'read' 'gmem_addr_read_86' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 809 [1/1] (8.51ns)   --->   "%mul_ln79_12 = mul i32 %signal_shift_reg_load_13, i32 %gmem_addr_read_85" [filt.cpp:79]   --->   Operation 809 'mul' 'mul_ln79_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 810 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_72, i32 26" [filt.cpp:78]   --->   Operation 810 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_97 : Operation 811 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_73, i32 25" [filt.cpp:78]   --->   Operation 811 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 98 <SV = 97> <Delay = 14.6>
ST_98 : Operation 812 [1/1] (14.6ns)   --->   "%gmem_addr_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 812 'read' 'gmem_addr_read_87' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 813 [1/1] (8.51ns)   --->   "%mul_ln79_11 = mul i32 %signal_shift_reg_load_12, i32 %gmem_addr_read_86" [filt.cpp:79]   --->   Operation 813 'mul' 'mul_ln79_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 814 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_74, i32 24" [filt.cpp:78]   --->   Operation 814 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_98 : Operation 815 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_75, i32 23" [filt.cpp:78]   --->   Operation 815 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 99 <SV = 98> <Delay = 14.6>
ST_99 : Operation 816 [1/1] (14.6ns)   --->   "%gmem_addr_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 816 'read' 'gmem_addr_read_88' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 817 [1/1] (8.51ns)   --->   "%mul_ln79_10 = mul i32 %signal_shift_reg_load_11, i32 %gmem_addr_read_87" [filt.cpp:79]   --->   Operation 817 'mul' 'mul_ln79_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 818 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_76, i32 22" [filt.cpp:78]   --->   Operation 818 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_99 : Operation 819 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_77, i32 21" [filt.cpp:78]   --->   Operation 819 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_99 : Operation 820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_11 = add i32 %mul_ln79_11, i32 %mul_ln79_12" [filt.cpp:82]   --->   Operation 820 'add' 'add_ln82_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 821 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_12 = add i32 %add_ln82_11, i32 %mul_ln79_10" [filt.cpp:82]   --->   Operation 821 'add' 'add_ln82_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 14.6>
ST_100 : Operation 822 [1/1] (14.6ns)   --->   "%gmem_addr_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 822 'read' 'gmem_addr_read_89' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 823 [1/1] (8.51ns)   --->   "%mul_ln79_9 = mul i32 %signal_shift_reg_load_10, i32 %gmem_addr_read_88" [filt.cpp:79]   --->   Operation 823 'mul' 'mul_ln79_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 824 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_78, i32 20" [filt.cpp:78]   --->   Operation 824 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_100 : Operation 825 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_79, i32 19" [filt.cpp:78]   --->   Operation 825 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_100 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_15 = add i32 %add_ln82_14, i32 %add_ln82_12" [filt.cpp:82]   --->   Operation 826 'add' 'add_ln82_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 827 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_21 = add i32 %add_ln82_20, i32 %add_ln82_15" [filt.cpp:82]   --->   Operation 827 'add' 'add_ln82_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 14.6>
ST_101 : Operation 828 [1/1] (14.6ns)   --->   "%gmem_addr_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 828 'read' 'gmem_addr_read_90' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 829 [1/1] (8.51ns)   --->   "%mul_ln79_8 = mul i32 %signal_shift_reg_load_9, i32 %gmem_addr_read_89" [filt.cpp:79]   --->   Operation 829 'mul' 'mul_ln79_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 830 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_80, i32 18" [filt.cpp:78]   --->   Operation 830 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_101 : Operation 831 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_81, i32 17" [filt.cpp:78]   --->   Operation 831 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 102 <SV = 101> <Delay = 14.6>
ST_102 : Operation 832 [1/1] (14.6ns)   --->   "%gmem_addr_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 832 'read' 'gmem_addr_read_91' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 833 [1/1] (8.51ns)   --->   "%mul_ln79_7 = mul i32 %signal_shift_reg_load_8, i32 %gmem_addr_read_90" [filt.cpp:79]   --->   Operation 833 'mul' 'mul_ln79_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 834 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_82, i32 16" [filt.cpp:78]   --->   Operation 834 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 835 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_83, i32 15" [filt.cpp:78]   --->   Operation 835 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_102 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_7 = add i32 %mul_ln79_8, i32 %mul_ln79_9" [filt.cpp:82]   --->   Operation 836 'add' 'add_ln82_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 837 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_8 = add i32 %add_ln82_7, i32 %mul_ln79_7" [filt.cpp:82]   --->   Operation 837 'add' 'add_ln82_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 14.6>
ST_103 : Operation 838 [1/1] (14.6ns)   --->   "%gmem_addr_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 838 'read' 'gmem_addr_read_92' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 839 [1/1] (8.51ns)   --->   "%mul_ln79_6 = mul i32 %signal_shift_reg_load_7, i32 %gmem_addr_read_91" [filt.cpp:79]   --->   Operation 839 'mul' 'mul_ln79_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 840 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_84, i32 14" [filt.cpp:78]   --->   Operation 840 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_103 : Operation 841 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_85, i32 13" [filt.cpp:78]   --->   Operation 841 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 104 <SV = 103> <Delay = 14.6>
ST_104 : Operation 842 [1/1] (14.6ns)   --->   "%gmem_addr_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 842 'read' 'gmem_addr_read_93' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 843 [1/1] (8.51ns)   --->   "%mul_ln79_5 = mul i32 %signal_shift_reg_load_6, i32 %gmem_addr_read_92" [filt.cpp:79]   --->   Operation 843 'mul' 'mul_ln79_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 844 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_86, i32 12" [filt.cpp:78]   --->   Operation 844 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 845 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_87, i32 11" [filt.cpp:78]   --->   Operation 845 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_104 : Operation 846 [1/1] (2.55ns)   --->   "%add_ln82_5 = add i32 %mul_ln79_5, i32 %mul_ln79_6" [filt.cpp:82]   --->   Operation 846 'add' 'add_ln82_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 14.6>
ST_105 : Operation 847 [1/1] (14.6ns)   --->   "%gmem_addr_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 847 'read' 'gmem_addr_read_94' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 848 [1/1] (8.51ns)   --->   "%mul_ln79_4 = mul i32 %signal_shift_reg_load_5, i32 %gmem_addr_read_93" [filt.cpp:79]   --->   Operation 848 'mul' 'mul_ln79_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 849 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_88, i32 10" [filt.cpp:78]   --->   Operation 849 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_105 : Operation 850 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_89, i32 9" [filt.cpp:78]   --->   Operation 850 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_105 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_6 = add i32 %add_ln82_5, i32 %mul_ln79_4" [filt.cpp:82]   --->   Operation 851 'add' 'add_ln82_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 852 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_9 = add i32 %add_ln82_8, i32 %add_ln82_6" [filt.cpp:82]   --->   Operation 852 'add' 'add_ln82_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 14.6>
ST_106 : Operation 853 [1/1] (14.6ns)   --->   "%gmem_addr_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 853 'read' 'gmem_addr_read_95' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 854 [1/1] (8.51ns)   --->   "%mul_ln79_3 = mul i32 %signal_shift_reg_load_4, i32 %gmem_addr_read_94" [filt.cpp:79]   --->   Operation 854 'mul' 'mul_ln79_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 855 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_90, i32 8" [filt.cpp:78]   --->   Operation 855 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_106 : Operation 856 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_91, i32 7" [filt.cpp:78]   --->   Operation 856 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 107 <SV = 106> <Delay = 14.6>
ST_107 : Operation 857 [1/1] (14.6ns)   --->   "%gmem_addr_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 857 'read' 'gmem_addr_read_96' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 858 [1/1] (8.51ns)   --->   "%mul_ln79_2 = mul i32 %signal_shift_reg_load_3, i32 %gmem_addr_read_95" [filt.cpp:79]   --->   Operation 858 'mul' 'mul_ln79_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 859 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_92, i32 6" [filt.cpp:78]   --->   Operation 859 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_107 : Operation 860 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_93, i32 5" [filt.cpp:78]   --->   Operation 860 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 108 <SV = 107> <Delay = 14.6>
ST_108 : Operation 861 [1/1] (14.6ns)   --->   "%gmem_addr_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 861 'read' 'gmem_addr_read_97' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 862 [1/1] (8.51ns)   --->   "%mul_ln79_1 = mul i32 %signal_shift_reg_load_2, i32 %gmem_addr_read_96" [filt.cpp:79]   --->   Operation 862 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 863 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_94, i32 4" [filt.cpp:78]   --->   Operation 863 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_108 : Operation 864 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_95, i32 3" [filt.cpp:78]   --->   Operation 864 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_108 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_2 = add i32 %mul_ln79_2, i32 %mul_ln79_3" [filt.cpp:82]   --->   Operation 865 'add' 'add_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 866 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_3 = add i32 %add_ln82_2, i32 %mul_ln79_1" [filt.cpp:82]   --->   Operation 866 'add' 'add_ln82_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 14.6>
ST_109 : Operation 867 [1/1] (14.6ns)   --->   "%gmem_addr_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:79]   --->   Operation 867 'read' 'gmem_addr_read_98' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 868 [1/1] (8.51ns)   --->   "%mul_ln79 = mul i32 %signal_shift_reg_load_1, i32 %gmem_addr_read_97" [filt.cpp:79]   --->   Operation 868 'mul' 'mul_ln79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 869 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_96, i32 2" [filt.cpp:78]   --->   Operation 869 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_109 : Operation 870 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %signal_shift_reg_load_97, i32 1" [filt.cpp:78]   --->   Operation 870 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_109 : Operation 871 [1/1] (2.55ns)   --->   "%add_ln82 = add i32 %mul_ln82, i32 %mul_ln79" [filt.cpp:82]   --->   Operation 871 'add' 'add_ln82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 12.8>
ST_110 : Operation 872 [1/1] (8.51ns)   --->   "%accumulate = mul i32 %signal_shift_reg_load, i32 %gmem_addr_read_98" [filt.cpp:79]   --->   Operation 872 'mul' 'accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i32 %add_ln82, i32 %accumulate" [filt.cpp:82]   --->   Operation 873 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 874 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_4 = add i32 %add_ln82_3, i32 %add_ln82_1" [filt.cpp:82]   --->   Operation 874 'add' 'add_ln82_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 9.74>
ST_111 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_10 = add i32 %add_ln82_9, i32 %add_ln82_4" [filt.cpp:82]   --->   Operation 875 'add' 'add_ln82_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 876 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln82_22 = add i32 %add_ln82_21, i32 %add_ln82_10" [filt.cpp:82]   --->   Operation 876 'add' 'add_ln82_22' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_47 = add i32 %add_ln82_46, i32 %add_ln82_22" [filt.cpp:82]   --->   Operation 877 'add' 'add_ln82_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 878 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln82_96, i32 %add_ln82_47" [filt.cpp:82]   --->   Operation 878 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 879 [2/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:93]   --->   Operation 879 'write' 'write_ln93' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 112 <SV = 111> <Delay = 4.25>
ST_112 : Operation 880 [1/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:93]   --->   Operation 880 'write' 'write_ln93' <Predicate = (state_load == 4096)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_112 : Operation 881 [1/1] (1.70ns)   --->   "%store_ln22 = store i32 4096, i32 %state" [filt.cpp:22]   --->   Operation 881 'store' 'store_ln22' <Predicate = (state_load == 4096)> <Delay = 1.70>
ST_112 : Operation 882 [1/1] (1.58ns)   --->   "%br_ln95 = br void %sw.epilog" [filt.cpp:95]   --->   Operation 882 'br' 'br_ln95' <Predicate = (state_load == 4096)> <Delay = 1.58>
ST_112 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_last_1 = phi i1 %tmp_last, void %for.inc, i1 %tmp_last, void %sw.bb, i1 %tmp_last_loc_load, void %VITIS_LOOP_56_2, i1 %tmp_last, void %while.body"   --->   Operation 883 'phi' 'tmp_last_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 884 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [filt.cpp:98]   --->   Operation 884 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 885 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i_2, i32 1" [filt.cpp:98]   --->   Operation 885 'add' 'i_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 886 [1/1] (0.97ns)   --->   "%running_1 = xor i1 %tmp_last_1, i1 1" [filt.cpp:101]   --->   Operation 886 'xor' 'running_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 887 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 %i_3, i32 %i" [filt.cpp:9]   --->   Operation 887 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>
ST_112 : Operation 888 [1/1] (0.00ns)   --->   "%br_ln24 = br void %while.cond" [filt.cpp:24]   --->   Operation 888 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 113 <SV = 2> <Delay = 2.58>
ST_113 : Operation 889 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i"   --->   Operation 889 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 890 [2/2] (2.58ns)   --->   "%call_ln25 = call void @filt_Pipeline_VITIS_LOOP_56_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_loc" [filt.cpp:25]   --->   Operation 890 'call' 'call_ln25' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 891 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 891 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>

State 114 <SV = 3> <Delay = 0.00>
ST_114 : Operation 892 [1/2] (0.00ns)   --->   "%call_ln25 = call void @filt_Pipeline_VITIS_LOOP_56_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_loc" [filt.cpp:25]   --->   Operation 892 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 4> <Delay = 0.00>

State 116 <SV = 5> <Delay = 0.00>

State 117 <SV = 6> <Delay = 0.00>

State 118 <SV = 7> <Delay = 0.00>

State 119 <SV = 8> <Delay = 0.00>

State 120 <SV = 9> <Delay = 0.00>

State 121 <SV = 10> <Delay = 0.00>

State 122 <SV = 11> <Delay = 0.00>

State 123 <SV = 12> <Delay = 0.00>

State 124 <SV = 13> <Delay = 0.00>

State 125 <SV = 14> <Delay = 0.00>

State 126 <SV = 15> <Delay = 0.00>

State 127 <SV = 16> <Delay = 0.00>

State 128 <SV = 17> <Delay = 0.00>

State 129 <SV = 18> <Delay = 0.00>

State 130 <SV = 19> <Delay = 0.00>

State 131 <SV = 20> <Delay = 0.00>

State 132 <SV = 21> <Delay = 0.00>

State 133 <SV = 22> <Delay = 0.00>

State 134 <SV = 23> <Delay = 0.00>

State 135 <SV = 24> <Delay = 0.00>

State 136 <SV = 25> <Delay = 0.00>

State 137 <SV = 26> <Delay = 0.00>

State 138 <SV = 27> <Delay = 0.00>

State 139 <SV = 28> <Delay = 0.00>

State 140 <SV = 29> <Delay = 0.00>

State 141 <SV = 30> <Delay = 0.00>

State 142 <SV = 31> <Delay = 0.00>

State 143 <SV = 32> <Delay = 0.00>

State 144 <SV = 33> <Delay = 0.00>

State 145 <SV = 34> <Delay = 0.00>

State 146 <SV = 35> <Delay = 0.00>

State 147 <SV = 36> <Delay = 0.00>

State 148 <SV = 37> <Delay = 0.00>

State 149 <SV = 38> <Delay = 0.00>

State 150 <SV = 39> <Delay = 0.00>

State 151 <SV = 40> <Delay = 0.00>

State 152 <SV = 41> <Delay = 0.00>

State 153 <SV = 42> <Delay = 0.00>

State 154 <SV = 43> <Delay = 0.00>

State 155 <SV = 44> <Delay = 0.00>

State 156 <SV = 45> <Delay = 0.00>

State 157 <SV = 46> <Delay = 0.00>

State 158 <SV = 47> <Delay = 0.00>

State 159 <SV = 48> <Delay = 0.00>

State 160 <SV = 49> <Delay = 0.00>

State 161 <SV = 50> <Delay = 0.00>

State 162 <SV = 51> <Delay = 0.00>

State 163 <SV = 52> <Delay = 0.00>

State 164 <SV = 53> <Delay = 0.00>

State 165 <SV = 54> <Delay = 0.00>

State 166 <SV = 55> <Delay = 0.00>

State 167 <SV = 56> <Delay = 0.00>

State 168 <SV = 57> <Delay = 0.00>

State 169 <SV = 58> <Delay = 0.00>

State 170 <SV = 59> <Delay = 0.00>

State 171 <SV = 60> <Delay = 0.00>

State 172 <SV = 61> <Delay = 0.00>

State 173 <SV = 62> <Delay = 0.00>

State 174 <SV = 63> <Delay = 0.00>

State 175 <SV = 64> <Delay = 0.00>

State 176 <SV = 65> <Delay = 0.00>

State 177 <SV = 66> <Delay = 0.00>

State 178 <SV = 67> <Delay = 0.00>

State 179 <SV = 68> <Delay = 0.00>

State 180 <SV = 69> <Delay = 0.00>

State 181 <SV = 70> <Delay = 0.00>

State 182 <SV = 71> <Delay = 0.00>

State 183 <SV = 72> <Delay = 0.00>

State 184 <SV = 73> <Delay = 0.00>

State 185 <SV = 74> <Delay = 0.00>

State 186 <SV = 75> <Delay = 0.00>

State 187 <SV = 76> <Delay = 0.00>

State 188 <SV = 77> <Delay = 0.00>

State 189 <SV = 78> <Delay = 0.00>

State 190 <SV = 79> <Delay = 0.00>

State 191 <SV = 80> <Delay = 0.00>

State 192 <SV = 81> <Delay = 0.00>

State 193 <SV = 82> <Delay = 0.00>

State 194 <SV = 83> <Delay = 0.00>

State 195 <SV = 84> <Delay = 0.00>

State 196 <SV = 85> <Delay = 0.00>

State 197 <SV = 86> <Delay = 0.00>

State 198 <SV = 87> <Delay = 0.00>

State 199 <SV = 88> <Delay = 0.00>

State 200 <SV = 89> <Delay = 0.00>

State 201 <SV = 90> <Delay = 0.00>

State 202 <SV = 91> <Delay = 0.00>

State 203 <SV = 92> <Delay = 0.00>

State 204 <SV = 93> <Delay = 0.00>

State 205 <SV = 94> <Delay = 0.00>

State 206 <SV = 95> <Delay = 0.00>

State 207 <SV = 96> <Delay = 0.00>

State 208 <SV = 97> <Delay = 0.00>

State 209 <SV = 98> <Delay = 0.00>

State 210 <SV = 99> <Delay = 0.00>

State 211 <SV = 100> <Delay = 0.00>

State 212 <SV = 101> <Delay = 0.00>

State 213 <SV = 102> <Delay = 0.00>

State 214 <SV = 103> <Delay = 0.00>

State 215 <SV = 104> <Delay = 0.00>

State 216 <SV = 105> <Delay = 0.00>

State 217 <SV = 106> <Delay = 0.00>

State 218 <SV = 107> <Delay = 0.00>

State 219 <SV = 108> <Delay = 0.00>

State 220 <SV = 109> <Delay = 0.00>

State 221 <SV = 110> <Delay = 1.70>
ST_221 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_last_loc_load = load i1 %tmp_last_loc"   --->   Operation 893 'load' 'tmp_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 894 [1/1] (1.70ns)   --->   "%store_ln22 = store i32 4096, i32 %state" [filt.cpp:22]   --->   Operation 894 'store' 'store_ln22' <Predicate = true> <Delay = 1.70>
ST_221 : Operation 895 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 895 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', filt.cpp:9) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of constant 0 on local variable 'i', filt.cpp:9 [48]  (1.707 ns)

 <State 2>: 6.447ns
The critical path consists of the following:
	'phi' operation 1 bit ('running') with incoming values : ('running', filt.cpp:101) [52]  (0.000 ns)
	axis read operation ('empty', filt.cpp:25) on port 'input_r_V_data_V' (filt.cpp:25) [57]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln30', filt.cpp:30) [575]  (2.552 ns)
	'select' operation 32 bit ('select_ln9', filt.cpp:9) [578]  (1.188 ns)
	'store' operation 0 bit ('store_ln22', filt.cpp:22) of variable 'select_ln9', filt.cpp:9 on local variable 'state', filt.cpp:22 [580]  (1.707 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [69]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', filt.cpp:79) on port 'gmem' (filt.cpp:79) [70]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', filt.cpp:79) on port 'gmem' (filt.cpp:79) [71]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', filt.cpp:79) on port 'gmem' (filt.cpp:79) [72]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', filt.cpp:79) on port 'gmem' (filt.cpp:79) [73]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', filt.cpp:79) on port 'gmem' (filt.cpp:79) [74]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', filt.cpp:79) on port 'gmem' (filt.cpp:79) [75]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', filt.cpp:79) on port 'gmem' (filt.cpp:79) [76]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', filt.cpp:79) on port 'gmem' (filt.cpp:79) [77]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', filt.cpp:79) on port 'gmem' (filt.cpp:79) [78]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', filt.cpp:79) on port 'gmem' (filt.cpp:79) [79]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', filt.cpp:79) on port 'gmem' (filt.cpp:79) [80]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', filt.cpp:79) on port 'gmem' (filt.cpp:79) [81]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', filt.cpp:79) on port 'gmem' (filt.cpp:79) [82]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', filt.cpp:79) on port 'gmem' (filt.cpp:79) [83]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', filt.cpp:79) on port 'gmem' (filt.cpp:79) [84]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', filt.cpp:79) on port 'gmem' (filt.cpp:79) [85]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', filt.cpp:79) on port 'gmem' (filt.cpp:79) [86]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', filt.cpp:79) on port 'gmem' (filt.cpp:79) [87]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', filt.cpp:79) on port 'gmem' (filt.cpp:79) [88]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', filt.cpp:79) on port 'gmem' (filt.cpp:79) [89]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', filt.cpp:79) on port 'gmem' (filt.cpp:79) [90]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', filt.cpp:79) on port 'gmem' (filt.cpp:79) [91]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', filt.cpp:79) on port 'gmem' (filt.cpp:79) [92]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', filt.cpp:79) on port 'gmem' (filt.cpp:79) [93]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', filt.cpp:79) on port 'gmem' (filt.cpp:79) [94]  (14.600 ns)

 <State 36>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', filt.cpp:79) on port 'gmem' (filt.cpp:79) [95]  (14.600 ns)

 <State 37>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', filt.cpp:79) on port 'gmem' (filt.cpp:79) [96]  (14.600 ns)

 <State 38>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', filt.cpp:79) on port 'gmem' (filt.cpp:79) [97]  (14.600 ns)

 <State 39>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', filt.cpp:79) on port 'gmem' (filt.cpp:79) [98]  (14.600 ns)

 <State 40>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', filt.cpp:79) on port 'gmem' (filt.cpp:79) [99]  (14.600 ns)

 <State 41>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', filt.cpp:79) on port 'gmem' (filt.cpp:79) [100]  (14.600 ns)

 <State 42>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', filt.cpp:79) on port 'gmem' (filt.cpp:79) [101]  (14.600 ns)

 <State 43>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32', filt.cpp:79) on port 'gmem' (filt.cpp:79) [102]  (14.600 ns)

 <State 44>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_33', filt.cpp:79) on port 'gmem' (filt.cpp:79) [103]  (14.600 ns)

 <State 45>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_34', filt.cpp:79) on port 'gmem' (filt.cpp:79) [104]  (14.600 ns)

 <State 46>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_35', filt.cpp:79) on port 'gmem' (filt.cpp:79) [105]  (14.600 ns)

 <State 47>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_36', filt.cpp:79) on port 'gmem' (filt.cpp:79) [106]  (14.600 ns)

 <State 48>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_37', filt.cpp:79) on port 'gmem' (filt.cpp:79) [107]  (14.600 ns)

 <State 49>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_38', filt.cpp:79) on port 'gmem' (filt.cpp:79) [108]  (14.600 ns)

 <State 50>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_39', filt.cpp:79) on port 'gmem' (filt.cpp:79) [109]  (14.600 ns)

 <State 51>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_40', filt.cpp:79) on port 'gmem' (filt.cpp:79) [110]  (14.600 ns)

 <State 52>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_41', filt.cpp:79) on port 'gmem' (filt.cpp:79) [111]  (14.600 ns)

 <State 53>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_42', filt.cpp:79) on port 'gmem' (filt.cpp:79) [112]  (14.600 ns)

 <State 54>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_43', filt.cpp:79) on port 'gmem' (filt.cpp:79) [113]  (14.600 ns)

 <State 55>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_44', filt.cpp:79) on port 'gmem' (filt.cpp:79) [114]  (14.600 ns)

 <State 56>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_45', filt.cpp:79) on port 'gmem' (filt.cpp:79) [115]  (14.600 ns)

 <State 57>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_46', filt.cpp:79) on port 'gmem' (filt.cpp:79) [116]  (14.600 ns)

 <State 58>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_47', filt.cpp:79) on port 'gmem' (filt.cpp:79) [117]  (14.600 ns)

 <State 59>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_48', filt.cpp:79) on port 'gmem' (filt.cpp:79) [118]  (14.600 ns)

 <State 60>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_49', filt.cpp:79) on port 'gmem' (filt.cpp:79) [119]  (14.600 ns)

 <State 61>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_50', filt.cpp:79) on port 'gmem' (filt.cpp:79) [120]  (14.600 ns)

 <State 62>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_51', filt.cpp:79) on port 'gmem' (filt.cpp:79) [121]  (14.600 ns)

 <State 63>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_52', filt.cpp:79) on port 'gmem' (filt.cpp:79) [122]  (14.600 ns)

 <State 64>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_53', filt.cpp:79) on port 'gmem' (filt.cpp:79) [123]  (14.600 ns)

 <State 65>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_54', filt.cpp:79) on port 'gmem' (filt.cpp:79) [124]  (14.600 ns)

 <State 66>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_55', filt.cpp:79) on port 'gmem' (filt.cpp:79) [125]  (14.600 ns)

 <State 67>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_56', filt.cpp:79) on port 'gmem' (filt.cpp:79) [126]  (14.600 ns)

 <State 68>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_57', filt.cpp:79) on port 'gmem' (filt.cpp:79) [127]  (14.600 ns)

 <State 69>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_58', filt.cpp:79) on port 'gmem' (filt.cpp:79) [128]  (14.600 ns)

 <State 70>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_59', filt.cpp:79) on port 'gmem' (filt.cpp:79) [129]  (14.600 ns)

 <State 71>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_60', filt.cpp:79) on port 'gmem' (filt.cpp:79) [130]  (14.600 ns)

 <State 72>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_61', filt.cpp:79) on port 'gmem' (filt.cpp:79) [131]  (14.600 ns)

 <State 73>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_62', filt.cpp:79) on port 'gmem' (filt.cpp:79) [132]  (14.600 ns)

 <State 74>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_63', filt.cpp:79) on port 'gmem' (filt.cpp:79) [133]  (14.600 ns)

 <State 75>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_64', filt.cpp:79) on port 'gmem' (filt.cpp:79) [134]  (14.600 ns)

 <State 76>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_65', filt.cpp:79) on port 'gmem' (filt.cpp:79) [135]  (14.600 ns)

 <State 77>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_66', filt.cpp:79) on port 'gmem' (filt.cpp:79) [136]  (14.600 ns)

 <State 78>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_67', filt.cpp:79) on port 'gmem' (filt.cpp:79) [137]  (14.600 ns)

 <State 79>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_68', filt.cpp:79) on port 'gmem' (filt.cpp:79) [138]  (14.600 ns)

 <State 80>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_69', filt.cpp:79) on port 'gmem' (filt.cpp:79) [139]  (14.600 ns)

 <State 81>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_70', filt.cpp:79) on port 'gmem' (filt.cpp:79) [140]  (14.600 ns)

 <State 82>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_71', filt.cpp:79) on port 'gmem' (filt.cpp:79) [141]  (14.600 ns)

 <State 83>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_72', filt.cpp:79) on port 'gmem' (filt.cpp:79) [142]  (14.600 ns)

 <State 84>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_73', filt.cpp:79) on port 'gmem' (filt.cpp:79) [143]  (14.600 ns)

 <State 85>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_74', filt.cpp:79) on port 'gmem' (filt.cpp:79) [144]  (14.600 ns)

 <State 86>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_75', filt.cpp:79) on port 'gmem' (filt.cpp:79) [145]  (14.600 ns)

 <State 87>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_76', filt.cpp:79) on port 'gmem' (filt.cpp:79) [146]  (14.600 ns)

 <State 88>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_77', filt.cpp:79) on port 'gmem' (filt.cpp:79) [147]  (14.600 ns)

 <State 89>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_78', filt.cpp:79) on port 'gmem' (filt.cpp:79) [148]  (14.600 ns)

 <State 90>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_79', filt.cpp:79) on port 'gmem' (filt.cpp:79) [149]  (14.600 ns)

 <State 91>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_80', filt.cpp:79) on port 'gmem' (filt.cpp:79) [150]  (14.600 ns)

 <State 92>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_81', filt.cpp:79) on port 'gmem' (filt.cpp:79) [151]  (14.600 ns)

 <State 93>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_82', filt.cpp:79) on port 'gmem' (filt.cpp:79) [152]  (14.600 ns)

 <State 94>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_83', filt.cpp:79) on port 'gmem' (filt.cpp:79) [153]  (14.600 ns)

 <State 95>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_84', filt.cpp:79) on port 'gmem' (filt.cpp:79) [154]  (14.600 ns)

 <State 96>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_85', filt.cpp:79) on port 'gmem' (filt.cpp:79) [155]  (14.600 ns)

 <State 97>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_86', filt.cpp:79) on port 'gmem' (filt.cpp:79) [156]  (14.600 ns)

 <State 98>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_87', filt.cpp:79) on port 'gmem' (filt.cpp:79) [157]  (14.600 ns)

 <State 99>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_88', filt.cpp:79) on port 'gmem' (filt.cpp:79) [158]  (14.600 ns)

 <State 100>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_89', filt.cpp:79) on port 'gmem' (filt.cpp:79) [159]  (14.600 ns)

 <State 101>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_90', filt.cpp:79) on port 'gmem' (filt.cpp:79) [160]  (14.600 ns)

 <State 102>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_91', filt.cpp:79) on port 'gmem' (filt.cpp:79) [161]  (14.600 ns)

 <State 103>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_92', filt.cpp:79) on port 'gmem' (filt.cpp:79) [162]  (14.600 ns)

 <State 104>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_93', filt.cpp:79) on port 'gmem' (filt.cpp:79) [163]  (14.600 ns)

 <State 105>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_94', filt.cpp:79) on port 'gmem' (filt.cpp:79) [164]  (14.600 ns)

 <State 106>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_95', filt.cpp:79) on port 'gmem' (filt.cpp:79) [165]  (14.600 ns)

 <State 107>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_96', filt.cpp:79) on port 'gmem' (filt.cpp:79) [166]  (14.600 ns)

 <State 108>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_97', filt.cpp:79) on port 'gmem' (filt.cpp:79) [167]  (14.600 ns)

 <State 109>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_98', filt.cpp:79) on port 'gmem' (filt.cpp:79) [168]  (14.600 ns)

 <State 110>: 12.881ns
The critical path consists of the following:
	'mul' operation 32 bit ('accumulate', filt.cpp:79) [169]  (8.510 ns)
	'add' operation 32 bit ('add_ln82_1', filt.cpp:82) [463]  (0.000 ns)
	'add' operation 32 bit ('add_ln82_4', filt.cpp:82) [466]  (4.371 ns)

 <State 111>: 9.742ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln82_10', filt.cpp:82) [472]  (0.000 ns)
	'add' operation 32 bit ('add_ln82_22', filt.cpp:82) [484]  (4.371 ns)
	'add' operation 32 bit ('add_ln82_47', filt.cpp:82) [509]  (0.000 ns)
	'add' operation 32 bit ('accumulate', filt.cpp:82) [559]  (4.371 ns)
	axis write operation ('write_ln93', filt.cpp:93) on port 'output_r_V_data_V' (filt.cpp:93) [561]  (1.000 ns)

 <State 112>: 4.259ns
The critical path consists of the following:
	'load' operation 32 bit ('i', filt.cpp:98) on local variable 'i', filt.cpp:9 [584]  (0.000 ns)
	'add' operation 32 bit ('i', filt.cpp:98) [585]  (2.552 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of variable 'i', filt.cpp:98 on local variable 'i', filt.cpp:9 [587]  (1.707 ns)

 <State 113>: 2.588ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load_1') on local variable 'i', filt.cpp:9 [566]  (0.000 ns)
	'call' operation 0 bit ('call_ln25', filt.cpp:25) to 'filt_Pipeline_VITIS_LOOP_56_2' [568]  (2.588 ns)

 <State 114>: 0.000ns
The critical path consists of the following:

 <State 115>: 0.000ns
The critical path consists of the following:

 <State 116>: 0.000ns
The critical path consists of the following:

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 0.000ns
The critical path consists of the following:

 <State 119>: 0.000ns
The critical path consists of the following:

 <State 120>: 0.000ns
The critical path consists of the following:

 <State 121>: 0.000ns
The critical path consists of the following:

 <State 122>: 0.000ns
The critical path consists of the following:

 <State 123>: 0.000ns
The critical path consists of the following:

 <State 124>: 0.000ns
The critical path consists of the following:

 <State 125>: 0.000ns
The critical path consists of the following:

 <State 126>: 0.000ns
The critical path consists of the following:

 <State 127>: 0.000ns
The critical path consists of the following:

 <State 128>: 0.000ns
The critical path consists of the following:

 <State 129>: 0.000ns
The critical path consists of the following:

 <State 130>: 0.000ns
The critical path consists of the following:

 <State 131>: 0.000ns
The critical path consists of the following:

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 0.000ns
The critical path consists of the following:

 <State 134>: 0.000ns
The critical path consists of the following:

 <State 135>: 0.000ns
The critical path consists of the following:

 <State 136>: 0.000ns
The critical path consists of the following:

 <State 137>: 0.000ns
The critical path consists of the following:

 <State 138>: 0.000ns
The critical path consists of the following:

 <State 139>: 0.000ns
The critical path consists of the following:

 <State 140>: 0.000ns
The critical path consists of the following:

 <State 141>: 0.000ns
The critical path consists of the following:

 <State 142>: 0.000ns
The critical path consists of the following:

 <State 143>: 0.000ns
The critical path consists of the following:

 <State 144>: 0.000ns
The critical path consists of the following:

 <State 145>: 0.000ns
The critical path consists of the following:

 <State 146>: 0.000ns
The critical path consists of the following:

 <State 147>: 0.000ns
The critical path consists of the following:

 <State 148>: 0.000ns
The critical path consists of the following:

 <State 149>: 0.000ns
The critical path consists of the following:

 <State 150>: 0.000ns
The critical path consists of the following:

 <State 151>: 0.000ns
The critical path consists of the following:

 <State 152>: 0.000ns
The critical path consists of the following:

 <State 153>: 0.000ns
The critical path consists of the following:

 <State 154>: 0.000ns
The critical path consists of the following:

 <State 155>: 0.000ns
The critical path consists of the following:

 <State 156>: 0.000ns
The critical path consists of the following:

 <State 157>: 0.000ns
The critical path consists of the following:

 <State 158>: 0.000ns
The critical path consists of the following:

 <State 159>: 0.000ns
The critical path consists of the following:

 <State 160>: 0.000ns
The critical path consists of the following:

 <State 161>: 0.000ns
The critical path consists of the following:

 <State 162>: 0.000ns
The critical path consists of the following:

 <State 163>: 0.000ns
The critical path consists of the following:

 <State 164>: 0.000ns
The critical path consists of the following:

 <State 165>: 0.000ns
The critical path consists of the following:

 <State 166>: 0.000ns
The critical path consists of the following:

 <State 167>: 0.000ns
The critical path consists of the following:

 <State 168>: 0.000ns
The critical path consists of the following:

 <State 169>: 0.000ns
The critical path consists of the following:

 <State 170>: 0.000ns
The critical path consists of the following:

 <State 171>: 0.000ns
The critical path consists of the following:

 <State 172>: 0.000ns
The critical path consists of the following:

 <State 173>: 0.000ns
The critical path consists of the following:

 <State 174>: 0.000ns
The critical path consists of the following:

 <State 175>: 0.000ns
The critical path consists of the following:

 <State 176>: 0.000ns
The critical path consists of the following:

 <State 177>: 0.000ns
The critical path consists of the following:

 <State 178>: 0.000ns
The critical path consists of the following:

 <State 179>: 0.000ns
The critical path consists of the following:

 <State 180>: 0.000ns
The critical path consists of the following:

 <State 181>: 0.000ns
The critical path consists of the following:

 <State 182>: 0.000ns
The critical path consists of the following:

 <State 183>: 0.000ns
The critical path consists of the following:

 <State 184>: 0.000ns
The critical path consists of the following:

 <State 185>: 0.000ns
The critical path consists of the following:

 <State 186>: 0.000ns
The critical path consists of the following:

 <State 187>: 0.000ns
The critical path consists of the following:

 <State 188>: 0.000ns
The critical path consists of the following:

 <State 189>: 0.000ns
The critical path consists of the following:

 <State 190>: 0.000ns
The critical path consists of the following:

 <State 191>: 0.000ns
The critical path consists of the following:

 <State 192>: 0.000ns
The critical path consists of the following:

 <State 193>: 0.000ns
The critical path consists of the following:

 <State 194>: 0.000ns
The critical path consists of the following:

 <State 195>: 0.000ns
The critical path consists of the following:

 <State 196>: 0.000ns
The critical path consists of the following:

 <State 197>: 0.000ns
The critical path consists of the following:

 <State 198>: 0.000ns
The critical path consists of the following:

 <State 199>: 0.000ns
The critical path consists of the following:

 <State 200>: 0.000ns
The critical path consists of the following:

 <State 201>: 0.000ns
The critical path consists of the following:

 <State 202>: 0.000ns
The critical path consists of the following:

 <State 203>: 0.000ns
The critical path consists of the following:

 <State 204>: 0.000ns
The critical path consists of the following:

 <State 205>: 0.000ns
The critical path consists of the following:

 <State 206>: 0.000ns
The critical path consists of the following:

 <State 207>: 0.000ns
The critical path consists of the following:

 <State 208>: 0.000ns
The critical path consists of the following:

 <State 209>: 0.000ns
The critical path consists of the following:

 <State 210>: 0.000ns
The critical path consists of the following:

 <State 211>: 0.000ns
The critical path consists of the following:

 <State 212>: 0.000ns
The critical path consists of the following:

 <State 213>: 0.000ns
The critical path consists of the following:

 <State 214>: 0.000ns
The critical path consists of the following:

 <State 215>: 0.000ns
The critical path consists of the following:

 <State 216>: 0.000ns
The critical path consists of the following:

 <State 217>: 0.000ns
The critical path consists of the following:

 <State 218>: 0.000ns
The critical path consists of the following:

 <State 219>: 0.000ns
The critical path consists of the following:

 <State 220>: 0.000ns
The critical path consists of the following:

 <State 221>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', filt.cpp:22) of constant 4096 on local variable 'state', filt.cpp:22 [571]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
