<stg><name>viterbi_Pipeline_L_timestep_L_curr_state</name>


<trans_list>

<trans id="4025" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3927" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %curr = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obs, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 1, i8 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %curr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body40:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body40:1 %icmp_ln18 = icmp_eq  i14 %indvar_flatten_load, i14 8896

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body40:2 %add_ln18_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40:3 %br_ln18 = br i1 %icmp_ln18, void %fpga_resource_hint.for.body40.253, void %for.end75.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:0 %curr_load = load i7 %curr

]]></Node>
<StgValue><ssdm name="curr_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1 %t_load = load i8 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:2 %add_ln18 = add i8 %t_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:5 %icmp_ln19 = icmp_eq  i7 %curr_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:6 %select_ln4 = select i1 %icmp_ln19, i7 0, i7 %curr_load

]]></Node>
<StgValue><ssdm name="select_ln4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:7 %select_ln18 = select i1 %icmp_ln19, i8 %add_ln18, i8 %t_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:9 %empty_151 = add i8 %select_ln18, i8 255

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:10 %p_cast = zext i8 %empty_151

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body40.253:11 %mul9 = mul i17 %p_cast, i17 469

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:12 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul9, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:311 %trunc_ln23 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:312 %zext_ln23 = zext i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:313 %transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="transition_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:314 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:326 %trunc_ln24_2 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:329 %trunc_ln24_3 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:366 %zext_ln27_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:367 %zext_ln27 = zext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:368 %transition_0_addr_1 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="transition_0_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:369 %transition_0_load_1 = load i10 %transition_0_addr_1

]]></Node>
<StgValue><ssdm name="transition_0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1511 %transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="transition_1_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1512 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1548 %transition_1_addr_1 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="transition_1_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1549 %transition_1_load_1 = load i10 %transition_1_addr_1

]]></Node>
<StgValue><ssdm name="transition_1_load_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:1 %store_ln19 = store i14 %add_ln18_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:2 %store_ln19 = store i8 %select_ln18, i8 %t

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="147" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:277 %select_ln18_cast = zext i8 %select_ln18

]]></Node>
<StgValue><ssdm name="select_ln18_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body40.253:278 %mul3 = mul i17 %select_ln18_cast, i17 469

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:279 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:314 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:315 %trunc_ln23_1 = trunc i128 %transition_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:369 %transition_0_load_1 = load i10 %transition_0_addr_1

]]></Node>
<StgValue><ssdm name="transition_0_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:370 %trunc_ln27 = trunc i128 %transition_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:405 %zext_ln27_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_1_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:406 %zext_ln27_1 = zext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:407 %transition_0_addr_2 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:408 %transition_0_load_2 = load i10 %transition_0_addr_2

]]></Node>
<StgValue><ssdm name="transition_0_load_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:444 %sext_ln27 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:445 %zext_ln27_2 = zext i8 %sext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:446 %transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="transition_0_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:447 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:951 %tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:986 %tmp_77 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1512 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1513 %trunc_ln27_15 = trunc i128 %transition_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_15"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1549 %transition_1_load_1 = load i10 %transition_1_addr_1

]]></Node>
<StgValue><ssdm name="transition_1_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1550 %trunc_ln27_16 = trunc i128 %transition_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln27_16"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1585 %transition_1_addr_2 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1586 %transition_1_load_2 = load i10 %transition_1_addr_2

]]></Node>
<StgValue><ssdm name="transition_1_load_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1622 %transition_1_addr_3 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="transition_1_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1623 %transition_1_load_3 = load i10 %transition_1_addr_3

]]></Node>
<StgValue><ssdm name="transition_1_load_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2103 %tmp_216 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2138 %tmp_221 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2655 %br_ln33 = br i1 %tmp_3, void %arrayidx696.case.0, void %arrayidx696.case.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="177" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:408 %transition_0_load_2 = load i10 %transition_0_addr_2

]]></Node>
<StgValue><ssdm name="transition_0_load_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:409 %trunc_ln27_1 = trunc i128 %transition_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:447 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:448 %trunc_ln27_2 = trunc i128 %transition_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:483 %zext_ln27_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_3_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:484 %zext_ln27_3 = zext i9 %zext_ln27_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:485 %transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="transition_0_addr_4"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:486 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:522 %zext_ln27_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_4_cast"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:523 %zext_ln27_4 = zext i9 %zext_ln27_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:524 %transition_0_addr_5 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="transition_0_addr_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:525 %transition_0_load_5 = load i10 %transition_0_addr_5

]]></Node>
<StgValue><ssdm name="transition_0_load_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1021 %tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1056 %tmp_87 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1586 %transition_1_load_2 = load i10 %transition_1_addr_2

]]></Node>
<StgValue><ssdm name="transition_1_load_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1587 %trunc_ln27_17 = trunc i128 %transition_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_17"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1623 %transition_1_load_3 = load i10 %transition_1_addr_3

]]></Node>
<StgValue><ssdm name="transition_1_load_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1624 %trunc_ln27_18 = trunc i128 %transition_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_18"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1659 %transition_1_addr_4 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="transition_1_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1660 %transition_1_load_4 = load i10 %transition_1_addr_4

]]></Node>
<StgValue><ssdm name="transition_1_load_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1696 %transition_1_addr_5 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="transition_1_addr_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1697 %transition_1_load_5 = load i10 %transition_1_addr_5

]]></Node>
<StgValue><ssdm name="transition_1_load_5"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2173 %tmp_226 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2208 %tmp_231 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="203" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:486 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:487 %trunc_ln27_3 = trunc i128 %transition_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:525 %transition_0_load_5 = load i10 %transition_0_addr_5

]]></Node>
<StgValue><ssdm name="transition_0_load_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:526 %trunc_ln27_4 = trunc i128 %transition_0_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:561 %sext_ln27_1 = sext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:562 %zext_ln27_5 = zext i9 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:563 %transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="transition_0_addr_6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:564 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:600 %sext_ln27_2 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:601 %zext_ln27_6 = zext i9 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:602 %transition_0_addr_7 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="transition_0_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:603 %transition_0_load_7 = load i10 %transition_0_addr_7

]]></Node>
<StgValue><ssdm name="transition_0_load_7"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1091 %tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1126 %tmp_97 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1660 %transition_1_load_4 = load i10 %transition_1_addr_4

]]></Node>
<StgValue><ssdm name="transition_1_load_4"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1661 %trunc_ln27_19 = trunc i128 %transition_1_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_19"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1697 %transition_1_load_5 = load i10 %transition_1_addr_5

]]></Node>
<StgValue><ssdm name="transition_1_load_5"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1698 %trunc_ln27_20 = trunc i128 %transition_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_20"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1733 %transition_1_addr_6 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="transition_1_addr_6"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1734 %transition_1_load_6 = load i10 %transition_1_addr_6

]]></Node>
<StgValue><ssdm name="transition_1_load_6"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1770 %transition_1_addr_7 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="transition_1_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1771 %transition_1_load_7 = load i10 %transition_1_addr_7

]]></Node>
<StgValue><ssdm name="transition_1_load_7"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2243 %tmp_236 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2278 %tmp_241 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="229" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:564 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:565 %trunc_ln27_5 = trunc i128 %transition_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:603 %transition_0_load_7 = load i10 %transition_0_addr_7

]]></Node>
<StgValue><ssdm name="transition_0_load_7"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:604 %trunc_ln27_6 = trunc i128 %transition_0_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:639 %zext_ln27_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_7_cast"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:640 %zext_ln27_7 = zext i10 %zext_ln27_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:641 %transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="transition_0_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:642 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:678 %zext_ln27_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_8_cast"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:679 %zext_ln27_8 = zext i10 %zext_ln27_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:680 %transition_0_addr_9 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="transition_0_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:681 %transition_0_load_9 = load i10 %transition_0_addr_9

]]></Node>
<StgValue><ssdm name="transition_0_load_9"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1161 %tmp_102 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1196 %tmp_107 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1734 %transition_1_load_6 = load i10 %transition_1_addr_6

]]></Node>
<StgValue><ssdm name="transition_1_load_6"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1735 %trunc_ln27_21 = trunc i128 %transition_1_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_21"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1771 %transition_1_load_7 = load i10 %transition_1_addr_7

]]></Node>
<StgValue><ssdm name="transition_1_load_7"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1772 %trunc_ln27_22 = trunc i128 %transition_1_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_22"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1807 %transition_1_addr_8 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="transition_1_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1808 %transition_1_load_8 = load i10 %transition_1_addr_8

]]></Node>
<StgValue><ssdm name="transition_1_load_8"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1844 %transition_1_addr_9 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="transition_1_addr_9"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1845 %transition_1_load_9 = load i10 %transition_1_addr_9

]]></Node>
<StgValue><ssdm name="transition_1_load_9"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2313 %tmp_246 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2348 %tmp_251 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="255" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:642 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:643 %trunc_ln27_7 = trunc i128 %transition_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:681 %transition_0_load_9 = load i10 %transition_0_addr_9

]]></Node>
<StgValue><ssdm name="transition_0_load_9"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:682 %trunc_ln27_8 = trunc i128 %transition_0_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:717 %zext_ln27_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_9_cast"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:718 %zext_ln27_9 = zext i10 %zext_ln27_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:719 %transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="transition_0_addr_10"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:720 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:756 %zext_ln27_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_10_cast"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:757 %zext_ln27_10 = zext i10 %zext_ln27_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:758 %transition_0_addr_11 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_10

]]></Node>
<StgValue><ssdm name="transition_0_addr_11"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:759 %transition_0_load_11 = load i10 %transition_0_addr_11

]]></Node>
<StgValue><ssdm name="transition_0_load_11"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1231 %tmp_112 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1266 %tmp_117 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1808 %transition_1_load_8 = load i10 %transition_1_addr_8

]]></Node>
<StgValue><ssdm name="transition_1_load_8"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1809 %trunc_ln27_23 = trunc i128 %transition_1_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_23"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1845 %transition_1_load_9 = load i10 %transition_1_addr_9

]]></Node>
<StgValue><ssdm name="transition_1_load_9"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1846 %trunc_ln27_24 = trunc i128 %transition_1_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_24"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1881 %transition_1_addr_10 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="transition_1_addr_10"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1882 %transition_1_load_10 = load i10 %transition_1_addr_10

]]></Node>
<StgValue><ssdm name="transition_1_load_10"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1918 %transition_1_addr_11 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_10

]]></Node>
<StgValue><ssdm name="transition_1_addr_11"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1919 %transition_1_load_11 = load i10 %transition_1_addr_11

]]></Node>
<StgValue><ssdm name="transition_1_load_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2383 %tmp_256 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2418 %tmp_261 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="281" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:720 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:721 %trunc_ln27_9 = trunc i128 %transition_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:759 %transition_0_load_11 = load i10 %transition_0_addr_11

]]></Node>
<StgValue><ssdm name="transition_0_load_11"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:760 %trunc_ln27_10 = trunc i128 %transition_0_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln27_10"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:795 %sext_ln27_3 = sext i9 %zext_ln27_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:796 %zext_ln27_11 = zext i10 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:797 %transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="transition_0_addr_12"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:798 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:834 %sext_ln27_4 = sext i9 %zext_ln27_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:835 %zext_ln27_12 = zext i10 %sext_ln27_4

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:836 %transition_0_addr_13 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="transition_0_addr_13"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:837 %transition_0_load_13 = load i10 %transition_0_addr_13

]]></Node>
<StgValue><ssdm name="transition_0_load_13"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1301 %tmp_122 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1336 %tmp_127 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1882 %transition_1_load_10 = load i10 %transition_1_addr_10

]]></Node>
<StgValue><ssdm name="transition_1_load_10"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1883 %trunc_ln27_25 = trunc i128 %transition_1_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_25"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1919 %transition_1_load_11 = load i10 %transition_1_addr_11

]]></Node>
<StgValue><ssdm name="transition_1_load_11"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1920 %trunc_ln27_26 = trunc i128 %transition_1_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln27_26"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1955 %transition_1_addr_12 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="transition_1_addr_12"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1956 %transition_1_load_12 = load i10 %transition_1_addr_12

]]></Node>
<StgValue><ssdm name="transition_1_load_12"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1992 %transition_1_addr_13 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="transition_1_addr_13"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1993 %transition_1_load_13 = load i10 %transition_1_addr_13

]]></Node>
<StgValue><ssdm name="transition_1_load_13"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2453 %tmp_266 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2488 %tmp_271 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="307" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:798 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:799 %trunc_ln27_11 = trunc i128 %transition_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln27_11"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:837 %transition_0_load_13 = load i10 %transition_0_addr_13

]]></Node>
<StgValue><ssdm name="transition_0_load_13"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:838 %trunc_ln27_12 = trunc i128 %transition_0_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln27_12"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:873 %sext_ln27_5 = sext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_5"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:874 %zext_ln27_13 = zext i10 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:875 %transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="transition_0_addr_14"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:876 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:912 %sext_ln27_6 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_6"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:913 %zext_ln27_14 = zext i10 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:914 %transition_0_addr_15 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="transition_0_addr_15"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:915 %transition_0_load_15 = load i10 %transition_0_addr_15

]]></Node>
<StgValue><ssdm name="transition_0_load_15"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1371 %tmp_132 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1406 %tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1956 %transition_1_load_12 = load i10 %transition_1_addr_12

]]></Node>
<StgValue><ssdm name="transition_1_load_12"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1957 %trunc_ln27_27 = trunc i128 %transition_1_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln27_27"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1993 %transition_1_load_13 = load i10 %transition_1_addr_13

]]></Node>
<StgValue><ssdm name="transition_1_load_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1994 %trunc_ln27_28 = trunc i128 %transition_1_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln27_28"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2029 %transition_1_addr_14 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="transition_1_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2030 %transition_1_load_14 = load i10 %transition_1_addr_14

]]></Node>
<StgValue><ssdm name="transition_1_load_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2066 %transition_1_addr_15 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="transition_1_addr_15"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2067 %transition_1_load_15 = load i10 %transition_1_addr_15

]]></Node>
<StgValue><ssdm name="transition_1_load_15"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2523 %tmp_276 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2558 %tmp_281 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="333" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:876 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:877 %trunc_ln27_13 = trunc i128 %transition_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln27_13"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:915 %transition_0_load_15 = load i10 %transition_0_addr_15

]]></Node>
<StgValue><ssdm name="transition_0_load_15"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:916 %trunc_ln27_14 = trunc i128 %transition_0_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln27_14"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1441 %tmp_142 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1476 %tmp_147 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_15, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2030 %transition_1_load_14 = load i10 %transition_1_addr_14

]]></Node>
<StgValue><ssdm name="transition_1_load_14"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2031 %trunc_ln27_29 = trunc i128 %transition_1_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln27_29"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2067 %transition_1_load_15 = load i10 %transition_1_addr_15

]]></Node>
<StgValue><ssdm name="transition_1_load_15"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2068 %trunc_ln27_30 = trunc i128 %transition_1_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln27_30"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2593 %tmp_286 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2628 %tmp_291 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_15, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="347" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="349" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="351" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:14 %empty_153 = trunc i7 %empty_152

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:15 %p_cast3_cast = zext i7 %empty_153

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body40.253:16 %mul6 = mul i15 %p_cast3_cast, i15 235

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:17 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="358" st_id="13" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:282 %p_cast29 = zext i8 %empty_156

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:283 %empty_157 = trunc i8 %empty_156

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:284 %p_cast6_cast = zext i7 %empty_157

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body40.253:285 %mul = mul i15 %p_cast6_cast, i15 235

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:286 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:295 %obs_addr = getelementptr i16 %obs, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="obs_addr"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:296 %obs_load = load i7 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
arrayidx696.case.0:1 %udiv = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="4">
<![CDATA[
arrayidx696.case.0:2 %zext_ln33_4 = zext i4 %udiv

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx696.case.0:3 %shl_ln33_2 = shl i16 255, i16 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="shl_ln33_2"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
arrayidx696.case.1:1 %udiv1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="udiv1"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="4">
<![CDATA[
arrayidx696.case.1:2 %zext_ln33_3 = zext i4 %udiv1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx696.case.1:3 %shl_ln33_1 = shl i16 255, i16 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="374" st_id="14" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body40.253:280 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:296 %obs_load = load i7 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:319 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln23, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:320 %zext_ln24 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body40.253:321 %zext_ln24_5 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body40.253:322 %lshr_ln24 = lshr i16 %obs_load, i16 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body40.253:323 %trunc_ln24 = trunc i16 %lshr_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:324 %zext_ln24_1 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:325 %zext_ln24_3 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:327 %trunc_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln24_2, i6 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:328 %zext_ln24_4 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:330 %trunc_ln24_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln24_3, i6 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body40.253:331 %add_ln24 = add i13 %zext_ln24, i13 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:332 %add_ln24_1 = add i10 %trunc_ln24_1, i10 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:333 %add_ln24_2 = add i11 %trunc_ln1, i11 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:334 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln24, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:335 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln24_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="393" st_id="15" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:337 %zext_ln24_2 = zext i10 %add_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:338 %emission_0_addr = getelementptr i128 %emission_0, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="emission_0_addr"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:339 %emission_0_load = load i10 %emission_0_addr

]]></Node>
<StgValue><ssdm name="emission_0_load"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:344 %emission_1_addr = getelementptr i128 %emission_1, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="emission_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:345 %emission_1_load = load i10 %emission_1_addr

]]></Node>
<StgValue><ssdm name="emission_1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="400" st_id="16" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:336 %shl_ln24_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_9, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:339 %emission_0_load = load i10 %emission_0_addr

]]></Node>
<StgValue><ssdm name="emission_0_load"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:340 %zext_ln24_6 = zext i7 %shl_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:341 %lshr_ln24_1 = lshr i128 %emission_0_load, i128 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:342 %trunc_ln24_4 = trunc i128 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:343 %bitcast_ln24 = bitcast i64 %trunc_ln24_4

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:345 %emission_1_load = load i10 %emission_1_addr

]]></Node>
<StgValue><ssdm name="emission_1_load"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:346 %zext_ln24_7 = zext i7 %shl_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:347 %lshr_ln24_2 = lshr i128 %emission_1_load, i128 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:348 %trunc_ln24_5 = trunc i128 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:349 %bitcast_ln24_1 = bitcast i64 %trunc_ln24_5

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:350 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="414" st_id="17" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="416" st_id="18" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="418" st_id="19" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="420" st_id="20" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="422" st_id="21" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="3573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0">
<![CDATA[
for.end75.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="424" st_id="22" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:20 %empty_155 = trunc i6 %empty_154

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:21 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_155, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:22 %tmp_925_cast = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_925_cast"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:23 %llike_addr = getelementptr i128 %llike, i64 0, i64 %tmp_925_cast

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:213 %llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %tmp_925_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:300 %llike_load = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:305 %llike_1_load = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:18 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:24 %tmp_926 = or i12 %tmp_2, i12 1

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:25 %tmp_926_cast = zext i12 %tmp_926

]]></Node>
<StgValue><ssdm name="tmp_926_cast"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:26 %llike_addr_1 = getelementptr i128 %llike, i64 0, i64 %tmp_926_cast

]]></Node>
<StgValue><ssdm name="llike_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:214 %llike_1_addr_1 = getelementptr i128 %llike_1, i64 0, i64 %tmp_926_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:300 %llike_load = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:301 %zext_ln22 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:302 %lshr_ln22 = lshr i128 %llike_load, i128 %zext_ln22

]]></Node>
<StgValue><ssdm name="lshr_ln22"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:303 %trunc_ln22 = trunc i128 %lshr_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:304 %bitcast_ln22 = bitcast i64 %trunc_ln22

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:305 %llike_1_load = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:306 %zext_ln22_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:307 %lshr_ln22_1 = lshr i128 %llike_1_load, i128 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="lshr_ln22_1"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:308 %trunc_ln22_1 = trunc i128 %lshr_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:309 %bitcast_ln22_1 = bitcast i64 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:310 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln22, i64 %bitcast_ln22_1, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:355 %llike_load_1 = load i12 %llike_addr_1

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:360 %llike_1_load_1 = load i12 %llike_1_addr_1

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:27 %tmp_927 = or i12 %tmp_2, i12 2

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:28 %tmp_927_cast = zext i12 %tmp_927

]]></Node>
<StgValue><ssdm name="tmp_927_cast"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:29 %llike_addr_2 = getelementptr i128 %llike, i64 0, i64 %tmp_927_cast

]]></Node>
<StgValue><ssdm name="llike_addr_2"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:215 %llike_1_addr_2 = getelementptr i128 %llike_1, i64 0, i64 %tmp_927_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_2"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:316 %bitcast_ln23 = bitcast i64 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:355 %llike_load_1 = load i12 %llike_addr_1

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:356 %zext_ln26 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:357 %lshr_ln26 = lshr i128 %llike_load_1, i128 %zext_ln26

]]></Node>
<StgValue><ssdm name="lshr_ln26"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:358 %trunc_ln26 = trunc i128 %lshr_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:359 %bitcast_ln26 = bitcast i64 %trunc_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:360 %llike_1_load_1 = load i12 %llike_1_addr_1

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:361 %zext_ln26_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:362 %lshr_ln26_1 = lshr i128 %llike_1_load_1, i128 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="lshr_ln26_1"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:363 %trunc_ln26_1 = trunc i128 %lshr_ln26_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:364 %bitcast_ln26_1 = bitcast i64 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:365 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26, i64 %bitcast_ln26_1, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:394 %llike_load_2 = load i12 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load_2"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:399 %llike_1_load_2 = load i12 %llike_1_addr_2

]]></Node>
<StgValue><ssdm name="llike_1_load_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:30 %tmp_928 = or i12 %tmp_2, i12 3

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:31 %tmp_928_cast = zext i12 %tmp_928

]]></Node>
<StgValue><ssdm name="tmp_928_cast"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:32 %llike_addr_3 = getelementptr i128 %llike, i64 0, i64 %tmp_928_cast

]]></Node>
<StgValue><ssdm name="llike_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:216 %llike_1_addr_3 = getelementptr i128 %llike_1, i64 0, i64 %tmp_928_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_3"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:371 %bitcast_ln27 = bitcast i64 %trunc_ln27

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:394 %llike_load_2 = load i12 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load_2"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:395 %zext_ln26_2 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:396 %lshr_ln26_2 = lshr i128 %llike_load_2, i128 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="lshr_ln26_2"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:397 %trunc_ln26_2 = trunc i128 %lshr_ln26_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:398 %bitcast_ln26_2 = bitcast i64 %trunc_ln26_2

]]></Node>
<StgValue><ssdm name="bitcast_ln26_2"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:399 %llike_1_load_2 = load i12 %llike_1_addr_2

]]></Node>
<StgValue><ssdm name="llike_1_load_2"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:400 %zext_ln26_3 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:401 %lshr_ln26_3 = lshr i128 %llike_1_load_2, i128 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="lshr_ln26_3"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:402 %trunc_ln26_3 = trunc i128 %lshr_ln26_3

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:403 %bitcast_ln26_3 = bitcast i64 %trunc_ln26_3

]]></Node>
<StgValue><ssdm name="bitcast_ln26_3"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:404 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_2, i64 %bitcast_ln26_3, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:433 %llike_load_3 = load i12 %llike_addr_3

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:438 %llike_1_load_3 = load i12 %llike_1_addr_3

]]></Node>
<StgValue><ssdm name="llike_1_load_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:33 %tmp_929 = or i12 %tmp_2, i12 4

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:34 %tmp_929_cast = zext i12 %tmp_929

]]></Node>
<StgValue><ssdm name="tmp_929_cast"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:35 %llike_addr_4 = getelementptr i128 %llike, i64 0, i64 %tmp_929_cast

]]></Node>
<StgValue><ssdm name="llike_addr_4"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:217 %llike_1_addr_4 = getelementptr i128 %llike_1, i64 0, i64 %tmp_929_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:410 %bitcast_ln27_1 = bitcast i64 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:433 %llike_load_3 = load i12 %llike_addr_3

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:434 %zext_ln26_4 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:435 %lshr_ln26_4 = lshr i128 %llike_load_3, i128 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="lshr_ln26_4"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:436 %trunc_ln26_4 = trunc i128 %lshr_ln26_4

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:437 %bitcast_ln26_4 = bitcast i64 %trunc_ln26_4

]]></Node>
<StgValue><ssdm name="bitcast_ln26_4"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:438 %llike_1_load_3 = load i12 %llike_1_addr_3

]]></Node>
<StgValue><ssdm name="llike_1_load_3"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:439 %zext_ln26_5 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:440 %lshr_ln26_5 = lshr i128 %llike_1_load_3, i128 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="lshr_ln26_5"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:441 %trunc_ln26_5 = trunc i128 %lshr_ln26_5

]]></Node>
<StgValue><ssdm name="trunc_ln26_5"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:442 %bitcast_ln26_5 = bitcast i64 %trunc_ln26_5

]]></Node>
<StgValue><ssdm name="bitcast_ln26_5"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:443 %tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_4, i64 %bitcast_ln26_5, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:472 %llike_load_4 = load i12 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:477 %llike_1_load_4 = load i12 %llike_1_addr_4

]]></Node>
<StgValue><ssdm name="llike_1_load_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:36 %tmp_930 = or i12 %tmp_2, i12 5

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:37 %tmp_930_cast = zext i12 %tmp_930

]]></Node>
<StgValue><ssdm name="tmp_930_cast"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:38 %llike_addr_5 = getelementptr i128 %llike, i64 0, i64 %tmp_930_cast

]]></Node>
<StgValue><ssdm name="llike_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:218 %llike_1_addr_5 = getelementptr i128 %llike_1, i64 0, i64 %tmp_930_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_5"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:449 %bitcast_ln27_2 = bitcast i64 %trunc_ln27_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:472 %llike_load_4 = load i12 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:473 %zext_ln26_6 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:474 %lshr_ln26_6 = lshr i128 %llike_load_4, i128 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="lshr_ln26_6"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:475 %trunc_ln26_6 = trunc i128 %lshr_ln26_6

]]></Node>
<StgValue><ssdm name="trunc_ln26_6"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:476 %bitcast_ln26_6 = bitcast i64 %trunc_ln26_6

]]></Node>
<StgValue><ssdm name="bitcast_ln26_6"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:477 %llike_1_load_4 = load i12 %llike_1_addr_4

]]></Node>
<StgValue><ssdm name="llike_1_load_4"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:478 %zext_ln26_7 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:479 %lshr_ln26_7 = lshr i128 %llike_1_load_4, i128 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="lshr_ln26_7"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:480 %trunc_ln26_7 = trunc i128 %lshr_ln26_7

]]></Node>
<StgValue><ssdm name="trunc_ln26_7"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:481 %bitcast_ln26_7 = bitcast i64 %trunc_ln26_7

]]></Node>
<StgValue><ssdm name="bitcast_ln26_7"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:482 %tmp_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_6, i64 %bitcast_ln26_7, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:511 %llike_load_5 = load i12 %llike_addr_5

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:516 %llike_1_load_5 = load i12 %llike_1_addr_5

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:39 %tmp_931 = or i12 %tmp_2, i12 6

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:40 %tmp_931_cast = zext i12 %tmp_931

]]></Node>
<StgValue><ssdm name="tmp_931_cast"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:41 %llike_addr_6 = getelementptr i128 %llike, i64 0, i64 %tmp_931_cast

]]></Node>
<StgValue><ssdm name="llike_addr_6"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:219 %llike_1_addr_6 = getelementptr i128 %llike_1, i64 0, i64 %tmp_931_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_6"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:318 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %add, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:488 %bitcast_ln27_3 = bitcast i64 %trunc_ln27_3

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:511 %llike_load_5 = load i12 %llike_addr_5

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:512 %zext_ln26_8 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:513 %lshr_ln26_8 = lshr i128 %llike_load_5, i128 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="lshr_ln26_8"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:514 %trunc_ln26_8 = trunc i128 %lshr_ln26_8

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:515 %bitcast_ln26_8 = bitcast i64 %trunc_ln26_8

]]></Node>
<StgValue><ssdm name="bitcast_ln26_8"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:516 %llike_1_load_5 = load i12 %llike_1_addr_5

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:517 %zext_ln26_9 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:518 %lshr_ln26_9 = lshr i128 %llike_1_load_5, i128 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="lshr_ln26_9"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:519 %trunc_ln26_9 = trunc i128 %lshr_ln26_9

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:520 %bitcast_ln26_9 = bitcast i64 %trunc_ln26_9

]]></Node>
<StgValue><ssdm name="bitcast_ln26_9"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:521 %tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_8, i64 %bitcast_ln26_9, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:550 %llike_load_6 = load i12 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:555 %llike_1_load_6 = load i12 %llike_1_addr_6

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:42 %tmp_932 = or i12 %tmp_2, i12 7

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:43 %tmp_932_cast = zext i12 %tmp_932

]]></Node>
<StgValue><ssdm name="tmp_932_cast"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:44 %llike_addr_7 = getelementptr i128 %llike, i64 0, i64 %tmp_932_cast

]]></Node>
<StgValue><ssdm name="llike_addr_7"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:220 %llike_1_addr_7 = getelementptr i128 %llike_1, i64 0, i64 %tmp_932_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_7"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:373 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:527 %bitcast_ln27_4 = bitcast i64 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="bitcast_ln27_4"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:550 %llike_load_6 = load i12 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:551 %zext_ln26_10 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:552 %lshr_ln26_10 = lshr i128 %llike_load_6, i128 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="lshr_ln26_10"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:553 %trunc_ln26_10 = trunc i128 %lshr_ln26_10

]]></Node>
<StgValue><ssdm name="trunc_ln26_10"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:554 %bitcast_ln26_10 = bitcast i64 %trunc_ln26_10

]]></Node>
<StgValue><ssdm name="bitcast_ln26_10"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:555 %llike_1_load_6 = load i12 %llike_1_addr_6

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:556 %zext_ln26_11 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:557 %lshr_ln26_11 = lshr i128 %llike_1_load_6, i128 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="lshr_ln26_11"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:558 %trunc_ln26_11 = trunc i128 %lshr_ln26_11

]]></Node>
<StgValue><ssdm name="trunc_ln26_11"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:559 %bitcast_ln26_11 = bitcast i64 %trunc_ln26_11

]]></Node>
<StgValue><ssdm name="bitcast_ln26_11"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:560 %tmp_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_10, i64 %bitcast_ln26_11, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:589 %llike_load_7 = load i12 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:594 %llike_1_load_7 = load i12 %llike_1_addr_7

]]></Node>
<StgValue><ssdm name="llike_1_load_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="583" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:45 %tmp_933 = or i12 %tmp_2, i12 8

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:46 %tmp_933_cast = zext i12 %tmp_933

]]></Node>
<StgValue><ssdm name="tmp_933_cast"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:47 %llike_addr_8 = getelementptr i128 %llike, i64 0, i64 %tmp_933_cast

]]></Node>
<StgValue><ssdm name="llike_addr_8"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:221 %llike_1_addr_8 = getelementptr i128 %llike_1, i64 0, i64 %tmp_933_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_8"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:412 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:566 %bitcast_ln27_5 = bitcast i64 %trunc_ln27_5

]]></Node>
<StgValue><ssdm name="bitcast_ln27_5"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:589 %llike_load_7 = load i12 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:590 %zext_ln26_12 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:591 %lshr_ln26_12 = lshr i128 %llike_load_7, i128 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="lshr_ln26_12"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:592 %trunc_ln26_12 = trunc i128 %lshr_ln26_12

]]></Node>
<StgValue><ssdm name="trunc_ln26_12"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:593 %bitcast_ln26_12 = bitcast i64 %trunc_ln26_12

]]></Node>
<StgValue><ssdm name="bitcast_ln26_12"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:594 %llike_1_load_7 = load i12 %llike_1_addr_7

]]></Node>
<StgValue><ssdm name="llike_1_load_7"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:595 %zext_ln26_13 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:596 %lshr_ln26_13 = lshr i128 %llike_1_load_7, i128 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="lshr_ln26_13"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:597 %trunc_ln26_13 = trunc i128 %lshr_ln26_13

]]></Node>
<StgValue><ssdm name="trunc_ln26_13"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:598 %bitcast_ln26_13 = bitcast i64 %trunc_ln26_13

]]></Node>
<StgValue><ssdm name="bitcast_ln26_13"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:599 %tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_12, i64 %bitcast_ln26_13, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:628 %llike_load_8 = load i12 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:633 %llike_1_load_8 = load i12 %llike_1_addr_8

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:48 %tmp_934 = or i12 %tmp_2, i12 9

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:49 %tmp_934_cast = zext i12 %tmp_934

]]></Node>
<StgValue><ssdm name="tmp_934_cast"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:50 %llike_addr_9 = getelementptr i128 %llike, i64 0, i64 %tmp_934_cast

]]></Node>
<StgValue><ssdm name="llike_addr_9"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:222 %llike_1_addr_9 = getelementptr i128 %llike_1, i64 0, i64 %tmp_934_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_9"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:451 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:605 %bitcast_ln27_6 = bitcast i64 %trunc_ln27_6

]]></Node>
<StgValue><ssdm name="bitcast_ln27_6"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:628 %llike_load_8 = load i12 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:629 %zext_ln26_14 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:630 %lshr_ln26_14 = lshr i128 %llike_load_8, i128 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="lshr_ln26_14"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:631 %trunc_ln26_14 = trunc i128 %lshr_ln26_14

]]></Node>
<StgValue><ssdm name="trunc_ln26_14"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:632 %bitcast_ln26_14 = bitcast i64 %trunc_ln26_14

]]></Node>
<StgValue><ssdm name="bitcast_ln26_14"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:633 %llike_1_load_8 = load i12 %llike_1_addr_8

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:634 %zext_ln26_15 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:635 %lshr_ln26_15 = lshr i128 %llike_1_load_8, i128 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="lshr_ln26_15"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:636 %trunc_ln26_15 = trunc i128 %lshr_ln26_15

]]></Node>
<StgValue><ssdm name="trunc_ln26_15"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:637 %bitcast_ln26_15 = bitcast i64 %trunc_ln26_15

]]></Node>
<StgValue><ssdm name="bitcast_ln26_15"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:638 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_14, i64 %bitcast_ln26_15, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:667 %llike_load_9 = load i12 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:672 %llike_1_load_9 = load i12 %llike_1_addr_9

]]></Node>
<StgValue><ssdm name="llike_1_load_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:51 %tmp_935 = or i12 %tmp_2, i12 10

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:52 %tmp_935_cast = zext i12 %tmp_935

]]></Node>
<StgValue><ssdm name="tmp_935_cast"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:53 %llike_addr_10 = getelementptr i128 %llike, i64 0, i64 %tmp_935_cast

]]></Node>
<StgValue><ssdm name="llike_addr_10"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:223 %llike_1_addr_10 = getelementptr i128 %llike_1, i64 0, i64 %tmp_935_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_10"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:490 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:644 %bitcast_ln27_7 = bitcast i64 %trunc_ln27_7

]]></Node>
<StgValue><ssdm name="bitcast_ln27_7"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:667 %llike_load_9 = load i12 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:668 %zext_ln26_16 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:669 %lshr_ln26_16 = lshr i128 %llike_load_9, i128 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="lshr_ln26_16"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:670 %trunc_ln26_16 = trunc i128 %lshr_ln26_16

]]></Node>
<StgValue><ssdm name="trunc_ln26_16"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:671 %bitcast_ln26_16 = bitcast i64 %trunc_ln26_16

]]></Node>
<StgValue><ssdm name="bitcast_ln26_16"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:672 %llike_1_load_9 = load i12 %llike_1_addr_9

]]></Node>
<StgValue><ssdm name="llike_1_load_9"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:673 %zext_ln26_17 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:674 %lshr_ln26_17 = lshr i128 %llike_1_load_9, i128 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="lshr_ln26_17"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:675 %trunc_ln26_17 = trunc i128 %lshr_ln26_17

]]></Node>
<StgValue><ssdm name="trunc_ln26_17"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:676 %bitcast_ln26_17 = bitcast i64 %trunc_ln26_17

]]></Node>
<StgValue><ssdm name="bitcast_ln26_17"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:677 %tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_16, i64 %bitcast_ln26_17, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:706 %llike_load_10 = load i12 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:711 %llike_1_load_10 = load i12 %llike_1_addr_10

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:54 %tmp_936 = or i12 %tmp_2, i12 11

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="665" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:55 %tmp_936_cast = zext i12 %tmp_936

]]></Node>
<StgValue><ssdm name="tmp_936_cast"/></StgValue>
</operation>

<operation id="666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:56 %llike_addr_11 = getelementptr i128 %llike, i64 0, i64 %tmp_936_cast

]]></Node>
<StgValue><ssdm name="llike_addr_11"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:224 %llike_1_addr_11 = getelementptr i128 %llike_1, i64 0, i64 %tmp_936_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_11"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:352 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:529 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:683 %bitcast_ln27_8 = bitcast i64 %trunc_ln27_8

]]></Node>
<StgValue><ssdm name="bitcast_ln27_8"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:706 %llike_load_10 = load i12 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:707 %zext_ln26_18 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:708 %lshr_ln26_18 = lshr i128 %llike_load_10, i128 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="lshr_ln26_18"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:709 %trunc_ln26_18 = trunc i128 %lshr_ln26_18

]]></Node>
<StgValue><ssdm name="trunc_ln26_18"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:710 %bitcast_ln26_18 = bitcast i64 %trunc_ln26_18

]]></Node>
<StgValue><ssdm name="bitcast_ln26_18"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:711 %llike_1_load_10 = load i12 %llike_1_addr_10

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:712 %zext_ln26_19 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:713 %lshr_ln26_19 = lshr i128 %llike_1_load_10, i128 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="lshr_ln26_19"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:714 %trunc_ln26_19 = trunc i128 %lshr_ln26_19

]]></Node>
<StgValue><ssdm name="trunc_ln26_19"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:715 %bitcast_ln26_19 = bitcast i64 %trunc_ln26_19

]]></Node>
<StgValue><ssdm name="bitcast_ln26_19"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:716 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_18, i64 %bitcast_ln26_19, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:745 %llike_load_11 = load i12 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:750 %llike_1_load_11 = load i12 %llike_1_addr_11

]]></Node>
<StgValue><ssdm name="llike_1_load_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:57 %tmp_937 = or i12 %tmp_2, i12 12

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:58 %tmp_937_cast = zext i12 %tmp_937

]]></Node>
<StgValue><ssdm name="tmp_937_cast"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:59 %llike_addr_12 = getelementptr i128 %llike, i64 0, i64 %tmp_937_cast

]]></Node>
<StgValue><ssdm name="llike_addr_12"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:225 %llike_1_addr_12 = getelementptr i128 %llike_1, i64 0, i64 %tmp_937_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_12"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:375 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="703" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="704" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:568 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="706" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="707" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="708" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:722 %bitcast_ln27_9 = bitcast i64 %trunc_ln27_9

]]></Node>
<StgValue><ssdm name="bitcast_ln27_9"/></StgValue>
</operation>

<operation id="710" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="711" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:745 %llike_load_11 = load i12 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="712" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:746 %zext_ln26_20 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="713" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:747 %lshr_ln26_20 = lshr i128 %llike_load_11, i128 %zext_ln26_20

]]></Node>
<StgValue><ssdm name="lshr_ln26_20"/></StgValue>
</operation>

<operation id="714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:748 %trunc_ln26_20 = trunc i128 %lshr_ln26_20

]]></Node>
<StgValue><ssdm name="trunc_ln26_20"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:749 %bitcast_ln26_20 = bitcast i64 %trunc_ln26_20

]]></Node>
<StgValue><ssdm name="bitcast_ln26_20"/></StgValue>
</operation>

<operation id="716" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:750 %llike_1_load_11 = load i12 %llike_1_addr_11

]]></Node>
<StgValue><ssdm name="llike_1_load_11"/></StgValue>
</operation>

<operation id="717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:751 %zext_ln26_21 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="718" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:752 %lshr_ln26_21 = lshr i128 %llike_1_load_11, i128 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="lshr_ln26_21"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:753 %trunc_ln26_21 = trunc i128 %lshr_ln26_21

]]></Node>
<StgValue><ssdm name="trunc_ln26_21"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:754 %bitcast_ln26_21 = bitcast i64 %trunc_ln26_21

]]></Node>
<StgValue><ssdm name="bitcast_ln26_21"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:755 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_20, i64 %bitcast_ln26_21, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:784 %llike_load_12 = load i12 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:789 %llike_1_load_12 = load i12 %llike_1_addr_12

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="724" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:60 %tmp_938 = or i12 %tmp_2, i12 13

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:61 %tmp_938_cast = zext i12 %tmp_938

]]></Node>
<StgValue><ssdm name="tmp_938_cast"/></StgValue>
</operation>

<operation id="726" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:62 %llike_addr_13 = getelementptr i128 %llike, i64 0, i64 %tmp_938_cast

]]></Node>
<StgValue><ssdm name="llike_addr_13"/></StgValue>
</operation>

<operation id="727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:226 %llike_1_addr_13 = getelementptr i128 %llike_1, i64 0, i64 %tmp_938_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_13"/></StgValue>
</operation>

<operation id="728" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:390 %tmp_14 = fcmp_olt  i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="729" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="730" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:414 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="731" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:607 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="740" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:761 %bitcast_ln27_10 = bitcast i64 %trunc_ln27_10

]]></Node>
<StgValue><ssdm name="bitcast_ln27_10"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:784 %llike_load_12 = load i12 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:785 %zext_ln26_22 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:786 %lshr_ln26_22 = lshr i128 %llike_load_12, i128 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="lshr_ln26_22"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:787 %trunc_ln26_22 = trunc i128 %lshr_ln26_22

]]></Node>
<StgValue><ssdm name="trunc_ln26_22"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:788 %bitcast_ln26_22 = bitcast i64 %trunc_ln26_22

]]></Node>
<StgValue><ssdm name="bitcast_ln26_22"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:789 %llike_1_load_12 = load i12 %llike_1_addr_12

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:790 %zext_ln26_23 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:791 %lshr_ln26_23 = lshr i128 %llike_1_load_12, i128 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="lshr_ln26_23"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:792 %trunc_ln26_23 = trunc i128 %lshr_ln26_23

]]></Node>
<StgValue><ssdm name="trunc_ln26_23"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:793 %bitcast_ln26_23 = bitcast i64 %trunc_ln26_23

]]></Node>
<StgValue><ssdm name="bitcast_ln26_23"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:794 %tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_22, i64 %bitcast_ln26_23, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:823 %llike_load_13 = load i12 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:828 %llike_1_load_13 = load i12 %llike_1_addr_13

]]></Node>
<StgValue><ssdm name="llike_1_load_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="755" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:63 %tmp_939 = or i12 %tmp_2, i12 14

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:64 %tmp_939_cast = zext i12 %tmp_939

]]></Node>
<StgValue><ssdm name="tmp_939_cast"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:65 %llike_addr_14 = getelementptr i128 %llike, i64 0, i64 %tmp_939_cast

]]></Node>
<StgValue><ssdm name="llike_addr_14"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:227 %llike_1_addr_14 = getelementptr i128 %llike_1, i64 0, i64 %tmp_939_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_14"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:377 %bitcast_ln29 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:378 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:379 %trunc_ln29 = trunc i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:380 %bitcast_ln29_1 = bitcast i64 %min_p

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:381 %tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:382 %trunc_ln29_1 = trunc i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:383 %icmp_ln29 = icmp_ne  i11 %tmp_12, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:384 %icmp_ln29_1 = icmp_eq  i52 %trunc_ln29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:385 %or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:386 %icmp_ln29_2 = icmp_ne  i11 %tmp_13, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:387 %icmp_ln29_3 = icmp_eq  i52 %trunc_ln29_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:388 %or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:389 %and_ln29 = and i1 %or_ln29, i1 %or_ln29_1

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:390 %tmp_14 = fcmp_olt  i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:391 %and_ln29_1 = and i1 %and_ln29, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:392 %min_p_2 = select i1 %and_ln29_1, i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:429 %tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:453 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:646 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="785" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:800 %bitcast_ln27_11 = bitcast i64 %trunc_ln27_11

]]></Node>
<StgValue><ssdm name="bitcast_ln27_11"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:823 %llike_load_13 = load i12 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:824 %zext_ln26_24 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:825 %lshr_ln26_24 = lshr i128 %llike_load_13, i128 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="lshr_ln26_24"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:826 %trunc_ln26_24 = trunc i128 %lshr_ln26_24

]]></Node>
<StgValue><ssdm name="trunc_ln26_24"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:827 %bitcast_ln26_24 = bitcast i64 %trunc_ln26_24

]]></Node>
<StgValue><ssdm name="bitcast_ln26_24"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:828 %llike_1_load_13 = load i12 %llike_1_addr_13

]]></Node>
<StgValue><ssdm name="llike_1_load_13"/></StgValue>
</operation>

<operation id="795" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:829 %zext_ln26_25 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:830 %lshr_ln26_25 = lshr i128 %llike_1_load_13, i128 %zext_ln26_25

]]></Node>
<StgValue><ssdm name="lshr_ln26_25"/></StgValue>
</operation>

<operation id="797" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:831 %trunc_ln26_25 = trunc i128 %lshr_ln26_25

]]></Node>
<StgValue><ssdm name="trunc_ln26_25"/></StgValue>
</operation>

<operation id="798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:832 %bitcast_ln26_25 = bitcast i64 %trunc_ln26_25

]]></Node>
<StgValue><ssdm name="bitcast_ln26_25"/></StgValue>
</operation>

<operation id="799" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:833 %tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_24, i64 %bitcast_ln26_25, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="800" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:862 %llike_load_14 = load i12 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="801" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:867 %llike_1_load_14 = load i12 %llike_1_addr_14

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:66 %tmp_940 = or i12 %tmp_2, i12 15

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:67 %tmp_940_cast = zext i12 %tmp_940

]]></Node>
<StgValue><ssdm name="tmp_940_cast"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:68 %llike_addr_15 = getelementptr i128 %llike, i64 0, i64 %tmp_940_cast

]]></Node>
<StgValue><ssdm name="llike_addr_15"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:228 %llike_1_addr_15 = getelementptr i128 %llike_1, i64 0, i64 %tmp_940_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_15"/></StgValue>
</operation>

<operation id="806" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:416 %bitcast_ln29_2 = bitcast i64 %p_1

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:417 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="808" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:418 %trunc_ln29_2 = trunc i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="809" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:419 %bitcast_ln29_3 = bitcast i64 %min_p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="810" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:420 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="811" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:421 %trunc_ln29_3 = trunc i64 %bitcast_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="812" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:422 %icmp_ln29_4 = icmp_ne  i11 %tmp_16, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="813" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:423 %icmp_ln29_5 = icmp_eq  i52 %trunc_ln29_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="814" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:424 %or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="815" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:425 %icmp_ln29_6 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="816" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:426 %icmp_ln29_7 = icmp_eq  i52 %trunc_ln29_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="817" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:427 %or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="818" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:428 %and_ln29_2 = and i1 %or_ln29_2, i1 %or_ln29_3

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="819" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:429 %tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="820" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:430 %and_ln29_3 = and i1 %and_ln29_2, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="821" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:431 %min_p_4 = select i1 %and_ln29_3, i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="min_p_4"/></StgValue>
</operation>

<operation id="822" st_id="37" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:468 %tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="823" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="824" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:492 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="825" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="826" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="829" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:685 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="831" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="832" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="833" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:839 %bitcast_ln27_12 = bitcast i64 %trunc_ln27_12

]]></Node>
<StgValue><ssdm name="bitcast_ln27_12"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:862 %llike_load_14 = load i12 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:863 %zext_ln26_26 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:864 %lshr_ln26_26 = lshr i128 %llike_load_14, i128 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="lshr_ln26_26"/></StgValue>
</operation>

<operation id="839" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:865 %trunc_ln26_26 = trunc i128 %lshr_ln26_26

]]></Node>
<StgValue><ssdm name="trunc_ln26_26"/></StgValue>
</operation>

<operation id="840" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:866 %bitcast_ln26_26 = bitcast i64 %trunc_ln26_26

]]></Node>
<StgValue><ssdm name="bitcast_ln26_26"/></StgValue>
</operation>

<operation id="841" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:867 %llike_1_load_14 = load i12 %llike_1_addr_14

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="842" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:868 %zext_ln26_27 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="843" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:869 %lshr_ln26_27 = lshr i128 %llike_1_load_14, i128 %zext_ln26_27

]]></Node>
<StgValue><ssdm name="lshr_ln26_27"/></StgValue>
</operation>

<operation id="844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:870 %trunc_ln26_27 = trunc i128 %lshr_ln26_27

]]></Node>
<StgValue><ssdm name="trunc_ln26_27"/></StgValue>
</operation>

<operation id="845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:871 %bitcast_ln26_27 = bitcast i64 %trunc_ln26_27

]]></Node>
<StgValue><ssdm name="bitcast_ln26_27"/></StgValue>
</operation>

<operation id="846" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:872 %tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_26, i64 %bitcast_ln26_27, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="847" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:901 %llike_load_15 = load i12 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="848" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:906 %llike_1_load_15 = load i12 %llike_1_addr_15

]]></Node>
<StgValue><ssdm name="llike_1_load_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="849" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:69 %tmp_941 = or i12 %tmp_2, i12 16

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="850" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:70 %tmp_941_cast = zext i12 %tmp_941

]]></Node>
<StgValue><ssdm name="tmp_941_cast"/></StgValue>
</operation>

<operation id="851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:71 %llike_addr_16 = getelementptr i128 %llike, i64 0, i64 %tmp_941_cast

]]></Node>
<StgValue><ssdm name="llike_addr_16"/></StgValue>
</operation>

<operation id="852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:229 %llike_1_addr_16 = getelementptr i128 %llike_1, i64 0, i64 %tmp_941_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_16"/></StgValue>
</operation>

<operation id="853" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:455 %bitcast_ln29_4 = bitcast i64 %p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln29_4"/></StgValue>
</operation>

<operation id="854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:456 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="855" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:457 %trunc_ln29_4 = trunc i64 %bitcast_ln29_4

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="856" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:458 %bitcast_ln29_5 = bitcast i64 %min_p_4

]]></Node>
<StgValue><ssdm name="bitcast_ln29_5"/></StgValue>
</operation>

<operation id="857" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:459 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="858" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:460 %trunc_ln29_5 = trunc i64 %bitcast_ln29_5

]]></Node>
<StgValue><ssdm name="trunc_ln29_5"/></StgValue>
</operation>

<operation id="859" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:461 %icmp_ln29_8 = icmp_ne  i11 %tmp_20, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="860" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:462 %icmp_ln29_9 = icmp_eq  i52 %trunc_ln29_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="861" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:463 %or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="862" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:464 %icmp_ln29_10 = icmp_ne  i11 %tmp_21, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="863" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:465 %icmp_ln29_11 = icmp_eq  i52 %trunc_ln29_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="864" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:466 %or_ln29_5 = or i1 %icmp_ln29_11, i1 %icmp_ln29_10

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="865" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:467 %and_ln29_4 = and i1 %or_ln29_4, i1 %or_ln29_5

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="866" st_id="38" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:468 %tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="867" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:469 %and_ln29_5 = and i1 %and_ln29_4, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="868" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:470 %min_p_6 = select i1 %and_ln29_5, i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="min_p_6"/></StgValue>
</operation>

<operation id="869" st_id="38" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:507 %tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="870" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="871" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:531 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="872" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="873" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="874" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="875" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="876" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="877" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:724 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="878" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="879" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="880" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="881" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:878 %bitcast_ln27_13 = bitcast i64 %trunc_ln27_13

]]></Node>
<StgValue><ssdm name="bitcast_ln27_13"/></StgValue>
</operation>

<operation id="882" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="883" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:901 %llike_load_15 = load i12 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="884" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:902 %zext_ln26_28 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="885" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:903 %lshr_ln26_28 = lshr i128 %llike_load_15, i128 %zext_ln26_28

]]></Node>
<StgValue><ssdm name="lshr_ln26_28"/></StgValue>
</operation>

<operation id="886" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:904 %trunc_ln26_28 = trunc i128 %lshr_ln26_28

]]></Node>
<StgValue><ssdm name="trunc_ln26_28"/></StgValue>
</operation>

<operation id="887" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:905 %bitcast_ln26_28 = bitcast i64 %trunc_ln26_28

]]></Node>
<StgValue><ssdm name="bitcast_ln26_28"/></StgValue>
</operation>

<operation id="888" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:906 %llike_1_load_15 = load i12 %llike_1_addr_15

]]></Node>
<StgValue><ssdm name="llike_1_load_15"/></StgValue>
</operation>

<operation id="889" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:907 %zext_ln26_29 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="890" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:908 %lshr_ln26_29 = lshr i128 %llike_1_load_15, i128 %zext_ln26_29

]]></Node>
<StgValue><ssdm name="lshr_ln26_29"/></StgValue>
</operation>

<operation id="891" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:909 %trunc_ln26_29 = trunc i128 %lshr_ln26_29

]]></Node>
<StgValue><ssdm name="trunc_ln26_29"/></StgValue>
</operation>

<operation id="892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:910 %bitcast_ln26_29 = bitcast i64 %trunc_ln26_29

]]></Node>
<StgValue><ssdm name="bitcast_ln26_29"/></StgValue>
</operation>

<operation id="893" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:911 %tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_28, i64 %bitcast_ln26_29, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:940 %llike_load_16 = load i12 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:945 %llike_1_load_16 = load i12 %llike_1_addr_16

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="896" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:72 %tmp_942 = or i12 %tmp_2, i12 17

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="897" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:73 %tmp_942_cast = zext i12 %tmp_942

]]></Node>
<StgValue><ssdm name="tmp_942_cast"/></StgValue>
</operation>

<operation id="898" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:74 %llike_addr_17 = getelementptr i128 %llike, i64 0, i64 %tmp_942_cast

]]></Node>
<StgValue><ssdm name="llike_addr_17"/></StgValue>
</operation>

<operation id="899" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:230 %llike_1_addr_17 = getelementptr i128 %llike_1, i64 0, i64 %tmp_942_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_17"/></StgValue>
</operation>

<operation id="900" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:494 %bitcast_ln29_6 = bitcast i64 %p_3

]]></Node>
<StgValue><ssdm name="bitcast_ln29_6"/></StgValue>
</operation>

<operation id="901" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:495 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="902" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:496 %trunc_ln29_6 = trunc i64 %bitcast_ln29_6

]]></Node>
<StgValue><ssdm name="trunc_ln29_6"/></StgValue>
</operation>

<operation id="903" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:497 %bitcast_ln29_7 = bitcast i64 %min_p_6

]]></Node>
<StgValue><ssdm name="bitcast_ln29_7"/></StgValue>
</operation>

<operation id="904" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:498 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="905" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:499 %trunc_ln29_7 = trunc i64 %bitcast_ln29_7

]]></Node>
<StgValue><ssdm name="trunc_ln29_7"/></StgValue>
</operation>

<operation id="906" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:500 %icmp_ln29_12 = icmp_ne  i11 %tmp_24, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="907" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:501 %icmp_ln29_13 = icmp_eq  i52 %trunc_ln29_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="908" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:502 %or_ln29_6 = or i1 %icmp_ln29_13, i1 %icmp_ln29_12

]]></Node>
<StgValue><ssdm name="or_ln29_6"/></StgValue>
</operation>

<operation id="909" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:503 %icmp_ln29_14 = icmp_ne  i11 %tmp_25, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="910" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:504 %icmp_ln29_15 = icmp_eq  i52 %trunc_ln29_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:505 %or_ln29_7 = or i1 %icmp_ln29_15, i1 %icmp_ln29_14

]]></Node>
<StgValue><ssdm name="or_ln29_7"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:506 %and_ln29_6 = and i1 %or_ln29_6, i1 %or_ln29_7

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:507 %tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:508 %and_ln29_7 = and i1 %and_ln29_6, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln29_7"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:509 %min_p_8 = select i1 %and_ln29_7, i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:546 %tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:570 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:763 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_s, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="925" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="926" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="927" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="928" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:917 %bitcast_ln27_14 = bitcast i64 %trunc_ln27_14

]]></Node>
<StgValue><ssdm name="bitcast_ln27_14"/></StgValue>
</operation>

<operation id="929" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="930" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:940 %llike_load_16 = load i12 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="931" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:941 %zext_ln26_30 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="932" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:942 %lshr_ln26_30 = lshr i128 %llike_load_16, i128 %zext_ln26_30

]]></Node>
<StgValue><ssdm name="lshr_ln26_30"/></StgValue>
</operation>

<operation id="933" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:943 %trunc_ln26_30 = trunc i128 %lshr_ln26_30

]]></Node>
<StgValue><ssdm name="trunc_ln26_30"/></StgValue>
</operation>

<operation id="934" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:944 %bitcast_ln26_30 = bitcast i64 %trunc_ln26_30

]]></Node>
<StgValue><ssdm name="bitcast_ln26_30"/></StgValue>
</operation>

<operation id="935" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:945 %llike_1_load_16 = load i12 %llike_1_addr_16

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:946 %zext_ln26_31 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_31"/></StgValue>
</operation>

<operation id="937" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:947 %lshr_ln26_31 = lshr i128 %llike_1_load_16, i128 %zext_ln26_31

]]></Node>
<StgValue><ssdm name="lshr_ln26_31"/></StgValue>
</operation>

<operation id="938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:948 %trunc_ln26_31 = trunc i128 %lshr_ln26_31

]]></Node>
<StgValue><ssdm name="trunc_ln26_31"/></StgValue>
</operation>

<operation id="939" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:949 %bitcast_ln26_31 = bitcast i64 %trunc_ln26_31

]]></Node>
<StgValue><ssdm name="bitcast_ln26_31"/></StgValue>
</operation>

<operation id="940" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:950 %tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_30, i64 %bitcast_ln26_31, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="941" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:975 %llike_load_17 = load i12 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="942" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:980 %llike_1_load_17 = load i12 %llike_1_addr_17

]]></Node>
<StgValue><ssdm name="llike_1_load_17"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="943" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:75 %tmp_943 = or i12 %tmp_2, i12 18

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:76 %tmp_943_cast = zext i12 %tmp_943

]]></Node>
<StgValue><ssdm name="tmp_943_cast"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:77 %llike_addr_18 = getelementptr i128 %llike, i64 0, i64 %tmp_943_cast

]]></Node>
<StgValue><ssdm name="llike_addr_18"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:231 %llike_1_addr_18 = getelementptr i128 %llike_1, i64 0, i64 %tmp_943_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_18"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:533 %bitcast_ln29_8 = bitcast i64 %p_4

]]></Node>
<StgValue><ssdm name="bitcast_ln29_8"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:534 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="949" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:535 %trunc_ln29_8 = trunc i64 %bitcast_ln29_8

]]></Node>
<StgValue><ssdm name="trunc_ln29_8"/></StgValue>
</operation>

<operation id="950" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:536 %bitcast_ln29_9 = bitcast i64 %min_p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln29_9"/></StgValue>
</operation>

<operation id="951" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:537 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="952" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:538 %trunc_ln29_9 = trunc i64 %bitcast_ln29_9

]]></Node>
<StgValue><ssdm name="trunc_ln29_9"/></StgValue>
</operation>

<operation id="953" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:539 %icmp_ln29_16 = icmp_ne  i11 %tmp_28, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="954" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:540 %icmp_ln29_17 = icmp_eq  i52 %trunc_ln29_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="955" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:541 %or_ln29_8 = or i1 %icmp_ln29_17, i1 %icmp_ln29_16

]]></Node>
<StgValue><ssdm name="or_ln29_8"/></StgValue>
</operation>

<operation id="956" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:542 %icmp_ln29_18 = icmp_ne  i11 %tmp_29, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="957" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:543 %icmp_ln29_19 = icmp_eq  i52 %trunc_ln29_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="958" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:544 %or_ln29_9 = or i1 %icmp_ln29_19, i1 %icmp_ln29_18

]]></Node>
<StgValue><ssdm name="or_ln29_9"/></StgValue>
</operation>

<operation id="959" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:545 %and_ln29_8 = and i1 %or_ln29_8, i1 %or_ln29_9

]]></Node>
<StgValue><ssdm name="and_ln29_8"/></StgValue>
</operation>

<operation id="960" st_id="40" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:546 %tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="961" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:547 %and_ln29_9 = and i1 %and_ln29_8, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln29_9"/></StgValue>
</operation>

<operation id="962" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:548 %min_p_10 = select i1 %and_ln29_9, i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="min_p_10"/></StgValue>
</operation>

<operation id="963" st_id="40" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:585 %tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="964" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="965" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:609 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="966" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="967" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="968" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="969" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="970" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="971" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:802 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="972" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="973" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="974" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:952 %bitcast_ln27_15 = bitcast i64 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln27_15"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:975 %llike_load_17 = load i12 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:976 %zext_ln26_32 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_32"/></StgValue>
</operation>

<operation id="979" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:977 %lshr_ln26_32 = lshr i128 %llike_load_17, i128 %zext_ln26_32

]]></Node>
<StgValue><ssdm name="lshr_ln26_32"/></StgValue>
</operation>

<operation id="980" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:978 %trunc_ln26_32 = trunc i128 %lshr_ln26_32

]]></Node>
<StgValue><ssdm name="trunc_ln26_32"/></StgValue>
</operation>

<operation id="981" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:979 %bitcast_ln26_32 = bitcast i64 %trunc_ln26_32

]]></Node>
<StgValue><ssdm name="bitcast_ln26_32"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:980 %llike_1_load_17 = load i12 %llike_1_addr_17

]]></Node>
<StgValue><ssdm name="llike_1_load_17"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:981 %zext_ln26_33 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_33"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:982 %lshr_ln26_33 = lshr i128 %llike_1_load_17, i128 %zext_ln26_33

]]></Node>
<StgValue><ssdm name="lshr_ln26_33"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:983 %trunc_ln26_33 = trunc i128 %lshr_ln26_33

]]></Node>
<StgValue><ssdm name="trunc_ln26_33"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:984 %bitcast_ln26_33 = bitcast i64 %trunc_ln26_33

]]></Node>
<StgValue><ssdm name="bitcast_ln26_33"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:985 %tmp_76 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_32, i64 %bitcast_ln26_33, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1010 %llike_load_18 = load i12 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1015 %llike_1_load_18 = load i12 %llike_1_addr_18

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="990" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:78 %tmp_944 = or i12 %tmp_2, i12 19

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="991" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:79 %tmp_944_cast = zext i12 %tmp_944

]]></Node>
<StgValue><ssdm name="tmp_944_cast"/></StgValue>
</operation>

<operation id="992" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:80 %llike_addr_19 = getelementptr i128 %llike, i64 0, i64 %tmp_944_cast

]]></Node>
<StgValue><ssdm name="llike_addr_19"/></StgValue>
</operation>

<operation id="993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:232 %llike_1_addr_19 = getelementptr i128 %llike_1, i64 0, i64 %tmp_944_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_19"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:572 %bitcast_ln29_10 = bitcast i64 %p_5

]]></Node>
<StgValue><ssdm name="bitcast_ln29_10"/></StgValue>
</operation>

<operation id="995" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:573 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:574 %trunc_ln29_10 = trunc i64 %bitcast_ln29_10

]]></Node>
<StgValue><ssdm name="trunc_ln29_10"/></StgValue>
</operation>

<operation id="997" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:575 %bitcast_ln29_11 = bitcast i64 %min_p_10

]]></Node>
<StgValue><ssdm name="bitcast_ln29_11"/></StgValue>
</operation>

<operation id="998" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:576 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="999" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:577 %trunc_ln29_11 = trunc i64 %bitcast_ln29_11

]]></Node>
<StgValue><ssdm name="trunc_ln29_11"/></StgValue>
</operation>

<operation id="1000" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:578 %icmp_ln29_20 = icmp_ne  i11 %tmp_32, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="1001" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:579 %icmp_ln29_21 = icmp_eq  i52 %trunc_ln29_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="1002" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:580 %or_ln29_10 = or i1 %icmp_ln29_21, i1 %icmp_ln29_20

]]></Node>
<StgValue><ssdm name="or_ln29_10"/></StgValue>
</operation>

<operation id="1003" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:581 %icmp_ln29_22 = icmp_ne  i11 %tmp_33, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="1004" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:582 %icmp_ln29_23 = icmp_eq  i52 %trunc_ln29_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_23"/></StgValue>
</operation>

<operation id="1005" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:583 %or_ln29_11 = or i1 %icmp_ln29_23, i1 %icmp_ln29_22

]]></Node>
<StgValue><ssdm name="or_ln29_11"/></StgValue>
</operation>

<operation id="1006" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:584 %and_ln29_10 = and i1 %or_ln29_10, i1 %or_ln29_11

]]></Node>
<StgValue><ssdm name="and_ln29_10"/></StgValue>
</operation>

<operation id="1007" st_id="41" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:585 %tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:586 %and_ln29_11 = and i1 %and_ln29_10, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln29_11"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:587 %min_p_12 = select i1 %and_ln29_11, i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="min_p_12"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:624 %tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:648 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:841 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:987 %bitcast_ln27_16 = bitcast i64 %tmp_77

]]></Node>
<StgValue><ssdm name="bitcast_ln27_16"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1010 %llike_load_18 = load i12 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1011 %zext_ln26_34 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_34"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1012 %lshr_ln26_34 = lshr i128 %llike_load_18, i128 %zext_ln26_34

]]></Node>
<StgValue><ssdm name="lshr_ln26_34"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1013 %trunc_ln26_34 = trunc i128 %lshr_ln26_34

]]></Node>
<StgValue><ssdm name="trunc_ln26_34"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1014 %bitcast_ln26_34 = bitcast i64 %trunc_ln26_34

]]></Node>
<StgValue><ssdm name="bitcast_ln26_34"/></StgValue>
</operation>

<operation id="1029" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1015 %llike_1_load_18 = load i12 %llike_1_addr_18

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="1030" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1016 %zext_ln26_35 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_35"/></StgValue>
</operation>

<operation id="1031" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1017 %lshr_ln26_35 = lshr i128 %llike_1_load_18, i128 %zext_ln26_35

]]></Node>
<StgValue><ssdm name="lshr_ln26_35"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1018 %trunc_ln26_35 = trunc i128 %lshr_ln26_35

]]></Node>
<StgValue><ssdm name="trunc_ln26_35"/></StgValue>
</operation>

<operation id="1033" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1019 %bitcast_ln26_35 = bitcast i64 %trunc_ln26_35

]]></Node>
<StgValue><ssdm name="bitcast_ln26_35"/></StgValue>
</operation>

<operation id="1034" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1020 %tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_34, i64 %bitcast_ln26_35, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1035" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1045 %llike_load_19 = load i12 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="1036" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1050 %llike_1_load_19 = load i12 %llike_1_addr_19

]]></Node>
<StgValue><ssdm name="llike_1_load_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1037" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:81 %tmp_945 = or i12 %tmp_2, i12 20

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:82 %tmp_945_cast = zext i12 %tmp_945

]]></Node>
<StgValue><ssdm name="tmp_945_cast"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:83 %llike_addr_20 = getelementptr i128 %llike, i64 0, i64 %tmp_945_cast

]]></Node>
<StgValue><ssdm name="llike_addr_20"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:233 %llike_1_addr_20 = getelementptr i128 %llike_1, i64 0, i64 %tmp_945_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_20"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:611 %bitcast_ln29_12 = bitcast i64 %p_6

]]></Node>
<StgValue><ssdm name="bitcast_ln29_12"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:612 %tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:613 %trunc_ln29_12 = trunc i64 %bitcast_ln29_12

]]></Node>
<StgValue><ssdm name="trunc_ln29_12"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:614 %bitcast_ln29_13 = bitcast i64 %min_p_12

]]></Node>
<StgValue><ssdm name="bitcast_ln29_13"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:615 %tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:616 %trunc_ln29_13 = trunc i64 %bitcast_ln29_13

]]></Node>
<StgValue><ssdm name="trunc_ln29_13"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:617 %icmp_ln29_24 = icmp_ne  i11 %tmp_36, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_24"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:618 %icmp_ln29_25 = icmp_eq  i52 %trunc_ln29_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:619 %or_ln29_12 = or i1 %icmp_ln29_25, i1 %icmp_ln29_24

]]></Node>
<StgValue><ssdm name="or_ln29_12"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:620 %icmp_ln29_26 = icmp_ne  i11 %tmp_37, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:621 %icmp_ln29_27 = icmp_eq  i52 %trunc_ln29_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:622 %or_ln29_13 = or i1 %icmp_ln29_27, i1 %icmp_ln29_26

]]></Node>
<StgValue><ssdm name="or_ln29_13"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:623 %and_ln29_12 = and i1 %or_ln29_12, i1 %or_ln29_13

]]></Node>
<StgValue><ssdm name="and_ln29_12"/></StgValue>
</operation>

<operation id="1054" st_id="42" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:624 %tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:625 %and_ln29_13 = and i1 %and_ln29_12, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:626 %min_p_14 = select i1 %and_ln29_13, i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="min_p_14"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:663 %tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1058" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1059" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:687 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1060" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1061" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1062" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1063" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1064" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="1065" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:880 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1066" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1067" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1068" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1069" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1022 %bitcast_ln27_17 = bitcast i64 %tmp_82

]]></Node>
<StgValue><ssdm name="bitcast_ln27_17"/></StgValue>
</operation>

<operation id="1070" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1071" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1045 %llike_load_19 = load i12 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="1072" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1046 %zext_ln26_36 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_36"/></StgValue>
</operation>

<operation id="1073" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1047 %lshr_ln26_36 = lshr i128 %llike_load_19, i128 %zext_ln26_36

]]></Node>
<StgValue><ssdm name="lshr_ln26_36"/></StgValue>
</operation>

<operation id="1074" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1048 %trunc_ln26_36 = trunc i128 %lshr_ln26_36

]]></Node>
<StgValue><ssdm name="trunc_ln26_36"/></StgValue>
</operation>

<operation id="1075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1049 %bitcast_ln26_36 = bitcast i64 %trunc_ln26_36

]]></Node>
<StgValue><ssdm name="bitcast_ln26_36"/></StgValue>
</operation>

<operation id="1076" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1050 %llike_1_load_19 = load i12 %llike_1_addr_19

]]></Node>
<StgValue><ssdm name="llike_1_load_19"/></StgValue>
</operation>

<operation id="1077" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1051 %zext_ln26_37 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_37"/></StgValue>
</operation>

<operation id="1078" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1052 %lshr_ln26_37 = lshr i128 %llike_1_load_19, i128 %zext_ln26_37

]]></Node>
<StgValue><ssdm name="lshr_ln26_37"/></StgValue>
</operation>

<operation id="1079" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1053 %trunc_ln26_37 = trunc i128 %lshr_ln26_37

]]></Node>
<StgValue><ssdm name="trunc_ln26_37"/></StgValue>
</operation>

<operation id="1080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1054 %bitcast_ln26_37 = bitcast i64 %trunc_ln26_37

]]></Node>
<StgValue><ssdm name="bitcast_ln26_37"/></StgValue>
</operation>

<operation id="1081" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1055 %tmp_86 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_36, i64 %bitcast_ln26_37, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1082" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1080 %llike_load_20 = load i12 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="1083" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1085 %llike_1_load_20 = load i12 %llike_1_addr_20

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1084" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:84 %tmp_946 = or i12 %tmp_2, i12 21

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="1085" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:85 %tmp_946_cast = zext i12 %tmp_946

]]></Node>
<StgValue><ssdm name="tmp_946_cast"/></StgValue>
</operation>

<operation id="1086" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:86 %llike_addr_21 = getelementptr i128 %llike, i64 0, i64 %tmp_946_cast

]]></Node>
<StgValue><ssdm name="llike_addr_21"/></StgValue>
</operation>

<operation id="1087" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:234 %llike_1_addr_21 = getelementptr i128 %llike_1, i64 0, i64 %tmp_946_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_21"/></StgValue>
</operation>

<operation id="1088" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:650 %bitcast_ln29_14 = bitcast i64 %p_7

]]></Node>
<StgValue><ssdm name="bitcast_ln29_14"/></StgValue>
</operation>

<operation id="1089" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:651 %tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1090" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:652 %trunc_ln29_14 = trunc i64 %bitcast_ln29_14

]]></Node>
<StgValue><ssdm name="trunc_ln29_14"/></StgValue>
</operation>

<operation id="1091" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:653 %bitcast_ln29_15 = bitcast i64 %min_p_14

]]></Node>
<StgValue><ssdm name="bitcast_ln29_15"/></StgValue>
</operation>

<operation id="1092" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:654 %tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1093" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:655 %trunc_ln29_15 = trunc i64 %bitcast_ln29_15

]]></Node>
<StgValue><ssdm name="trunc_ln29_15"/></StgValue>
</operation>

<operation id="1094" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:656 %icmp_ln29_28 = icmp_ne  i11 %tmp_40, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_28"/></StgValue>
</operation>

<operation id="1095" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:657 %icmp_ln29_29 = icmp_eq  i52 %trunc_ln29_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_29"/></StgValue>
</operation>

<operation id="1096" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:658 %or_ln29_14 = or i1 %icmp_ln29_29, i1 %icmp_ln29_28

]]></Node>
<StgValue><ssdm name="or_ln29_14"/></StgValue>
</operation>

<operation id="1097" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:659 %icmp_ln29_30 = icmp_ne  i11 %tmp_41, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_30"/></StgValue>
</operation>

<operation id="1098" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:660 %icmp_ln29_31 = icmp_eq  i52 %trunc_ln29_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_31"/></StgValue>
</operation>

<operation id="1099" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:661 %or_ln29_15 = or i1 %icmp_ln29_31, i1 %icmp_ln29_30

]]></Node>
<StgValue><ssdm name="or_ln29_15"/></StgValue>
</operation>

<operation id="1100" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:662 %and_ln29_14 = and i1 %or_ln29_14, i1 %or_ln29_15

]]></Node>
<StgValue><ssdm name="and_ln29_14"/></StgValue>
</operation>

<operation id="1101" st_id="43" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:663 %tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1102" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:664 %and_ln29_15 = and i1 %and_ln29_14, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln29_15"/></StgValue>
</operation>

<operation id="1103" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:665 %min_p_16 = select i1 %and_ln29_15, i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="min_p_16"/></StgValue>
</operation>

<operation id="1104" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:702 %tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1105" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1106" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:726 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1107" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1108" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1109" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1110" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1111" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1112" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:919 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1113" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1114" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1115" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1116" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1057 %bitcast_ln27_18 = bitcast i64 %tmp_87

]]></Node>
<StgValue><ssdm name="bitcast_ln27_18"/></StgValue>
</operation>

<operation id="1117" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1118" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1080 %llike_load_20 = load i12 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="1119" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1081 %zext_ln26_38 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_38"/></StgValue>
</operation>

<operation id="1120" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1082 %lshr_ln26_38 = lshr i128 %llike_load_20, i128 %zext_ln26_38

]]></Node>
<StgValue><ssdm name="lshr_ln26_38"/></StgValue>
</operation>

<operation id="1121" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1083 %trunc_ln26_38 = trunc i128 %lshr_ln26_38

]]></Node>
<StgValue><ssdm name="trunc_ln26_38"/></StgValue>
</operation>

<operation id="1122" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1084 %bitcast_ln26_38 = bitcast i64 %trunc_ln26_38

]]></Node>
<StgValue><ssdm name="bitcast_ln26_38"/></StgValue>
</operation>

<operation id="1123" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1085 %llike_1_load_20 = load i12 %llike_1_addr_20

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="1124" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1086 %zext_ln26_39 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_39"/></StgValue>
</operation>

<operation id="1125" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1087 %lshr_ln26_39 = lshr i128 %llike_1_load_20, i128 %zext_ln26_39

]]></Node>
<StgValue><ssdm name="lshr_ln26_39"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1088 %trunc_ln26_39 = trunc i128 %lshr_ln26_39

]]></Node>
<StgValue><ssdm name="trunc_ln26_39"/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1089 %bitcast_ln26_39 = bitcast i64 %trunc_ln26_39

]]></Node>
<StgValue><ssdm name="bitcast_ln26_39"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1090 %tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_38, i64 %bitcast_ln26_39, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1115 %llike_load_21 = load i12 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1120 %llike_1_load_21 = load i12 %llike_1_addr_21

]]></Node>
<StgValue><ssdm name="llike_1_load_21"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1131" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:87 %tmp_947 = or i12 %tmp_2, i12 22

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="1132" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:88 %tmp_947_cast = zext i12 %tmp_947

]]></Node>
<StgValue><ssdm name="tmp_947_cast"/></StgValue>
</operation>

<operation id="1133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:89 %llike_addr_22 = getelementptr i128 %llike, i64 0, i64 %tmp_947_cast

]]></Node>
<StgValue><ssdm name="llike_addr_22"/></StgValue>
</operation>

<operation id="1134" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:235 %llike_1_addr_22 = getelementptr i128 %llike_1, i64 0, i64 %tmp_947_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_22"/></StgValue>
</operation>

<operation id="1135" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:689 %bitcast_ln29_16 = bitcast i64 %p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln29_16"/></StgValue>
</operation>

<operation id="1136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:690 %tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1137" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:691 %trunc_ln29_16 = trunc i64 %bitcast_ln29_16

]]></Node>
<StgValue><ssdm name="trunc_ln29_16"/></StgValue>
</operation>

<operation id="1138" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:692 %bitcast_ln29_17 = bitcast i64 %min_p_16

]]></Node>
<StgValue><ssdm name="bitcast_ln29_17"/></StgValue>
</operation>

<operation id="1139" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:693 %tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1140" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:694 %trunc_ln29_17 = trunc i64 %bitcast_ln29_17

]]></Node>
<StgValue><ssdm name="trunc_ln29_17"/></StgValue>
</operation>

<operation id="1141" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:695 %icmp_ln29_32 = icmp_ne  i11 %tmp_44, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_32"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:696 %icmp_ln29_33 = icmp_eq  i52 %trunc_ln29_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_33"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:697 %or_ln29_16 = or i1 %icmp_ln29_33, i1 %icmp_ln29_32

]]></Node>
<StgValue><ssdm name="or_ln29_16"/></StgValue>
</operation>

<operation id="1144" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:698 %icmp_ln29_34 = icmp_ne  i11 %tmp_45, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_34"/></StgValue>
</operation>

<operation id="1145" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:699 %icmp_ln29_35 = icmp_eq  i52 %trunc_ln29_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_35"/></StgValue>
</operation>

<operation id="1146" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:700 %or_ln29_17 = or i1 %icmp_ln29_35, i1 %icmp_ln29_34

]]></Node>
<StgValue><ssdm name="or_ln29_17"/></StgValue>
</operation>

<operation id="1147" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:701 %and_ln29_16 = and i1 %or_ln29_16, i1 %or_ln29_17

]]></Node>
<StgValue><ssdm name="and_ln29_16"/></StgValue>
</operation>

<operation id="1148" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:702 %tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1149" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:703 %and_ln29_17 = and i1 %and_ln29_16, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln29_17"/></StgValue>
</operation>

<operation id="1150" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:704 %min_p_18 = select i1 %and_ln29_17, i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="min_p_18"/></StgValue>
</operation>

<operation id="1151" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:741 %tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1152" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1153" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:765 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1154" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1155" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1156" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1157" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1158" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1159" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:954 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1160" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1161" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1162" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1092 %bitcast_ln27_19 = bitcast i64 %tmp_92

]]></Node>
<StgValue><ssdm name="bitcast_ln27_19"/></StgValue>
</operation>

<operation id="1164" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1165" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1115 %llike_load_21 = load i12 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="1166" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1116 %zext_ln26_40 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_40"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1117 %lshr_ln26_40 = lshr i128 %llike_load_21, i128 %zext_ln26_40

]]></Node>
<StgValue><ssdm name="lshr_ln26_40"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1118 %trunc_ln26_40 = trunc i128 %lshr_ln26_40

]]></Node>
<StgValue><ssdm name="trunc_ln26_40"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1119 %bitcast_ln26_40 = bitcast i64 %trunc_ln26_40

]]></Node>
<StgValue><ssdm name="bitcast_ln26_40"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1120 %llike_1_load_21 = load i12 %llike_1_addr_21

]]></Node>
<StgValue><ssdm name="llike_1_load_21"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1121 %zext_ln26_41 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_41"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1122 %lshr_ln26_41 = lshr i128 %llike_1_load_21, i128 %zext_ln26_41

]]></Node>
<StgValue><ssdm name="lshr_ln26_41"/></StgValue>
</operation>

<operation id="1173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1123 %trunc_ln26_41 = trunc i128 %lshr_ln26_41

]]></Node>
<StgValue><ssdm name="trunc_ln26_41"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1124 %bitcast_ln26_41 = bitcast i64 %trunc_ln26_41

]]></Node>
<StgValue><ssdm name="bitcast_ln26_41"/></StgValue>
</operation>

<operation id="1175" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1125 %tmp_96 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_40, i64 %bitcast_ln26_41, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1176" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1150 %llike_load_22 = load i12 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="1177" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1155 %llike_1_load_22 = load i12 %llike_1_addr_22

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1178" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:90 %tmp_948 = or i12 %tmp_2, i12 23

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="1179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:91 %tmp_948_cast = zext i12 %tmp_948

]]></Node>
<StgValue><ssdm name="tmp_948_cast"/></StgValue>
</operation>

<operation id="1180" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:92 %llike_addr_23 = getelementptr i128 %llike, i64 0, i64 %tmp_948_cast

]]></Node>
<StgValue><ssdm name="llike_addr_23"/></StgValue>
</operation>

<operation id="1181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:236 %llike_1_addr_23 = getelementptr i128 %llike_1, i64 0, i64 %tmp_948_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_23"/></StgValue>
</operation>

<operation id="1182" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:728 %bitcast_ln29_18 = bitcast i64 %p_9

]]></Node>
<StgValue><ssdm name="bitcast_ln29_18"/></StgValue>
</operation>

<operation id="1183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:729 %tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1184" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:730 %trunc_ln29_18 = trunc i64 %bitcast_ln29_18

]]></Node>
<StgValue><ssdm name="trunc_ln29_18"/></StgValue>
</operation>

<operation id="1185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:731 %bitcast_ln29_19 = bitcast i64 %min_p_18

]]></Node>
<StgValue><ssdm name="bitcast_ln29_19"/></StgValue>
</operation>

<operation id="1186" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:732 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1187" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:733 %trunc_ln29_19 = trunc i64 %bitcast_ln29_19

]]></Node>
<StgValue><ssdm name="trunc_ln29_19"/></StgValue>
</operation>

<operation id="1188" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:734 %icmp_ln29_36 = icmp_ne  i11 %tmp_48, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_36"/></StgValue>
</operation>

<operation id="1189" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:735 %icmp_ln29_37 = icmp_eq  i52 %trunc_ln29_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_37"/></StgValue>
</operation>

<operation id="1190" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:736 %or_ln29_18 = or i1 %icmp_ln29_37, i1 %icmp_ln29_36

]]></Node>
<StgValue><ssdm name="or_ln29_18"/></StgValue>
</operation>

<operation id="1191" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:737 %icmp_ln29_38 = icmp_ne  i11 %tmp_49, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_38"/></StgValue>
</operation>

<operation id="1192" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:738 %icmp_ln29_39 = icmp_eq  i52 %trunc_ln29_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_39"/></StgValue>
</operation>

<operation id="1193" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:739 %or_ln29_19 = or i1 %icmp_ln29_39, i1 %icmp_ln29_38

]]></Node>
<StgValue><ssdm name="or_ln29_19"/></StgValue>
</operation>

<operation id="1194" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:740 %and_ln29_18 = and i1 %or_ln29_18, i1 %or_ln29_19

]]></Node>
<StgValue><ssdm name="and_ln29_18"/></StgValue>
</operation>

<operation id="1195" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:741 %tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1196" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:742 %and_ln29_19 = and i1 %and_ln29_18, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln29_19"/></StgValue>
</operation>

<operation id="1197" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:743 %min_p_20 = select i1 %and_ln29_19, i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="min_p_20"/></StgValue>
</operation>

<operation id="1198" st_id="45" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:780 %tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1199" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1200" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:804 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1201" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1202" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1203" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1204" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1205" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:989 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1127 %bitcast_ln27_20 = bitcast i64 %tmp_97

]]></Node>
<StgValue><ssdm name="bitcast_ln27_20"/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1150 %llike_load_22 = load i12 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="1213" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1151 %zext_ln26_42 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_42"/></StgValue>
</operation>

<operation id="1214" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1152 %lshr_ln26_42 = lshr i128 %llike_load_22, i128 %zext_ln26_42

]]></Node>
<StgValue><ssdm name="lshr_ln26_42"/></StgValue>
</operation>

<operation id="1215" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1153 %trunc_ln26_42 = trunc i128 %lshr_ln26_42

]]></Node>
<StgValue><ssdm name="trunc_ln26_42"/></StgValue>
</operation>

<operation id="1216" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1154 %bitcast_ln26_42 = bitcast i64 %trunc_ln26_42

]]></Node>
<StgValue><ssdm name="bitcast_ln26_42"/></StgValue>
</operation>

<operation id="1217" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1155 %llike_1_load_22 = load i12 %llike_1_addr_22

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="1218" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1156 %zext_ln26_43 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_43"/></StgValue>
</operation>

<operation id="1219" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1157 %lshr_ln26_43 = lshr i128 %llike_1_load_22, i128 %zext_ln26_43

]]></Node>
<StgValue><ssdm name="lshr_ln26_43"/></StgValue>
</operation>

<operation id="1220" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1158 %trunc_ln26_43 = trunc i128 %lshr_ln26_43

]]></Node>
<StgValue><ssdm name="trunc_ln26_43"/></StgValue>
</operation>

<operation id="1221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1159 %bitcast_ln26_43 = bitcast i64 %trunc_ln26_43

]]></Node>
<StgValue><ssdm name="bitcast_ln26_43"/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1160 %tmp_101 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_42, i64 %bitcast_ln26_43, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1185 %llike_load_23 = load i12 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1190 %llike_1_load_23 = load i12 %llike_1_addr_23

]]></Node>
<StgValue><ssdm name="llike_1_load_23"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:93 %tmp_949 = or i12 %tmp_2, i12 24

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="1226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:94 %tmp_949_cast = zext i12 %tmp_949

]]></Node>
<StgValue><ssdm name="tmp_949_cast"/></StgValue>
</operation>

<operation id="1227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:95 %llike_addr_24 = getelementptr i128 %llike, i64 0, i64 %tmp_949_cast

]]></Node>
<StgValue><ssdm name="llike_addr_24"/></StgValue>
</operation>

<operation id="1228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:237 %llike_1_addr_24 = getelementptr i128 %llike_1, i64 0, i64 %tmp_949_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_24"/></StgValue>
</operation>

<operation id="1229" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:767 %bitcast_ln29_20 = bitcast i64 %p_10

]]></Node>
<StgValue><ssdm name="bitcast_ln29_20"/></StgValue>
</operation>

<operation id="1230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:768 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1231" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:769 %trunc_ln29_20 = trunc i64 %bitcast_ln29_20

]]></Node>
<StgValue><ssdm name="trunc_ln29_20"/></StgValue>
</operation>

<operation id="1232" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:770 %bitcast_ln29_21 = bitcast i64 %min_p_20

]]></Node>
<StgValue><ssdm name="bitcast_ln29_21"/></StgValue>
</operation>

<operation id="1233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:771 %tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:772 %trunc_ln29_21 = trunc i64 %bitcast_ln29_21

]]></Node>
<StgValue><ssdm name="trunc_ln29_21"/></StgValue>
</operation>

<operation id="1235" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:773 %icmp_ln29_40 = icmp_ne  i11 %tmp_52, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_40"/></StgValue>
</operation>

<operation id="1236" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:774 %icmp_ln29_41 = icmp_eq  i52 %trunc_ln29_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_41"/></StgValue>
</operation>

<operation id="1237" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:775 %or_ln29_20 = or i1 %icmp_ln29_41, i1 %icmp_ln29_40

]]></Node>
<StgValue><ssdm name="or_ln29_20"/></StgValue>
</operation>

<operation id="1238" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:776 %icmp_ln29_42 = icmp_ne  i11 %tmp_53, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_42"/></StgValue>
</operation>

<operation id="1239" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:777 %icmp_ln29_43 = icmp_eq  i52 %trunc_ln29_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_43"/></StgValue>
</operation>

<operation id="1240" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:778 %or_ln29_21 = or i1 %icmp_ln29_43, i1 %icmp_ln29_42

]]></Node>
<StgValue><ssdm name="or_ln29_21"/></StgValue>
</operation>

<operation id="1241" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:779 %and_ln29_20 = and i1 %or_ln29_20, i1 %or_ln29_21

]]></Node>
<StgValue><ssdm name="and_ln29_20"/></StgValue>
</operation>

<operation id="1242" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:780 %tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1243" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:781 %and_ln29_21 = and i1 %and_ln29_20, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln29_21"/></StgValue>
</operation>

<operation id="1244" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:782 %min_p_22 = select i1 %and_ln29_21, i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="min_p_22"/></StgValue>
</operation>

<operation id="1245" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:819 %tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1246" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:843 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1248" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1249" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1250" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1251" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1253" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1024 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1254" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1255" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1256" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1162 %bitcast_ln27_21 = bitcast i64 %tmp_102

]]></Node>
<StgValue><ssdm name="bitcast_ln27_21"/></StgValue>
</operation>

<operation id="1258" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1259" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1185 %llike_load_23 = load i12 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="1260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1186 %zext_ln26_44 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_44"/></StgValue>
</operation>

<operation id="1261" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1187 %lshr_ln26_44 = lshr i128 %llike_load_23, i128 %zext_ln26_44

]]></Node>
<StgValue><ssdm name="lshr_ln26_44"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1188 %trunc_ln26_44 = trunc i128 %lshr_ln26_44

]]></Node>
<StgValue><ssdm name="trunc_ln26_44"/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1189 %bitcast_ln26_44 = bitcast i64 %trunc_ln26_44

]]></Node>
<StgValue><ssdm name="bitcast_ln26_44"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1190 %llike_1_load_23 = load i12 %llike_1_addr_23

]]></Node>
<StgValue><ssdm name="llike_1_load_23"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1191 %zext_ln26_45 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_45"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1192 %lshr_ln26_45 = lshr i128 %llike_1_load_23, i128 %zext_ln26_45

]]></Node>
<StgValue><ssdm name="lshr_ln26_45"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1193 %trunc_ln26_45 = trunc i128 %lshr_ln26_45

]]></Node>
<StgValue><ssdm name="trunc_ln26_45"/></StgValue>
</operation>

<operation id="1268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1194 %bitcast_ln26_45 = bitcast i64 %trunc_ln26_45

]]></Node>
<StgValue><ssdm name="bitcast_ln26_45"/></StgValue>
</operation>

<operation id="1269" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1195 %tmp_106 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_44, i64 %bitcast_ln26_45, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1270" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1220 %llike_load_24 = load i12 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="1271" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1225 %llike_1_load_24 = load i12 %llike_1_addr_24

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:96 %tmp_950 = or i12 %tmp_2, i12 25

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:97 %tmp_950_cast = zext i12 %tmp_950

]]></Node>
<StgValue><ssdm name="tmp_950_cast"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:98 %llike_addr_25 = getelementptr i128 %llike, i64 0, i64 %tmp_950_cast

]]></Node>
<StgValue><ssdm name="llike_addr_25"/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:238 %llike_1_addr_25 = getelementptr i128 %llike_1, i64 0, i64 %tmp_950_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_25"/></StgValue>
</operation>

<operation id="1276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:806 %bitcast_ln29_22 = bitcast i64 %p_11

]]></Node>
<StgValue><ssdm name="bitcast_ln29_22"/></StgValue>
</operation>

<operation id="1277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:807 %tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1278" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:808 %trunc_ln29_22 = trunc i64 %bitcast_ln29_22

]]></Node>
<StgValue><ssdm name="trunc_ln29_22"/></StgValue>
</operation>

<operation id="1279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:809 %bitcast_ln29_23 = bitcast i64 %min_p_22

]]></Node>
<StgValue><ssdm name="bitcast_ln29_23"/></StgValue>
</operation>

<operation id="1280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:810 %tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:811 %trunc_ln29_23 = trunc i64 %bitcast_ln29_23

]]></Node>
<StgValue><ssdm name="trunc_ln29_23"/></StgValue>
</operation>

<operation id="1282" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:812 %icmp_ln29_44 = icmp_ne  i11 %tmp_56, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_44"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:813 %icmp_ln29_45 = icmp_eq  i52 %trunc_ln29_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_45"/></StgValue>
</operation>

<operation id="1284" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:814 %or_ln29_22 = or i1 %icmp_ln29_45, i1 %icmp_ln29_44

]]></Node>
<StgValue><ssdm name="or_ln29_22"/></StgValue>
</operation>

<operation id="1285" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:815 %icmp_ln29_46 = icmp_ne  i11 %tmp_57, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_46"/></StgValue>
</operation>

<operation id="1286" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:816 %icmp_ln29_47 = icmp_eq  i52 %trunc_ln29_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_47"/></StgValue>
</operation>

<operation id="1287" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:817 %or_ln29_23 = or i1 %icmp_ln29_47, i1 %icmp_ln29_46

]]></Node>
<StgValue><ssdm name="or_ln29_23"/></StgValue>
</operation>

<operation id="1288" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:818 %and_ln29_22 = and i1 %or_ln29_22, i1 %or_ln29_23

]]></Node>
<StgValue><ssdm name="and_ln29_22"/></StgValue>
</operation>

<operation id="1289" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:819 %tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1290" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:820 %and_ln29_23 = and i1 %and_ln29_22, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln29_23"/></StgValue>
</operation>

<operation id="1291" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:821 %min_p_24 = select i1 %and_ln29_23, i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="min_p_24"/></StgValue>
</operation>

<operation id="1292" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:858 %tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1293" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:882 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1295" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1296" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1297" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1298" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1299" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1059 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1301" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1302" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1303" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1197 %bitcast_ln27_22 = bitcast i64 %tmp_107

]]></Node>
<StgValue><ssdm name="bitcast_ln27_22"/></StgValue>
</operation>

<operation id="1305" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1306" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1220 %llike_load_24 = load i12 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="1307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1221 %zext_ln26_46 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_46"/></StgValue>
</operation>

<operation id="1308" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1222 %lshr_ln26_46 = lshr i128 %llike_load_24, i128 %zext_ln26_46

]]></Node>
<StgValue><ssdm name="lshr_ln26_46"/></StgValue>
</operation>

<operation id="1309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1223 %trunc_ln26_46 = trunc i128 %lshr_ln26_46

]]></Node>
<StgValue><ssdm name="trunc_ln26_46"/></StgValue>
</operation>

<operation id="1310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1224 %bitcast_ln26_46 = bitcast i64 %trunc_ln26_46

]]></Node>
<StgValue><ssdm name="bitcast_ln26_46"/></StgValue>
</operation>

<operation id="1311" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1225 %llike_1_load_24 = load i12 %llike_1_addr_24

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="1312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1226 %zext_ln26_47 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_47"/></StgValue>
</operation>

<operation id="1313" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1227 %lshr_ln26_47 = lshr i128 %llike_1_load_24, i128 %zext_ln26_47

]]></Node>
<StgValue><ssdm name="lshr_ln26_47"/></StgValue>
</operation>

<operation id="1314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1228 %trunc_ln26_47 = trunc i128 %lshr_ln26_47

]]></Node>
<StgValue><ssdm name="trunc_ln26_47"/></StgValue>
</operation>

<operation id="1315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1229 %bitcast_ln26_47 = bitcast i64 %trunc_ln26_47

]]></Node>
<StgValue><ssdm name="bitcast_ln26_47"/></StgValue>
</operation>

<operation id="1316" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1230 %tmp_111 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_46, i64 %bitcast_ln26_47, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1317" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1255 %llike_load_25 = load i12 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="1318" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1260 %llike_1_load_25 = load i12 %llike_1_addr_25

]]></Node>
<StgValue><ssdm name="llike_1_load_25"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:99 %tmp_951 = or i12 %tmp_2, i12 26

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:100 %tmp_951_cast = zext i12 %tmp_951

]]></Node>
<StgValue><ssdm name="tmp_951_cast"/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:101 %llike_addr_26 = getelementptr i128 %llike, i64 0, i64 %tmp_951_cast

]]></Node>
<StgValue><ssdm name="llike_addr_26"/></StgValue>
</operation>

<operation id="1322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:239 %llike_1_addr_26 = getelementptr i128 %llike_1, i64 0, i64 %tmp_951_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_26"/></StgValue>
</operation>

<operation id="1323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:845 %bitcast_ln29_24 = bitcast i64 %p_12

]]></Node>
<StgValue><ssdm name="bitcast_ln29_24"/></StgValue>
</operation>

<operation id="1324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:846 %tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1325" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:847 %trunc_ln29_24 = trunc i64 %bitcast_ln29_24

]]></Node>
<StgValue><ssdm name="trunc_ln29_24"/></StgValue>
</operation>

<operation id="1326" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:848 %bitcast_ln29_25 = bitcast i64 %min_p_24

]]></Node>
<StgValue><ssdm name="bitcast_ln29_25"/></StgValue>
</operation>

<operation id="1327" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:849 %tmp_61 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1328" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:850 %trunc_ln29_25 = trunc i64 %bitcast_ln29_25

]]></Node>
<StgValue><ssdm name="trunc_ln29_25"/></StgValue>
</operation>

<operation id="1329" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:851 %icmp_ln29_48 = icmp_ne  i11 %tmp_60, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_48"/></StgValue>
</operation>

<operation id="1330" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:852 %icmp_ln29_49 = icmp_eq  i52 %trunc_ln29_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_49"/></StgValue>
</operation>

<operation id="1331" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:853 %or_ln29_24 = or i1 %icmp_ln29_49, i1 %icmp_ln29_48

]]></Node>
<StgValue><ssdm name="or_ln29_24"/></StgValue>
</operation>

<operation id="1332" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:854 %icmp_ln29_50 = icmp_ne  i11 %tmp_61, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_50"/></StgValue>
</operation>

<operation id="1333" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:855 %icmp_ln29_51 = icmp_eq  i52 %trunc_ln29_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_51"/></StgValue>
</operation>

<operation id="1334" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:856 %or_ln29_25 = or i1 %icmp_ln29_51, i1 %icmp_ln29_50

]]></Node>
<StgValue><ssdm name="or_ln29_25"/></StgValue>
</operation>

<operation id="1335" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:857 %and_ln29_24 = and i1 %or_ln29_24, i1 %or_ln29_25

]]></Node>
<StgValue><ssdm name="and_ln29_24"/></StgValue>
</operation>

<operation id="1336" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:858 %tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1337" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:859 %and_ln29_25 = and i1 %and_ln29_24, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln29_25"/></StgValue>
</operation>

<operation id="1338" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:860 %min_p_26 = select i1 %and_ln29_25, i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="min_p_26"/></StgValue>
</operation>

<operation id="1339" st_id="48" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:897 %tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1340" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1341" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:921 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1342" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1343" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1344" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1345" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1346" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1094 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1348" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1349" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1350" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1351" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1232 %bitcast_ln27_23 = bitcast i64 %tmp_112

]]></Node>
<StgValue><ssdm name="bitcast_ln27_23"/></StgValue>
</operation>

<operation id="1352" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1353" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1255 %llike_load_25 = load i12 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="1354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1256 %zext_ln26_48 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_48"/></StgValue>
</operation>

<operation id="1355" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1257 %lshr_ln26_48 = lshr i128 %llike_load_25, i128 %zext_ln26_48

]]></Node>
<StgValue><ssdm name="lshr_ln26_48"/></StgValue>
</operation>

<operation id="1356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1258 %trunc_ln26_48 = trunc i128 %lshr_ln26_48

]]></Node>
<StgValue><ssdm name="trunc_ln26_48"/></StgValue>
</operation>

<operation id="1357" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1259 %bitcast_ln26_48 = bitcast i64 %trunc_ln26_48

]]></Node>
<StgValue><ssdm name="bitcast_ln26_48"/></StgValue>
</operation>

<operation id="1358" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1260 %llike_1_load_25 = load i12 %llike_1_addr_25

]]></Node>
<StgValue><ssdm name="llike_1_load_25"/></StgValue>
</operation>

<operation id="1359" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1261 %zext_ln26_49 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_49"/></StgValue>
</operation>

<operation id="1360" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1262 %lshr_ln26_49 = lshr i128 %llike_1_load_25, i128 %zext_ln26_49

]]></Node>
<StgValue><ssdm name="lshr_ln26_49"/></StgValue>
</operation>

<operation id="1361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1263 %trunc_ln26_49 = trunc i128 %lshr_ln26_49

]]></Node>
<StgValue><ssdm name="trunc_ln26_49"/></StgValue>
</operation>

<operation id="1362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1264 %bitcast_ln26_49 = bitcast i64 %trunc_ln26_49

]]></Node>
<StgValue><ssdm name="bitcast_ln26_49"/></StgValue>
</operation>

<operation id="1363" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1265 %tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_48, i64 %bitcast_ln26_49, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1364" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1290 %llike_load_26 = load i12 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="1365" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1295 %llike_1_load_26 = load i12 %llike_1_addr_26

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:102 %tmp_952 = or i12 %tmp_2, i12 27

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="1367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:103 %tmp_952_cast = zext i12 %tmp_952

]]></Node>
<StgValue><ssdm name="tmp_952_cast"/></StgValue>
</operation>

<operation id="1368" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:104 %llike_addr_27 = getelementptr i128 %llike, i64 0, i64 %tmp_952_cast

]]></Node>
<StgValue><ssdm name="llike_addr_27"/></StgValue>
</operation>

<operation id="1369" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:240 %llike_1_addr_27 = getelementptr i128 %llike_1, i64 0, i64 %tmp_952_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_27"/></StgValue>
</operation>

<operation id="1370" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:884 %bitcast_ln29_26 = bitcast i64 %p_13

]]></Node>
<StgValue><ssdm name="bitcast_ln29_26"/></StgValue>
</operation>

<operation id="1371" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:885 %tmp_64 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1372" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:886 %trunc_ln29_26 = trunc i64 %bitcast_ln29_26

]]></Node>
<StgValue><ssdm name="trunc_ln29_26"/></StgValue>
</operation>

<operation id="1373" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:887 %bitcast_ln29_27 = bitcast i64 %min_p_26

]]></Node>
<StgValue><ssdm name="bitcast_ln29_27"/></StgValue>
</operation>

<operation id="1374" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:888 %tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1375" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:889 %trunc_ln29_27 = trunc i64 %bitcast_ln29_27

]]></Node>
<StgValue><ssdm name="trunc_ln29_27"/></StgValue>
</operation>

<operation id="1376" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:890 %icmp_ln29_52 = icmp_ne  i11 %tmp_64, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_52"/></StgValue>
</operation>

<operation id="1377" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:891 %icmp_ln29_53 = icmp_eq  i52 %trunc_ln29_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_53"/></StgValue>
</operation>

<operation id="1378" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:892 %or_ln29_26 = or i1 %icmp_ln29_53, i1 %icmp_ln29_52

]]></Node>
<StgValue><ssdm name="or_ln29_26"/></StgValue>
</operation>

<operation id="1379" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:893 %icmp_ln29_54 = icmp_ne  i11 %tmp_65, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_54"/></StgValue>
</operation>

<operation id="1380" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:894 %icmp_ln29_55 = icmp_eq  i52 %trunc_ln29_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_55"/></StgValue>
</operation>

<operation id="1381" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:895 %or_ln29_27 = or i1 %icmp_ln29_55, i1 %icmp_ln29_54

]]></Node>
<StgValue><ssdm name="or_ln29_27"/></StgValue>
</operation>

<operation id="1382" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:896 %and_ln29_26 = and i1 %or_ln29_26, i1 %or_ln29_27

]]></Node>
<StgValue><ssdm name="and_ln29_26"/></StgValue>
</operation>

<operation id="1383" st_id="49" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:897 %tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1384" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:898 %and_ln29_27 = and i1 %and_ln29_26, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln29_27"/></StgValue>
</operation>

<operation id="1385" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:899 %min_p_28 = select i1 %and_ln29_27, i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="min_p_28"/></StgValue>
</operation>

<operation id="1386" st_id="49" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:936 %tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1387" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1388" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:956 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1389" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1390" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1391" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1392" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1393" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1394" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1129 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1395" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1396" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1397" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1398" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1267 %bitcast_ln27_24 = bitcast i64 %tmp_117

]]></Node>
<StgValue><ssdm name="bitcast_ln27_24"/></StgValue>
</operation>

<operation id="1399" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1400" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1290 %llike_load_26 = load i12 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="1401" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1291 %zext_ln26_50 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_50"/></StgValue>
</operation>

<operation id="1402" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1292 %lshr_ln26_50 = lshr i128 %llike_load_26, i128 %zext_ln26_50

]]></Node>
<StgValue><ssdm name="lshr_ln26_50"/></StgValue>
</operation>

<operation id="1403" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1293 %trunc_ln26_50 = trunc i128 %lshr_ln26_50

]]></Node>
<StgValue><ssdm name="trunc_ln26_50"/></StgValue>
</operation>

<operation id="1404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1294 %bitcast_ln26_50 = bitcast i64 %trunc_ln26_50

]]></Node>
<StgValue><ssdm name="bitcast_ln26_50"/></StgValue>
</operation>

<operation id="1405" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1295 %llike_1_load_26 = load i12 %llike_1_addr_26

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="1406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1296 %zext_ln26_51 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_51"/></StgValue>
</operation>

<operation id="1407" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1297 %lshr_ln26_51 = lshr i128 %llike_1_load_26, i128 %zext_ln26_51

]]></Node>
<StgValue><ssdm name="lshr_ln26_51"/></StgValue>
</operation>

<operation id="1408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1298 %trunc_ln26_51 = trunc i128 %lshr_ln26_51

]]></Node>
<StgValue><ssdm name="trunc_ln26_51"/></StgValue>
</operation>

<operation id="1409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1299 %bitcast_ln26_51 = bitcast i64 %trunc_ln26_51

]]></Node>
<StgValue><ssdm name="bitcast_ln26_51"/></StgValue>
</operation>

<operation id="1410" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1300 %tmp_121 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_50, i64 %bitcast_ln26_51, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1411" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1325 %llike_load_27 = load i12 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1412" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1330 %llike_1_load_27 = load i12 %llike_1_addr_27

]]></Node>
<StgValue><ssdm name="llike_1_load_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:105 %tmp_953 = or i12 %tmp_2, i12 28

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="1414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:106 %tmp_953_cast = zext i12 %tmp_953

]]></Node>
<StgValue><ssdm name="tmp_953_cast"/></StgValue>
</operation>

<operation id="1415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:107 %llike_addr_28 = getelementptr i128 %llike, i64 0, i64 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="llike_addr_28"/></StgValue>
</operation>

<operation id="1416" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:241 %llike_1_addr_28 = getelementptr i128 %llike_1, i64 0, i64 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_28"/></StgValue>
</operation>

<operation id="1417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:923 %bitcast_ln29_28 = bitcast i64 %p_14

]]></Node>
<StgValue><ssdm name="bitcast_ln29_28"/></StgValue>
</operation>

<operation id="1418" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:924 %tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:925 %trunc_ln29_28 = trunc i64 %bitcast_ln29_28

]]></Node>
<StgValue><ssdm name="trunc_ln29_28"/></StgValue>
</operation>

<operation id="1420" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:926 %bitcast_ln29_29 = bitcast i64 %min_p_28

]]></Node>
<StgValue><ssdm name="bitcast_ln29_29"/></StgValue>
</operation>

<operation id="1421" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:927 %tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:928 %trunc_ln29_29 = trunc i64 %bitcast_ln29_29

]]></Node>
<StgValue><ssdm name="trunc_ln29_29"/></StgValue>
</operation>

<operation id="1423" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:929 %icmp_ln29_56 = icmp_ne  i11 %tmp_68, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_56"/></StgValue>
</operation>

<operation id="1424" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:930 %icmp_ln29_57 = icmp_eq  i52 %trunc_ln29_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_57"/></StgValue>
</operation>

<operation id="1425" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:931 %or_ln29_28 = or i1 %icmp_ln29_57, i1 %icmp_ln29_56

]]></Node>
<StgValue><ssdm name="or_ln29_28"/></StgValue>
</operation>

<operation id="1426" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:932 %icmp_ln29_58 = icmp_ne  i11 %tmp_69, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_58"/></StgValue>
</operation>

<operation id="1427" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:933 %icmp_ln29_59 = icmp_eq  i52 %trunc_ln29_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_59"/></StgValue>
</operation>

<operation id="1428" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:934 %or_ln29_29 = or i1 %icmp_ln29_59, i1 %icmp_ln29_58

]]></Node>
<StgValue><ssdm name="or_ln29_29"/></StgValue>
</operation>

<operation id="1429" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:935 %and_ln29_28 = and i1 %or_ln29_28, i1 %or_ln29_29

]]></Node>
<StgValue><ssdm name="and_ln29_28"/></StgValue>
</operation>

<operation id="1430" st_id="50" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:936 %tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1431" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:937 %and_ln29_29 = and i1 %and_ln29_28, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln29_29"/></StgValue>
</operation>

<operation id="1432" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:938 %min_p_30 = select i1 %and_ln29_29, i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="min_p_30"/></StgValue>
</operation>

<operation id="1433" st_id="50" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:971 %tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1434" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1435" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:991 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1436" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1437" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1438" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1439" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1440" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1441" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1164 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1442" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1443" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1444" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1445" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1302 %bitcast_ln27_25 = bitcast i64 %tmp_122

]]></Node>
<StgValue><ssdm name="bitcast_ln27_25"/></StgValue>
</operation>

<operation id="1446" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1447" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1325 %llike_load_27 = load i12 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1326 %zext_ln26_52 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_52"/></StgValue>
</operation>

<operation id="1449" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1327 %lshr_ln26_52 = lshr i128 %llike_load_27, i128 %zext_ln26_52

]]></Node>
<StgValue><ssdm name="lshr_ln26_52"/></StgValue>
</operation>

<operation id="1450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1328 %trunc_ln26_52 = trunc i128 %lshr_ln26_52

]]></Node>
<StgValue><ssdm name="trunc_ln26_52"/></StgValue>
</operation>

<operation id="1451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1329 %bitcast_ln26_52 = bitcast i64 %trunc_ln26_52

]]></Node>
<StgValue><ssdm name="bitcast_ln26_52"/></StgValue>
</operation>

<operation id="1452" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1330 %llike_1_load_27 = load i12 %llike_1_addr_27

]]></Node>
<StgValue><ssdm name="llike_1_load_27"/></StgValue>
</operation>

<operation id="1453" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1331 %zext_ln26_53 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_53"/></StgValue>
</operation>

<operation id="1454" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1332 %lshr_ln26_53 = lshr i128 %llike_1_load_27, i128 %zext_ln26_53

]]></Node>
<StgValue><ssdm name="lshr_ln26_53"/></StgValue>
</operation>

<operation id="1455" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1333 %trunc_ln26_53 = trunc i128 %lshr_ln26_53

]]></Node>
<StgValue><ssdm name="trunc_ln26_53"/></StgValue>
</operation>

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1334 %bitcast_ln26_53 = bitcast i64 %trunc_ln26_53

]]></Node>
<StgValue><ssdm name="bitcast_ln26_53"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1335 %tmp_126 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_52, i64 %bitcast_ln26_53, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1458" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1360 %llike_load_28 = load i12 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1459" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1365 %llike_1_load_28 = load i12 %llike_1_addr_28

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:108 %tmp_954 = or i12 %tmp_2, i12 29

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="1461" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:109 %tmp_954_cast = zext i12 %tmp_954

]]></Node>
<StgValue><ssdm name="tmp_954_cast"/></StgValue>
</operation>

<operation id="1462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:110 %llike_addr_29 = getelementptr i128 %llike, i64 0, i64 %tmp_954_cast

]]></Node>
<StgValue><ssdm name="llike_addr_29"/></StgValue>
</operation>

<operation id="1463" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:242 %llike_1_addr_29 = getelementptr i128 %llike_1, i64 0, i64 %tmp_954_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_29"/></StgValue>
</operation>

<operation id="1464" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:958 %bitcast_ln29_30 = bitcast i64 %p_15

]]></Node>
<StgValue><ssdm name="bitcast_ln29_30"/></StgValue>
</operation>

<operation id="1465" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:959 %tmp_73 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:960 %trunc_ln29_30 = trunc i64 %bitcast_ln29_30

]]></Node>
<StgValue><ssdm name="trunc_ln29_30"/></StgValue>
</operation>

<operation id="1467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:961 %bitcast_ln29_31 = bitcast i64 %min_p_30

]]></Node>
<StgValue><ssdm name="bitcast_ln29_31"/></StgValue>
</operation>

<operation id="1468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:962 %tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:963 %trunc_ln29_31 = trunc i64 %bitcast_ln29_31

]]></Node>
<StgValue><ssdm name="trunc_ln29_31"/></StgValue>
</operation>

<operation id="1470" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:964 %icmp_ln29_60 = icmp_ne  i11 %tmp_73, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_60"/></StgValue>
</operation>

<operation id="1471" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:965 %icmp_ln29_61 = icmp_eq  i52 %trunc_ln29_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_61"/></StgValue>
</operation>

<operation id="1472" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:966 %or_ln29_30 = or i1 %icmp_ln29_61, i1 %icmp_ln29_60

]]></Node>
<StgValue><ssdm name="or_ln29_30"/></StgValue>
</operation>

<operation id="1473" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:967 %icmp_ln29_62 = icmp_ne  i11 %tmp_74, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_62"/></StgValue>
</operation>

<operation id="1474" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:968 %icmp_ln29_63 = icmp_eq  i52 %trunc_ln29_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_63"/></StgValue>
</operation>

<operation id="1475" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:969 %or_ln29_31 = or i1 %icmp_ln29_63, i1 %icmp_ln29_62

]]></Node>
<StgValue><ssdm name="or_ln29_31"/></StgValue>
</operation>

<operation id="1476" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:970 %and_ln29_30 = and i1 %or_ln29_30, i1 %or_ln29_31

]]></Node>
<StgValue><ssdm name="and_ln29_30"/></StgValue>
</operation>

<operation id="1477" st_id="51" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:971 %tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1478" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:972 %and_ln29_31 = and i1 %and_ln29_30, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln29_31"/></StgValue>
</operation>

<operation id="1479" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:973 %min_p_32 = select i1 %and_ln29_31, i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="min_p_32"/></StgValue>
</operation>

<operation id="1480" st_id="51" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1006 %tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1481" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1482" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1026 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1483" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1484" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1485" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1486" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1487" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1488" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1199 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1489" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1490" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1491" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1492" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1337 %bitcast_ln27_26 = bitcast i64 %tmp_127

]]></Node>
<StgValue><ssdm name="bitcast_ln27_26"/></StgValue>
</operation>

<operation id="1493" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1494" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1360 %llike_load_28 = load i12 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1495" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1361 %zext_ln26_54 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_54"/></StgValue>
</operation>

<operation id="1496" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1362 %lshr_ln26_54 = lshr i128 %llike_load_28, i128 %zext_ln26_54

]]></Node>
<StgValue><ssdm name="lshr_ln26_54"/></StgValue>
</operation>

<operation id="1497" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1363 %trunc_ln26_54 = trunc i128 %lshr_ln26_54

]]></Node>
<StgValue><ssdm name="trunc_ln26_54"/></StgValue>
</operation>

<operation id="1498" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1364 %bitcast_ln26_54 = bitcast i64 %trunc_ln26_54

]]></Node>
<StgValue><ssdm name="bitcast_ln26_54"/></StgValue>
</operation>

<operation id="1499" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1365 %llike_1_load_28 = load i12 %llike_1_addr_28

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>

<operation id="1500" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1366 %zext_ln26_55 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_55"/></StgValue>
</operation>

<operation id="1501" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1367 %lshr_ln26_55 = lshr i128 %llike_1_load_28, i128 %zext_ln26_55

]]></Node>
<StgValue><ssdm name="lshr_ln26_55"/></StgValue>
</operation>

<operation id="1502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1368 %trunc_ln26_55 = trunc i128 %lshr_ln26_55

]]></Node>
<StgValue><ssdm name="trunc_ln26_55"/></StgValue>
</operation>

<operation id="1503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1369 %bitcast_ln26_55 = bitcast i64 %trunc_ln26_55

]]></Node>
<StgValue><ssdm name="bitcast_ln26_55"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1370 %tmp_131 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_54, i64 %bitcast_ln26_55, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1505" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1395 %llike_load_29 = load i12 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1506" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1400 %llike_1_load_29 = load i12 %llike_1_addr_29

]]></Node>
<StgValue><ssdm name="llike_1_load_29"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:111 %tmp_955 = or i12 %tmp_2, i12 30

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="1508" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:112 %tmp_955_cast = zext i12 %tmp_955

]]></Node>
<StgValue><ssdm name="tmp_955_cast"/></StgValue>
</operation>

<operation id="1509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:113 %llike_addr_30 = getelementptr i128 %llike, i64 0, i64 %tmp_955_cast

]]></Node>
<StgValue><ssdm name="llike_addr_30"/></StgValue>
</operation>

<operation id="1510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:243 %llike_1_addr_30 = getelementptr i128 %llike_1, i64 0, i64 %tmp_955_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_30"/></StgValue>
</operation>

<operation id="1511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:993 %bitcast_ln29_32 = bitcast i64 %p_16

]]></Node>
<StgValue><ssdm name="bitcast_ln29_32"/></StgValue>
</operation>

<operation id="1512" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:994 %tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:995 %trunc_ln29_32 = trunc i64 %bitcast_ln29_32

]]></Node>
<StgValue><ssdm name="trunc_ln29_32"/></StgValue>
</operation>

<operation id="1514" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:996 %bitcast_ln29_33 = bitcast i64 %min_p_32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_33"/></StgValue>
</operation>

<operation id="1515" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:997 %tmp_79 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1516" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:998 %trunc_ln29_33 = trunc i64 %bitcast_ln29_33

]]></Node>
<StgValue><ssdm name="trunc_ln29_33"/></StgValue>
</operation>

<operation id="1517" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:999 %icmp_ln29_64 = icmp_ne  i11 %tmp_78, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_64"/></StgValue>
</operation>

<operation id="1518" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1000 %icmp_ln29_65 = icmp_eq  i52 %trunc_ln29_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_65"/></StgValue>
</operation>

<operation id="1519" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1001 %or_ln29_32 = or i1 %icmp_ln29_65, i1 %icmp_ln29_64

]]></Node>
<StgValue><ssdm name="or_ln29_32"/></StgValue>
</operation>

<operation id="1520" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1002 %icmp_ln29_66 = icmp_ne  i11 %tmp_79, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_66"/></StgValue>
</operation>

<operation id="1521" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1003 %icmp_ln29_67 = icmp_eq  i52 %trunc_ln29_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_67"/></StgValue>
</operation>

<operation id="1522" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1004 %or_ln29_33 = or i1 %icmp_ln29_67, i1 %icmp_ln29_66

]]></Node>
<StgValue><ssdm name="or_ln29_33"/></StgValue>
</operation>

<operation id="1523" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1005 %and_ln29_32 = and i1 %or_ln29_32, i1 %or_ln29_33

]]></Node>
<StgValue><ssdm name="and_ln29_32"/></StgValue>
</operation>

<operation id="1524" st_id="52" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1006 %tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1525" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1007 %and_ln29_33 = and i1 %and_ln29_32, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln29_33"/></StgValue>
</operation>

<operation id="1526" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1008 %min_p_34 = select i1 %and_ln29_33, i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="min_p_34"/></StgValue>
</operation>

<operation id="1527" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1041 %tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1528" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1529" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1061 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1530" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1531" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1532" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1533" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1534" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1535" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1234 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1536" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1537" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1538" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1539" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1372 %bitcast_ln27_27 = bitcast i64 %tmp_132

]]></Node>
<StgValue><ssdm name="bitcast_ln27_27"/></StgValue>
</operation>

<operation id="1540" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1541" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1395 %llike_load_29 = load i12 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1542" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1396 %zext_ln26_56 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_56"/></StgValue>
</operation>

<operation id="1543" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1397 %lshr_ln26_56 = lshr i128 %llike_load_29, i128 %zext_ln26_56

]]></Node>
<StgValue><ssdm name="lshr_ln26_56"/></StgValue>
</operation>

<operation id="1544" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1398 %trunc_ln26_56 = trunc i128 %lshr_ln26_56

]]></Node>
<StgValue><ssdm name="trunc_ln26_56"/></StgValue>
</operation>

<operation id="1545" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1399 %bitcast_ln26_56 = bitcast i64 %trunc_ln26_56

]]></Node>
<StgValue><ssdm name="bitcast_ln26_56"/></StgValue>
</operation>

<operation id="1546" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1400 %llike_1_load_29 = load i12 %llike_1_addr_29

]]></Node>
<StgValue><ssdm name="llike_1_load_29"/></StgValue>
</operation>

<operation id="1547" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1401 %zext_ln26_57 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_57"/></StgValue>
</operation>

<operation id="1548" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1402 %lshr_ln26_57 = lshr i128 %llike_1_load_29, i128 %zext_ln26_57

]]></Node>
<StgValue><ssdm name="lshr_ln26_57"/></StgValue>
</operation>

<operation id="1549" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1403 %trunc_ln26_57 = trunc i128 %lshr_ln26_57

]]></Node>
<StgValue><ssdm name="trunc_ln26_57"/></StgValue>
</operation>

<operation id="1550" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1404 %bitcast_ln26_57 = bitcast i64 %trunc_ln26_57

]]></Node>
<StgValue><ssdm name="bitcast_ln26_57"/></StgValue>
</operation>

<operation id="1551" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1405 %tmp_136 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_56, i64 %bitcast_ln26_57, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1552" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1430 %llike_load_30 = load i12 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1553" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1435 %llike_1_load_30 = load i12 %llike_1_addr_30

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1554" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:114 %tmp_956 = or i12 %tmp_2, i12 31

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="1555" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:115 %tmp_956_cast = zext i12 %tmp_956

]]></Node>
<StgValue><ssdm name="tmp_956_cast"/></StgValue>
</operation>

<operation id="1556" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:116 %llike_addr_31 = getelementptr i128 %llike, i64 0, i64 %tmp_956_cast

]]></Node>
<StgValue><ssdm name="llike_addr_31"/></StgValue>
</operation>

<operation id="1557" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:244 %llike_1_addr_31 = getelementptr i128 %llike_1, i64 0, i64 %tmp_956_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_31"/></StgValue>
</operation>

<operation id="1558" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1028 %bitcast_ln29_34 = bitcast i64 %p_17

]]></Node>
<StgValue><ssdm name="bitcast_ln29_34"/></StgValue>
</operation>

<operation id="1559" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1029 %tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1560" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1030 %trunc_ln29_34 = trunc i64 %bitcast_ln29_34

]]></Node>
<StgValue><ssdm name="trunc_ln29_34"/></StgValue>
</operation>

<operation id="1561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1031 %bitcast_ln29_35 = bitcast i64 %min_p_34

]]></Node>
<StgValue><ssdm name="bitcast_ln29_35"/></StgValue>
</operation>

<operation id="1562" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1032 %tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1563" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1033 %trunc_ln29_35 = trunc i64 %bitcast_ln29_35

]]></Node>
<StgValue><ssdm name="trunc_ln29_35"/></StgValue>
</operation>

<operation id="1564" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1034 %icmp_ln29_68 = icmp_ne  i11 %tmp_83, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_68"/></StgValue>
</operation>

<operation id="1565" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1035 %icmp_ln29_69 = icmp_eq  i52 %trunc_ln29_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_69"/></StgValue>
</operation>

<operation id="1566" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1036 %or_ln29_34 = or i1 %icmp_ln29_69, i1 %icmp_ln29_68

]]></Node>
<StgValue><ssdm name="or_ln29_34"/></StgValue>
</operation>

<operation id="1567" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1037 %icmp_ln29_70 = icmp_ne  i11 %tmp_84, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_70"/></StgValue>
</operation>

<operation id="1568" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1038 %icmp_ln29_71 = icmp_eq  i52 %trunc_ln29_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_71"/></StgValue>
</operation>

<operation id="1569" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1039 %or_ln29_35 = or i1 %icmp_ln29_71, i1 %icmp_ln29_70

]]></Node>
<StgValue><ssdm name="or_ln29_35"/></StgValue>
</operation>

<operation id="1570" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1040 %and_ln29_34 = and i1 %or_ln29_34, i1 %or_ln29_35

]]></Node>
<StgValue><ssdm name="and_ln29_34"/></StgValue>
</operation>

<operation id="1571" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1041 %tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1572" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1042 %and_ln29_35 = and i1 %and_ln29_34, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln29_35"/></StgValue>
</operation>

<operation id="1573" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1043 %min_p_36 = select i1 %and_ln29_35, i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="min_p_36"/></StgValue>
</operation>

<operation id="1574" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1076 %tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1575" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1576" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1096 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1577" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1578" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1579" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1580" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1581" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1582" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1269 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1583" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1584" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1585" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1407 %bitcast_ln27_28 = bitcast i64 %tmp_137

]]></Node>
<StgValue><ssdm name="bitcast_ln27_28"/></StgValue>
</operation>

<operation id="1587" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1588" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1430 %llike_load_30 = load i12 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1589" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1431 %zext_ln26_58 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_58"/></StgValue>
</operation>

<operation id="1590" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1432 %lshr_ln26_58 = lshr i128 %llike_load_30, i128 %zext_ln26_58

]]></Node>
<StgValue><ssdm name="lshr_ln26_58"/></StgValue>
</operation>

<operation id="1591" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1433 %trunc_ln26_58 = trunc i128 %lshr_ln26_58

]]></Node>
<StgValue><ssdm name="trunc_ln26_58"/></StgValue>
</operation>

<operation id="1592" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1434 %bitcast_ln26_58 = bitcast i64 %trunc_ln26_58

]]></Node>
<StgValue><ssdm name="bitcast_ln26_58"/></StgValue>
</operation>

<operation id="1593" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1435 %llike_1_load_30 = load i12 %llike_1_addr_30

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>

<operation id="1594" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1436 %zext_ln26_59 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_59"/></StgValue>
</operation>

<operation id="1595" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1437 %lshr_ln26_59 = lshr i128 %llike_1_load_30, i128 %zext_ln26_59

]]></Node>
<StgValue><ssdm name="lshr_ln26_59"/></StgValue>
</operation>

<operation id="1596" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1438 %trunc_ln26_59 = trunc i128 %lshr_ln26_59

]]></Node>
<StgValue><ssdm name="trunc_ln26_59"/></StgValue>
</operation>

<operation id="1597" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1439 %bitcast_ln26_59 = bitcast i64 %trunc_ln26_59

]]></Node>
<StgValue><ssdm name="bitcast_ln26_59"/></StgValue>
</operation>

<operation id="1598" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1440 %tmp_141 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_58, i64 %bitcast_ln26_59, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1599" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1465 %llike_load_31 = load i12 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1600" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1470 %llike_1_load_31 = load i12 %llike_1_addr_31

]]></Node>
<StgValue><ssdm name="llike_1_load_31"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1601" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:117 %tmp_957 = or i12 %tmp_2, i12 32

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="1602" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:118 %tmp_957_cast = zext i12 %tmp_957

]]></Node>
<StgValue><ssdm name="tmp_957_cast"/></StgValue>
</operation>

<operation id="1603" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:119 %llike_addr_32 = getelementptr i128 %llike, i64 0, i64 %tmp_957_cast

]]></Node>
<StgValue><ssdm name="llike_addr_32"/></StgValue>
</operation>

<operation id="1604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:245 %llike_1_addr_32 = getelementptr i128 %llike_1, i64 0, i64 %tmp_957_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_32"/></StgValue>
</operation>

<operation id="1605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1063 %bitcast_ln29_36 = bitcast i64 %p_18

]]></Node>
<StgValue><ssdm name="bitcast_ln29_36"/></StgValue>
</operation>

<operation id="1606" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1064 %tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1607" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1065 %trunc_ln29_36 = trunc i64 %bitcast_ln29_36

]]></Node>
<StgValue><ssdm name="trunc_ln29_36"/></StgValue>
</operation>

<operation id="1608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1066 %bitcast_ln29_37 = bitcast i64 %min_p_36

]]></Node>
<StgValue><ssdm name="bitcast_ln29_37"/></StgValue>
</operation>

<operation id="1609" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1067 %tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1068 %trunc_ln29_37 = trunc i64 %bitcast_ln29_37

]]></Node>
<StgValue><ssdm name="trunc_ln29_37"/></StgValue>
</operation>

<operation id="1611" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1069 %icmp_ln29_72 = icmp_ne  i11 %tmp_88, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_72"/></StgValue>
</operation>

<operation id="1612" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1070 %icmp_ln29_73 = icmp_eq  i52 %trunc_ln29_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_73"/></StgValue>
</operation>

<operation id="1613" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1071 %or_ln29_36 = or i1 %icmp_ln29_73, i1 %icmp_ln29_72

]]></Node>
<StgValue><ssdm name="or_ln29_36"/></StgValue>
</operation>

<operation id="1614" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1072 %icmp_ln29_74 = icmp_ne  i11 %tmp_89, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_74"/></StgValue>
</operation>

<operation id="1615" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1073 %icmp_ln29_75 = icmp_eq  i52 %trunc_ln29_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_75"/></StgValue>
</operation>

<operation id="1616" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1074 %or_ln29_37 = or i1 %icmp_ln29_75, i1 %icmp_ln29_74

]]></Node>
<StgValue><ssdm name="or_ln29_37"/></StgValue>
</operation>

<operation id="1617" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1075 %and_ln29_36 = and i1 %or_ln29_36, i1 %or_ln29_37

]]></Node>
<StgValue><ssdm name="and_ln29_36"/></StgValue>
</operation>

<operation id="1618" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1076 %tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1619" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1077 %and_ln29_37 = and i1 %and_ln29_36, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln29_37"/></StgValue>
</operation>

<operation id="1620" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1078 %min_p_38 = select i1 %and_ln29_37, i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="min_p_38"/></StgValue>
</operation>

<operation id="1621" st_id="54" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1111 %tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1622" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1623" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1131 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1624" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1625" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1626" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1627" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1628" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1629" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1304 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1630" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1631" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1632" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1633" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1442 %bitcast_ln27_29 = bitcast i64 %tmp_142

]]></Node>
<StgValue><ssdm name="bitcast_ln27_29"/></StgValue>
</operation>

<operation id="1634" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1635" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1465 %llike_load_31 = load i12 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1636" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1466 %zext_ln26_60 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_60"/></StgValue>
</operation>

<operation id="1637" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1467 %lshr_ln26_60 = lshr i128 %llike_load_31, i128 %zext_ln26_60

]]></Node>
<StgValue><ssdm name="lshr_ln26_60"/></StgValue>
</operation>

<operation id="1638" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1468 %trunc_ln26_60 = trunc i128 %lshr_ln26_60

]]></Node>
<StgValue><ssdm name="trunc_ln26_60"/></StgValue>
</operation>

<operation id="1639" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1469 %bitcast_ln26_60 = bitcast i64 %trunc_ln26_60

]]></Node>
<StgValue><ssdm name="bitcast_ln26_60"/></StgValue>
</operation>

<operation id="1640" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1470 %llike_1_load_31 = load i12 %llike_1_addr_31

]]></Node>
<StgValue><ssdm name="llike_1_load_31"/></StgValue>
</operation>

<operation id="1641" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1471 %zext_ln26_61 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_61"/></StgValue>
</operation>

<operation id="1642" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1472 %lshr_ln26_61 = lshr i128 %llike_1_load_31, i128 %zext_ln26_61

]]></Node>
<StgValue><ssdm name="lshr_ln26_61"/></StgValue>
</operation>

<operation id="1643" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1473 %trunc_ln26_61 = trunc i128 %lshr_ln26_61

]]></Node>
<StgValue><ssdm name="trunc_ln26_61"/></StgValue>
</operation>

<operation id="1644" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1474 %bitcast_ln26_61 = bitcast i64 %trunc_ln26_61

]]></Node>
<StgValue><ssdm name="bitcast_ln26_61"/></StgValue>
</operation>

<operation id="1645" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1475 %tmp_146 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_60, i64 %bitcast_ln26_61, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1646" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1500 %llike_load_32 = load i12 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1647" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1505 %llike_1_load_32 = load i12 %llike_1_addr_32

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1648" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:120 %tmp_958 = or i12 %tmp_2, i12 33

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="1649" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:121 %tmp_958_cast = zext i12 %tmp_958

]]></Node>
<StgValue><ssdm name="tmp_958_cast"/></StgValue>
</operation>

<operation id="1650" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:122 %llike_addr_33 = getelementptr i128 %llike, i64 0, i64 %tmp_958_cast

]]></Node>
<StgValue><ssdm name="llike_addr_33"/></StgValue>
</operation>

<operation id="1651" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:246 %llike_1_addr_33 = getelementptr i128 %llike_1, i64 0, i64 %tmp_958_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_33"/></StgValue>
</operation>

<operation id="1652" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1098 %bitcast_ln29_38 = bitcast i64 %p_19

]]></Node>
<StgValue><ssdm name="bitcast_ln29_38"/></StgValue>
</operation>

<operation id="1653" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1099 %tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1654" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1100 %trunc_ln29_38 = trunc i64 %bitcast_ln29_38

]]></Node>
<StgValue><ssdm name="trunc_ln29_38"/></StgValue>
</operation>

<operation id="1655" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1101 %bitcast_ln29_39 = bitcast i64 %min_p_38

]]></Node>
<StgValue><ssdm name="bitcast_ln29_39"/></StgValue>
</operation>

<operation id="1656" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1102 %tmp_94 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1657" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1103 %trunc_ln29_39 = trunc i64 %bitcast_ln29_39

]]></Node>
<StgValue><ssdm name="trunc_ln29_39"/></StgValue>
</operation>

<operation id="1658" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1104 %icmp_ln29_76 = icmp_ne  i11 %tmp_93, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_76"/></StgValue>
</operation>

<operation id="1659" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1105 %icmp_ln29_77 = icmp_eq  i52 %trunc_ln29_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_77"/></StgValue>
</operation>

<operation id="1660" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1106 %or_ln29_38 = or i1 %icmp_ln29_77, i1 %icmp_ln29_76

]]></Node>
<StgValue><ssdm name="or_ln29_38"/></StgValue>
</operation>

<operation id="1661" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1107 %icmp_ln29_78 = icmp_ne  i11 %tmp_94, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_78"/></StgValue>
</operation>

<operation id="1662" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1108 %icmp_ln29_79 = icmp_eq  i52 %trunc_ln29_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_79"/></StgValue>
</operation>

<operation id="1663" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1109 %or_ln29_39 = or i1 %icmp_ln29_79, i1 %icmp_ln29_78

]]></Node>
<StgValue><ssdm name="or_ln29_39"/></StgValue>
</operation>

<operation id="1664" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1110 %and_ln29_38 = and i1 %or_ln29_38, i1 %or_ln29_39

]]></Node>
<StgValue><ssdm name="and_ln29_38"/></StgValue>
</operation>

<operation id="1665" st_id="55" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1111 %tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1666" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1112 %and_ln29_39 = and i1 %and_ln29_38, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln29_39"/></StgValue>
</operation>

<operation id="1667" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1113 %min_p_40 = select i1 %and_ln29_39, i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="min_p_40"/></StgValue>
</operation>

<operation id="1668" st_id="55" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1146 %tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1669" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1670" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1166 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1671" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1672" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1673" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1674" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1675" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1676" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1339 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1677" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1678" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1679" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1680" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1477 %bitcast_ln27_30 = bitcast i64 %tmp_147

]]></Node>
<StgValue><ssdm name="bitcast_ln27_30"/></StgValue>
</operation>

<operation id="1681" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1682" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1500 %llike_load_32 = load i12 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1683" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1501 %zext_ln26_62 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_62"/></StgValue>
</operation>

<operation id="1684" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1502 %lshr_ln26_62 = lshr i128 %llike_load_32, i128 %zext_ln26_62

]]></Node>
<StgValue><ssdm name="lshr_ln26_62"/></StgValue>
</operation>

<operation id="1685" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1503 %trunc_ln26_62 = trunc i128 %lshr_ln26_62

]]></Node>
<StgValue><ssdm name="trunc_ln26_62"/></StgValue>
</operation>

<operation id="1686" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1504 %bitcast_ln26_62 = bitcast i64 %trunc_ln26_62

]]></Node>
<StgValue><ssdm name="bitcast_ln26_62"/></StgValue>
</operation>

<operation id="1687" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1505 %llike_1_load_32 = load i12 %llike_1_addr_32

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>

<operation id="1688" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1506 %zext_ln26_63 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_63"/></StgValue>
</operation>

<operation id="1689" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1507 %lshr_ln26_63 = lshr i128 %llike_1_load_32, i128 %zext_ln26_63

]]></Node>
<StgValue><ssdm name="lshr_ln26_63"/></StgValue>
</operation>

<operation id="1690" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1508 %trunc_ln26_63 = trunc i128 %lshr_ln26_63

]]></Node>
<StgValue><ssdm name="trunc_ln26_63"/></StgValue>
</operation>

<operation id="1691" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1509 %bitcast_ln26_63 = bitcast i64 %trunc_ln26_63

]]></Node>
<StgValue><ssdm name="bitcast_ln26_63"/></StgValue>
</operation>

<operation id="1692" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1510 %tmp_151 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_62, i64 %bitcast_ln26_63, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1693" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1537 %llike_load_33 = load i12 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1694" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1542 %llike_1_load_33 = load i12 %llike_1_addr_33

]]></Node>
<StgValue><ssdm name="llike_1_load_33"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1695" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:123 %tmp_959 = or i12 %tmp_2, i12 34

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="1696" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:124 %tmp_959_cast = zext i12 %tmp_959

]]></Node>
<StgValue><ssdm name="tmp_959_cast"/></StgValue>
</operation>

<operation id="1697" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:125 %llike_addr_34 = getelementptr i128 %llike, i64 0, i64 %tmp_959_cast

]]></Node>
<StgValue><ssdm name="llike_addr_34"/></StgValue>
</operation>

<operation id="1698" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:247 %llike_1_addr_34 = getelementptr i128 %llike_1, i64 0, i64 %tmp_959_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_34"/></StgValue>
</operation>

<operation id="1699" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1133 %bitcast_ln29_40 = bitcast i64 %p_20

]]></Node>
<StgValue><ssdm name="bitcast_ln29_40"/></StgValue>
</operation>

<operation id="1700" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1134 %tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1701" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1135 %trunc_ln29_40 = trunc i64 %bitcast_ln29_40

]]></Node>
<StgValue><ssdm name="trunc_ln29_40"/></StgValue>
</operation>

<operation id="1702" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1136 %bitcast_ln29_41 = bitcast i64 %min_p_40

]]></Node>
<StgValue><ssdm name="bitcast_ln29_41"/></StgValue>
</operation>

<operation id="1703" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1137 %tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1704" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1138 %trunc_ln29_41 = trunc i64 %bitcast_ln29_41

]]></Node>
<StgValue><ssdm name="trunc_ln29_41"/></StgValue>
</operation>

<operation id="1705" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1139 %icmp_ln29_80 = icmp_ne  i11 %tmp_98, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_80"/></StgValue>
</operation>

<operation id="1706" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1140 %icmp_ln29_81 = icmp_eq  i52 %trunc_ln29_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_81"/></StgValue>
</operation>

<operation id="1707" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1141 %or_ln29_40 = or i1 %icmp_ln29_81, i1 %icmp_ln29_80

]]></Node>
<StgValue><ssdm name="or_ln29_40"/></StgValue>
</operation>

<operation id="1708" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1142 %icmp_ln29_82 = icmp_ne  i11 %tmp_99, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_82"/></StgValue>
</operation>

<operation id="1709" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1143 %icmp_ln29_83 = icmp_eq  i52 %trunc_ln29_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_83"/></StgValue>
</operation>

<operation id="1710" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1144 %or_ln29_41 = or i1 %icmp_ln29_83, i1 %icmp_ln29_82

]]></Node>
<StgValue><ssdm name="or_ln29_41"/></StgValue>
</operation>

<operation id="1711" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1145 %and_ln29_40 = and i1 %or_ln29_40, i1 %or_ln29_41

]]></Node>
<StgValue><ssdm name="and_ln29_40"/></StgValue>
</operation>

<operation id="1712" st_id="56" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1146 %tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1713" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1147 %and_ln29_41 = and i1 %and_ln29_40, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln29_41"/></StgValue>
</operation>

<operation id="1714" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1148 %min_p_42 = select i1 %and_ln29_41, i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="min_p_42"/></StgValue>
</operation>

<operation id="1715" st_id="56" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1181 %tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1716" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1717" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1201 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1718" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1719" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1720" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1721" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1722" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1723" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1374 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1724" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1725" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1726" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1727" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1514 %bitcast_ln27_31 = bitcast i64 %trunc_ln27_15

]]></Node>
<StgValue><ssdm name="bitcast_ln27_31"/></StgValue>
</operation>

<operation id="1728" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1729" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1537 %llike_load_33 = load i12 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1730" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1538 %zext_ln26_64 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_64"/></StgValue>
</operation>

<operation id="1731" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1539 %lshr_ln26_64 = lshr i128 %llike_load_33, i128 %zext_ln26_64

]]></Node>
<StgValue><ssdm name="lshr_ln26_64"/></StgValue>
</operation>

<operation id="1732" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1540 %trunc_ln26_64 = trunc i128 %lshr_ln26_64

]]></Node>
<StgValue><ssdm name="trunc_ln26_64"/></StgValue>
</operation>

<operation id="1733" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1541 %bitcast_ln26_64 = bitcast i64 %trunc_ln26_64

]]></Node>
<StgValue><ssdm name="bitcast_ln26_64"/></StgValue>
</operation>

<operation id="1734" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1542 %llike_1_load_33 = load i12 %llike_1_addr_33

]]></Node>
<StgValue><ssdm name="llike_1_load_33"/></StgValue>
</operation>

<operation id="1735" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1543 %zext_ln26_65 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_65"/></StgValue>
</operation>

<operation id="1736" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1544 %lshr_ln26_65 = lshr i128 %llike_1_load_33, i128 %zext_ln26_65

]]></Node>
<StgValue><ssdm name="lshr_ln26_65"/></StgValue>
</operation>

<operation id="1737" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1545 %trunc_ln26_65 = trunc i128 %lshr_ln26_65

]]></Node>
<StgValue><ssdm name="trunc_ln26_65"/></StgValue>
</operation>

<operation id="1738" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1546 %bitcast_ln26_65 = bitcast i64 %trunc_ln26_65

]]></Node>
<StgValue><ssdm name="bitcast_ln26_65"/></StgValue>
</operation>

<operation id="1739" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1547 %tmp_155 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_64, i64 %bitcast_ln26_65, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1740" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1574 %llike_load_34 = load i12 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1741" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1579 %llike_1_load_34 = load i12 %llike_1_addr_34

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1742" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:126 %tmp_960 = or i12 %tmp_2, i12 35

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="1743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:127 %tmp_960_cast = zext i12 %tmp_960

]]></Node>
<StgValue><ssdm name="tmp_960_cast"/></StgValue>
</operation>

<operation id="1744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:128 %llike_addr_35 = getelementptr i128 %llike, i64 0, i64 %tmp_960_cast

]]></Node>
<StgValue><ssdm name="llike_addr_35"/></StgValue>
</operation>

<operation id="1745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:248 %llike_1_addr_35 = getelementptr i128 %llike_1, i64 0, i64 %tmp_960_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_35"/></StgValue>
</operation>

<operation id="1746" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1168 %bitcast_ln29_42 = bitcast i64 %p_21

]]></Node>
<StgValue><ssdm name="bitcast_ln29_42"/></StgValue>
</operation>

<operation id="1747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1169 %tmp_103 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1748" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1170 %trunc_ln29_42 = trunc i64 %bitcast_ln29_42

]]></Node>
<StgValue><ssdm name="trunc_ln29_42"/></StgValue>
</operation>

<operation id="1749" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1171 %bitcast_ln29_43 = bitcast i64 %min_p_42

]]></Node>
<StgValue><ssdm name="bitcast_ln29_43"/></StgValue>
</operation>

<operation id="1750" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1172 %tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1751" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1173 %trunc_ln29_43 = trunc i64 %bitcast_ln29_43

]]></Node>
<StgValue><ssdm name="trunc_ln29_43"/></StgValue>
</operation>

<operation id="1752" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1174 %icmp_ln29_84 = icmp_ne  i11 %tmp_103, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_84"/></StgValue>
</operation>

<operation id="1753" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1175 %icmp_ln29_85 = icmp_eq  i52 %trunc_ln29_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_85"/></StgValue>
</operation>

<operation id="1754" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1176 %or_ln29_42 = or i1 %icmp_ln29_85, i1 %icmp_ln29_84

]]></Node>
<StgValue><ssdm name="or_ln29_42"/></StgValue>
</operation>

<operation id="1755" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1177 %icmp_ln29_86 = icmp_ne  i11 %tmp_104, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_86"/></StgValue>
</operation>

<operation id="1756" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1178 %icmp_ln29_87 = icmp_eq  i52 %trunc_ln29_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_87"/></StgValue>
</operation>

<operation id="1757" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1179 %or_ln29_43 = or i1 %icmp_ln29_87, i1 %icmp_ln29_86

]]></Node>
<StgValue><ssdm name="or_ln29_43"/></StgValue>
</operation>

<operation id="1758" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1180 %and_ln29_42 = and i1 %or_ln29_42, i1 %or_ln29_43

]]></Node>
<StgValue><ssdm name="and_ln29_42"/></StgValue>
</operation>

<operation id="1759" st_id="57" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1181 %tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1760" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1182 %and_ln29_43 = and i1 %and_ln29_42, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln29_43"/></StgValue>
</operation>

<operation id="1761" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1183 %min_p_44 = select i1 %and_ln29_43, i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="min_p_44"/></StgValue>
</operation>

<operation id="1762" st_id="57" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1216 %tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1763" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1764" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1236 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1765" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1766" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1767" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1768" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1769" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1770" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1409 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1771" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1772" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1773" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1774" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1551 %bitcast_ln27_32 = bitcast i64 %trunc_ln27_16

]]></Node>
<StgValue><ssdm name="bitcast_ln27_32"/></StgValue>
</operation>

<operation id="1775" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1776" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1574 %llike_load_34 = load i12 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1777" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1575 %zext_ln26_66 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_66"/></StgValue>
</operation>

<operation id="1778" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1576 %lshr_ln26_66 = lshr i128 %llike_load_34, i128 %zext_ln26_66

]]></Node>
<StgValue><ssdm name="lshr_ln26_66"/></StgValue>
</operation>

<operation id="1779" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1577 %trunc_ln26_66 = trunc i128 %lshr_ln26_66

]]></Node>
<StgValue><ssdm name="trunc_ln26_66"/></StgValue>
</operation>

<operation id="1780" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1578 %bitcast_ln26_66 = bitcast i64 %trunc_ln26_66

]]></Node>
<StgValue><ssdm name="bitcast_ln26_66"/></StgValue>
</operation>

<operation id="1781" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1579 %llike_1_load_34 = load i12 %llike_1_addr_34

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>

<operation id="1782" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1580 %zext_ln26_67 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_67"/></StgValue>
</operation>

<operation id="1783" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1581 %lshr_ln26_67 = lshr i128 %llike_1_load_34, i128 %zext_ln26_67

]]></Node>
<StgValue><ssdm name="lshr_ln26_67"/></StgValue>
</operation>

<operation id="1784" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1582 %trunc_ln26_67 = trunc i128 %lshr_ln26_67

]]></Node>
<StgValue><ssdm name="trunc_ln26_67"/></StgValue>
</operation>

<operation id="1785" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1583 %bitcast_ln26_67 = bitcast i64 %trunc_ln26_67

]]></Node>
<StgValue><ssdm name="bitcast_ln26_67"/></StgValue>
</operation>

<operation id="1786" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1584 %tmp_159 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_66, i64 %bitcast_ln26_67, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1787" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1611 %llike_load_35 = load i12 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1788" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1616 %llike_1_load_35 = load i12 %llike_1_addr_35

]]></Node>
<StgValue><ssdm name="llike_1_load_35"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1789" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:129 %tmp_961 = or i12 %tmp_2, i12 36

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="1790" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:130 %tmp_961_cast = zext i12 %tmp_961

]]></Node>
<StgValue><ssdm name="tmp_961_cast"/></StgValue>
</operation>

<operation id="1791" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:131 %llike_addr_36 = getelementptr i128 %llike, i64 0, i64 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="llike_addr_36"/></StgValue>
</operation>

<operation id="1792" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:249 %llike_1_addr_36 = getelementptr i128 %llike_1, i64 0, i64 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_36"/></StgValue>
</operation>

<operation id="1793" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1203 %bitcast_ln29_44 = bitcast i64 %p_22

]]></Node>
<StgValue><ssdm name="bitcast_ln29_44"/></StgValue>
</operation>

<operation id="1794" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1204 %tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1795" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1205 %trunc_ln29_44 = trunc i64 %bitcast_ln29_44

]]></Node>
<StgValue><ssdm name="trunc_ln29_44"/></StgValue>
</operation>

<operation id="1796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1206 %bitcast_ln29_45 = bitcast i64 %min_p_44

]]></Node>
<StgValue><ssdm name="bitcast_ln29_45"/></StgValue>
</operation>

<operation id="1797" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1207 %tmp_109 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1798" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1208 %trunc_ln29_45 = trunc i64 %bitcast_ln29_45

]]></Node>
<StgValue><ssdm name="trunc_ln29_45"/></StgValue>
</operation>

<operation id="1799" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1209 %icmp_ln29_88 = icmp_ne  i11 %tmp_108, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_88"/></StgValue>
</operation>

<operation id="1800" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1210 %icmp_ln29_89 = icmp_eq  i52 %trunc_ln29_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_89"/></StgValue>
</operation>

<operation id="1801" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1211 %or_ln29_44 = or i1 %icmp_ln29_89, i1 %icmp_ln29_88

]]></Node>
<StgValue><ssdm name="or_ln29_44"/></StgValue>
</operation>

<operation id="1802" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1212 %icmp_ln29_90 = icmp_ne  i11 %tmp_109, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_90"/></StgValue>
</operation>

<operation id="1803" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1213 %icmp_ln29_91 = icmp_eq  i52 %trunc_ln29_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_91"/></StgValue>
</operation>

<operation id="1804" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1214 %or_ln29_45 = or i1 %icmp_ln29_91, i1 %icmp_ln29_90

]]></Node>
<StgValue><ssdm name="or_ln29_45"/></StgValue>
</operation>

<operation id="1805" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1215 %and_ln29_44 = and i1 %or_ln29_44, i1 %or_ln29_45

]]></Node>
<StgValue><ssdm name="and_ln29_44"/></StgValue>
</operation>

<operation id="1806" st_id="58" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1216 %tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1807" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1217 %and_ln29_45 = and i1 %and_ln29_44, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln29_45"/></StgValue>
</operation>

<operation id="1808" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1218 %min_p_46 = select i1 %and_ln29_45, i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="min_p_46"/></StgValue>
</operation>

<operation id="1809" st_id="58" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1251 %tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1810" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1811" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1271 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1812" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1813" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1814" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1815" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1816" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1817" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1444 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1818" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1819" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1820" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1821" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1588 %bitcast_ln27_33 = bitcast i64 %trunc_ln27_17

]]></Node>
<StgValue><ssdm name="bitcast_ln27_33"/></StgValue>
</operation>

<operation id="1822" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1823" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1611 %llike_load_35 = load i12 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1824" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1612 %zext_ln26_68 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_68"/></StgValue>
</operation>

<operation id="1825" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1613 %lshr_ln26_68 = lshr i128 %llike_load_35, i128 %zext_ln26_68

]]></Node>
<StgValue><ssdm name="lshr_ln26_68"/></StgValue>
</operation>

<operation id="1826" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1614 %trunc_ln26_68 = trunc i128 %lshr_ln26_68

]]></Node>
<StgValue><ssdm name="trunc_ln26_68"/></StgValue>
</operation>

<operation id="1827" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1615 %bitcast_ln26_68 = bitcast i64 %trunc_ln26_68

]]></Node>
<StgValue><ssdm name="bitcast_ln26_68"/></StgValue>
</operation>

<operation id="1828" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1616 %llike_1_load_35 = load i12 %llike_1_addr_35

]]></Node>
<StgValue><ssdm name="llike_1_load_35"/></StgValue>
</operation>

<operation id="1829" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1617 %zext_ln26_69 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_69"/></StgValue>
</operation>

<operation id="1830" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1618 %lshr_ln26_69 = lshr i128 %llike_1_load_35, i128 %zext_ln26_69

]]></Node>
<StgValue><ssdm name="lshr_ln26_69"/></StgValue>
</operation>

<operation id="1831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1619 %trunc_ln26_69 = trunc i128 %lshr_ln26_69

]]></Node>
<StgValue><ssdm name="trunc_ln26_69"/></StgValue>
</operation>

<operation id="1832" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1620 %bitcast_ln26_69 = bitcast i64 %trunc_ln26_69

]]></Node>
<StgValue><ssdm name="bitcast_ln26_69"/></StgValue>
</operation>

<operation id="1833" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1621 %tmp_163 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_68, i64 %bitcast_ln26_69, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1834" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1648 %llike_load_36 = load i12 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1835" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1653 %llike_1_load_36 = load i12 %llike_1_addr_36

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1836" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:132 %tmp_962 = or i12 %tmp_2, i12 37

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="1837" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:133 %tmp_962_cast = zext i12 %tmp_962

]]></Node>
<StgValue><ssdm name="tmp_962_cast"/></StgValue>
</operation>

<operation id="1838" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:134 %llike_addr_37 = getelementptr i128 %llike, i64 0, i64 %tmp_962_cast

]]></Node>
<StgValue><ssdm name="llike_addr_37"/></StgValue>
</operation>

<operation id="1839" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:250 %llike_1_addr_37 = getelementptr i128 %llike_1, i64 0, i64 %tmp_962_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_37"/></StgValue>
</operation>

<operation id="1840" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1238 %bitcast_ln29_46 = bitcast i64 %p_23

]]></Node>
<StgValue><ssdm name="bitcast_ln29_46"/></StgValue>
</operation>

<operation id="1841" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1239 %tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1842" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1240 %trunc_ln29_46 = trunc i64 %bitcast_ln29_46

]]></Node>
<StgValue><ssdm name="trunc_ln29_46"/></StgValue>
</operation>

<operation id="1843" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1241 %bitcast_ln29_47 = bitcast i64 %min_p_46

]]></Node>
<StgValue><ssdm name="bitcast_ln29_47"/></StgValue>
</operation>

<operation id="1844" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1242 %tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1845" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1243 %trunc_ln29_47 = trunc i64 %bitcast_ln29_47

]]></Node>
<StgValue><ssdm name="trunc_ln29_47"/></StgValue>
</operation>

<operation id="1846" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1244 %icmp_ln29_92 = icmp_ne  i11 %tmp_113, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_92"/></StgValue>
</operation>

<operation id="1847" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1245 %icmp_ln29_93 = icmp_eq  i52 %trunc_ln29_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_93"/></StgValue>
</operation>

<operation id="1848" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1246 %or_ln29_46 = or i1 %icmp_ln29_93, i1 %icmp_ln29_92

]]></Node>
<StgValue><ssdm name="or_ln29_46"/></StgValue>
</operation>

<operation id="1849" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1247 %icmp_ln29_94 = icmp_ne  i11 %tmp_114, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_94"/></StgValue>
</operation>

<operation id="1850" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1248 %icmp_ln29_95 = icmp_eq  i52 %trunc_ln29_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_95"/></StgValue>
</operation>

<operation id="1851" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1249 %or_ln29_47 = or i1 %icmp_ln29_95, i1 %icmp_ln29_94

]]></Node>
<StgValue><ssdm name="or_ln29_47"/></StgValue>
</operation>

<operation id="1852" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1250 %and_ln29_46 = and i1 %or_ln29_46, i1 %or_ln29_47

]]></Node>
<StgValue><ssdm name="and_ln29_46"/></StgValue>
</operation>

<operation id="1853" st_id="59" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1251 %tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1854" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1252 %and_ln29_47 = and i1 %and_ln29_46, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln29_47"/></StgValue>
</operation>

<operation id="1855" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1253 %min_p_48 = select i1 %and_ln29_47, i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="min_p_48"/></StgValue>
</operation>

<operation id="1856" st_id="59" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1286 %tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1857" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1858" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1306 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1859" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1860" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1861" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1862" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1863" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1864" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1479 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1865" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1866" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1867" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1868" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1625 %bitcast_ln27_34 = bitcast i64 %trunc_ln27_18

]]></Node>
<StgValue><ssdm name="bitcast_ln27_34"/></StgValue>
</operation>

<operation id="1869" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1870" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1648 %llike_load_36 = load i12 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1871" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1649 %zext_ln26_70 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_70"/></StgValue>
</operation>

<operation id="1872" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1650 %lshr_ln26_70 = lshr i128 %llike_load_36, i128 %zext_ln26_70

]]></Node>
<StgValue><ssdm name="lshr_ln26_70"/></StgValue>
</operation>

<operation id="1873" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1651 %trunc_ln26_70 = trunc i128 %lshr_ln26_70

]]></Node>
<StgValue><ssdm name="trunc_ln26_70"/></StgValue>
</operation>

<operation id="1874" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1652 %bitcast_ln26_70 = bitcast i64 %trunc_ln26_70

]]></Node>
<StgValue><ssdm name="bitcast_ln26_70"/></StgValue>
</operation>

<operation id="1875" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1653 %llike_1_load_36 = load i12 %llike_1_addr_36

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>

<operation id="1876" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1654 %zext_ln26_71 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_71"/></StgValue>
</operation>

<operation id="1877" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1655 %lshr_ln26_71 = lshr i128 %llike_1_load_36, i128 %zext_ln26_71

]]></Node>
<StgValue><ssdm name="lshr_ln26_71"/></StgValue>
</operation>

<operation id="1878" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1656 %trunc_ln26_71 = trunc i128 %lshr_ln26_71

]]></Node>
<StgValue><ssdm name="trunc_ln26_71"/></StgValue>
</operation>

<operation id="1879" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1657 %bitcast_ln26_71 = bitcast i64 %trunc_ln26_71

]]></Node>
<StgValue><ssdm name="bitcast_ln26_71"/></StgValue>
</operation>

<operation id="1880" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1658 %tmp_167 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_70, i64 %bitcast_ln26_71, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1881" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1685 %llike_load_37 = load i12 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1882" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1690 %llike_1_load_37 = load i12 %llike_1_addr_37

]]></Node>
<StgValue><ssdm name="llike_1_load_37"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1883" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:135 %tmp_963 = or i12 %tmp_2, i12 38

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="1884" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:136 %tmp_963_cast = zext i12 %tmp_963

]]></Node>
<StgValue><ssdm name="tmp_963_cast"/></StgValue>
</operation>

<operation id="1885" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:137 %llike_addr_38 = getelementptr i128 %llike, i64 0, i64 %tmp_963_cast

]]></Node>
<StgValue><ssdm name="llike_addr_38"/></StgValue>
</operation>

<operation id="1886" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:251 %llike_1_addr_38 = getelementptr i128 %llike_1, i64 0, i64 %tmp_963_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_38"/></StgValue>
</operation>

<operation id="1887" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1273 %bitcast_ln29_48 = bitcast i64 %p_24

]]></Node>
<StgValue><ssdm name="bitcast_ln29_48"/></StgValue>
</operation>

<operation id="1888" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1274 %tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1889" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1275 %trunc_ln29_48 = trunc i64 %bitcast_ln29_48

]]></Node>
<StgValue><ssdm name="trunc_ln29_48"/></StgValue>
</operation>

<operation id="1890" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1276 %bitcast_ln29_49 = bitcast i64 %min_p_48

]]></Node>
<StgValue><ssdm name="bitcast_ln29_49"/></StgValue>
</operation>

<operation id="1891" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1277 %tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1892" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1278 %trunc_ln29_49 = trunc i64 %bitcast_ln29_49

]]></Node>
<StgValue><ssdm name="trunc_ln29_49"/></StgValue>
</operation>

<operation id="1893" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1279 %icmp_ln29_96 = icmp_ne  i11 %tmp_118, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_96"/></StgValue>
</operation>

<operation id="1894" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1280 %icmp_ln29_97 = icmp_eq  i52 %trunc_ln29_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_97"/></StgValue>
</operation>

<operation id="1895" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1281 %or_ln29_48 = or i1 %icmp_ln29_97, i1 %icmp_ln29_96

]]></Node>
<StgValue><ssdm name="or_ln29_48"/></StgValue>
</operation>

<operation id="1896" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1282 %icmp_ln29_98 = icmp_ne  i11 %tmp_119, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_98"/></StgValue>
</operation>

<operation id="1897" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1283 %icmp_ln29_99 = icmp_eq  i52 %trunc_ln29_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_99"/></StgValue>
</operation>

<operation id="1898" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1284 %or_ln29_49 = or i1 %icmp_ln29_99, i1 %icmp_ln29_98

]]></Node>
<StgValue><ssdm name="or_ln29_49"/></StgValue>
</operation>

<operation id="1899" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1285 %and_ln29_48 = and i1 %or_ln29_48, i1 %or_ln29_49

]]></Node>
<StgValue><ssdm name="and_ln29_48"/></StgValue>
</operation>

<operation id="1900" st_id="60" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1286 %tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1901" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1287 %and_ln29_49 = and i1 %and_ln29_48, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln29_49"/></StgValue>
</operation>

<operation id="1902" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1288 %min_p_50 = select i1 %and_ln29_49, i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="min_p_50"/></StgValue>
</operation>

<operation id="1903" st_id="60" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1321 %tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1904" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1905" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1341 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1906" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1907" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1908" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1909" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1910" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1911" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1516 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1912" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1913" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1914" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1915" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1662 %bitcast_ln27_35 = bitcast i64 %trunc_ln27_19

]]></Node>
<StgValue><ssdm name="bitcast_ln27_35"/></StgValue>
</operation>

<operation id="1916" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="1917" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1685 %llike_load_37 = load i12 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1918" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1686 %zext_ln26_72 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_72"/></StgValue>
</operation>

<operation id="1919" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1687 %lshr_ln26_72 = lshr i128 %llike_load_37, i128 %zext_ln26_72

]]></Node>
<StgValue><ssdm name="lshr_ln26_72"/></StgValue>
</operation>

<operation id="1920" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1688 %trunc_ln26_72 = trunc i128 %lshr_ln26_72

]]></Node>
<StgValue><ssdm name="trunc_ln26_72"/></StgValue>
</operation>

<operation id="1921" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1689 %bitcast_ln26_72 = bitcast i64 %trunc_ln26_72

]]></Node>
<StgValue><ssdm name="bitcast_ln26_72"/></StgValue>
</operation>

<operation id="1922" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1690 %llike_1_load_37 = load i12 %llike_1_addr_37

]]></Node>
<StgValue><ssdm name="llike_1_load_37"/></StgValue>
</operation>

<operation id="1923" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1691 %zext_ln26_73 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_73"/></StgValue>
</operation>

<operation id="1924" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1692 %lshr_ln26_73 = lshr i128 %llike_1_load_37, i128 %zext_ln26_73

]]></Node>
<StgValue><ssdm name="lshr_ln26_73"/></StgValue>
</operation>

<operation id="1925" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1693 %trunc_ln26_73 = trunc i128 %lshr_ln26_73

]]></Node>
<StgValue><ssdm name="trunc_ln26_73"/></StgValue>
</operation>

<operation id="1926" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1694 %bitcast_ln26_73 = bitcast i64 %trunc_ln26_73

]]></Node>
<StgValue><ssdm name="bitcast_ln26_73"/></StgValue>
</operation>

<operation id="1927" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1695 %tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_72, i64 %bitcast_ln26_73, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1928" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1722 %llike_load_38 = load i12 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1929" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1727 %llike_1_load_38 = load i12 %llike_1_addr_38

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1930" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:138 %tmp_964 = or i12 %tmp_2, i12 39

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="1931" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:139 %tmp_964_cast = zext i12 %tmp_964

]]></Node>
<StgValue><ssdm name="tmp_964_cast"/></StgValue>
</operation>

<operation id="1932" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:140 %llike_addr_39 = getelementptr i128 %llike, i64 0, i64 %tmp_964_cast

]]></Node>
<StgValue><ssdm name="llike_addr_39"/></StgValue>
</operation>

<operation id="1933" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:252 %llike_1_addr_39 = getelementptr i128 %llike_1, i64 0, i64 %tmp_964_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_39"/></StgValue>
</operation>

<operation id="1934" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1308 %bitcast_ln29_50 = bitcast i64 %p_25

]]></Node>
<StgValue><ssdm name="bitcast_ln29_50"/></StgValue>
</operation>

<operation id="1935" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1309 %tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1936" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1310 %trunc_ln29_50 = trunc i64 %bitcast_ln29_50

]]></Node>
<StgValue><ssdm name="trunc_ln29_50"/></StgValue>
</operation>

<operation id="1937" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1311 %bitcast_ln29_51 = bitcast i64 %min_p_50

]]></Node>
<StgValue><ssdm name="bitcast_ln29_51"/></StgValue>
</operation>

<operation id="1938" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1312 %tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1939" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1313 %trunc_ln29_51 = trunc i64 %bitcast_ln29_51

]]></Node>
<StgValue><ssdm name="trunc_ln29_51"/></StgValue>
</operation>

<operation id="1940" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1314 %icmp_ln29_100 = icmp_ne  i11 %tmp_123, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_100"/></StgValue>
</operation>

<operation id="1941" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1315 %icmp_ln29_101 = icmp_eq  i52 %trunc_ln29_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_101"/></StgValue>
</operation>

<operation id="1942" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1316 %or_ln29_50 = or i1 %icmp_ln29_101, i1 %icmp_ln29_100

]]></Node>
<StgValue><ssdm name="or_ln29_50"/></StgValue>
</operation>

<operation id="1943" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1317 %icmp_ln29_102 = icmp_ne  i11 %tmp_124, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_102"/></StgValue>
</operation>

<operation id="1944" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1318 %icmp_ln29_103 = icmp_eq  i52 %trunc_ln29_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_103"/></StgValue>
</operation>

<operation id="1945" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1319 %or_ln29_51 = or i1 %icmp_ln29_103, i1 %icmp_ln29_102

]]></Node>
<StgValue><ssdm name="or_ln29_51"/></StgValue>
</operation>

<operation id="1946" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1320 %and_ln29_50 = and i1 %or_ln29_50, i1 %or_ln29_51

]]></Node>
<StgValue><ssdm name="and_ln29_50"/></StgValue>
</operation>

<operation id="1947" st_id="61" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1321 %tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1948" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1322 %and_ln29_51 = and i1 %and_ln29_50, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln29_51"/></StgValue>
</operation>

<operation id="1949" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1323 %min_p_52 = select i1 %and_ln29_51, i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="min_p_52"/></StgValue>
</operation>

<operation id="1950" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1356 %tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1951" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1952" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1376 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1953" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1954" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1955" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1956" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1957" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1958" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1553 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1959" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1960" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1961" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="1962" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1699 %bitcast_ln27_36 = bitcast i64 %trunc_ln27_20

]]></Node>
<StgValue><ssdm name="bitcast_ln27_36"/></StgValue>
</operation>

<operation id="1963" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="1964" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1722 %llike_load_38 = load i12 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1965" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1723 %zext_ln26_74 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_74"/></StgValue>
</operation>

<operation id="1966" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1724 %lshr_ln26_74 = lshr i128 %llike_load_38, i128 %zext_ln26_74

]]></Node>
<StgValue><ssdm name="lshr_ln26_74"/></StgValue>
</operation>

<operation id="1967" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1725 %trunc_ln26_74 = trunc i128 %lshr_ln26_74

]]></Node>
<StgValue><ssdm name="trunc_ln26_74"/></StgValue>
</operation>

<operation id="1968" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1726 %bitcast_ln26_74 = bitcast i64 %trunc_ln26_74

]]></Node>
<StgValue><ssdm name="bitcast_ln26_74"/></StgValue>
</operation>

<operation id="1969" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1727 %llike_1_load_38 = load i12 %llike_1_addr_38

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>

<operation id="1970" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1728 %zext_ln26_75 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_75"/></StgValue>
</operation>

<operation id="1971" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1729 %lshr_ln26_75 = lshr i128 %llike_1_load_38, i128 %zext_ln26_75

]]></Node>
<StgValue><ssdm name="lshr_ln26_75"/></StgValue>
</operation>

<operation id="1972" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1730 %trunc_ln26_75 = trunc i128 %lshr_ln26_75

]]></Node>
<StgValue><ssdm name="trunc_ln26_75"/></StgValue>
</operation>

<operation id="1973" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1731 %bitcast_ln26_75 = bitcast i64 %trunc_ln26_75

]]></Node>
<StgValue><ssdm name="bitcast_ln26_75"/></StgValue>
</operation>

<operation id="1974" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1732 %tmp_175 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_74, i64 %bitcast_ln26_75, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1975" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1759 %llike_load_39 = load i12 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1976" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1764 %llike_1_load_39 = load i12 %llike_1_addr_39

]]></Node>
<StgValue><ssdm name="llike_1_load_39"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1977" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:141 %tmp_965 = or i12 %tmp_2, i12 40

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="1978" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:142 %tmp_965_cast = zext i12 %tmp_965

]]></Node>
<StgValue><ssdm name="tmp_965_cast"/></StgValue>
</operation>

<operation id="1979" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:143 %llike_addr_40 = getelementptr i128 %llike, i64 0, i64 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="llike_addr_40"/></StgValue>
</operation>

<operation id="1980" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:253 %llike_1_addr_40 = getelementptr i128 %llike_1, i64 0, i64 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_40"/></StgValue>
</operation>

<operation id="1981" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1343 %bitcast_ln29_52 = bitcast i64 %p_26

]]></Node>
<StgValue><ssdm name="bitcast_ln29_52"/></StgValue>
</operation>

<operation id="1982" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1344 %tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1983" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1345 %trunc_ln29_52 = trunc i64 %bitcast_ln29_52

]]></Node>
<StgValue><ssdm name="trunc_ln29_52"/></StgValue>
</operation>

<operation id="1984" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1346 %bitcast_ln29_53 = bitcast i64 %min_p_52

]]></Node>
<StgValue><ssdm name="bitcast_ln29_53"/></StgValue>
</operation>

<operation id="1985" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1347 %tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1986" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1348 %trunc_ln29_53 = trunc i64 %bitcast_ln29_53

]]></Node>
<StgValue><ssdm name="trunc_ln29_53"/></StgValue>
</operation>

<operation id="1987" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1349 %icmp_ln29_104 = icmp_ne  i11 %tmp_128, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_104"/></StgValue>
</operation>

<operation id="1988" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1350 %icmp_ln29_105 = icmp_eq  i52 %trunc_ln29_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_105"/></StgValue>
</operation>

<operation id="1989" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1351 %or_ln29_52 = or i1 %icmp_ln29_105, i1 %icmp_ln29_104

]]></Node>
<StgValue><ssdm name="or_ln29_52"/></StgValue>
</operation>

<operation id="1990" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1352 %icmp_ln29_106 = icmp_ne  i11 %tmp_129, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_106"/></StgValue>
</operation>

<operation id="1991" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1353 %icmp_ln29_107 = icmp_eq  i52 %trunc_ln29_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_107"/></StgValue>
</operation>

<operation id="1992" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1354 %or_ln29_53 = or i1 %icmp_ln29_107, i1 %icmp_ln29_106

]]></Node>
<StgValue><ssdm name="or_ln29_53"/></StgValue>
</operation>

<operation id="1993" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1355 %and_ln29_52 = and i1 %or_ln29_52, i1 %or_ln29_53

]]></Node>
<StgValue><ssdm name="and_ln29_52"/></StgValue>
</operation>

<operation id="1994" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1356 %tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1995" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1357 %and_ln29_53 = and i1 %and_ln29_52, i1 %tmp_130

]]></Node>
<StgValue><ssdm name="and_ln29_53"/></StgValue>
</operation>

<operation id="1996" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1358 %min_p_54 = select i1 %and_ln29_53, i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="min_p_54"/></StgValue>
</operation>

<operation id="1997" st_id="62" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1391 %tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1998" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1999" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1411 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2000" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="2001" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2002" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2003" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2004" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="2005" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1590 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2006" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="2007" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2008" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2009" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1736 %bitcast_ln27_37 = bitcast i64 %trunc_ln27_21

]]></Node>
<StgValue><ssdm name="bitcast_ln27_37"/></StgValue>
</operation>

<operation id="2010" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2011" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1759 %llike_load_39 = load i12 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="2012" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1760 %zext_ln26_76 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_76"/></StgValue>
</operation>

<operation id="2013" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1761 %lshr_ln26_76 = lshr i128 %llike_load_39, i128 %zext_ln26_76

]]></Node>
<StgValue><ssdm name="lshr_ln26_76"/></StgValue>
</operation>

<operation id="2014" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1762 %trunc_ln26_76 = trunc i128 %lshr_ln26_76

]]></Node>
<StgValue><ssdm name="trunc_ln26_76"/></StgValue>
</operation>

<operation id="2015" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1763 %bitcast_ln26_76 = bitcast i64 %trunc_ln26_76

]]></Node>
<StgValue><ssdm name="bitcast_ln26_76"/></StgValue>
</operation>

<operation id="2016" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1764 %llike_1_load_39 = load i12 %llike_1_addr_39

]]></Node>
<StgValue><ssdm name="llike_1_load_39"/></StgValue>
</operation>

<operation id="2017" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1765 %zext_ln26_77 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_77"/></StgValue>
</operation>

<operation id="2018" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1766 %lshr_ln26_77 = lshr i128 %llike_1_load_39, i128 %zext_ln26_77

]]></Node>
<StgValue><ssdm name="lshr_ln26_77"/></StgValue>
</operation>

<operation id="2019" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1767 %trunc_ln26_77 = trunc i128 %lshr_ln26_77

]]></Node>
<StgValue><ssdm name="trunc_ln26_77"/></StgValue>
</operation>

<operation id="2020" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1768 %bitcast_ln26_77 = bitcast i64 %trunc_ln26_77

]]></Node>
<StgValue><ssdm name="bitcast_ln26_77"/></StgValue>
</operation>

<operation id="2021" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1769 %tmp_179 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_76, i64 %bitcast_ln26_77, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2022" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1796 %llike_load_40 = load i12 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="2023" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1801 %llike_1_load_40 = load i12 %llike_1_addr_40

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="2024" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:144 %tmp_966 = or i12 %tmp_2, i12 41

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2025" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:145 %tmp_966_cast = zext i12 %tmp_966

]]></Node>
<StgValue><ssdm name="tmp_966_cast"/></StgValue>
</operation>

<operation id="2026" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:146 %llike_addr_41 = getelementptr i128 %llike, i64 0, i64 %tmp_966_cast

]]></Node>
<StgValue><ssdm name="llike_addr_41"/></StgValue>
</operation>

<operation id="2027" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:254 %llike_1_addr_41 = getelementptr i128 %llike_1, i64 0, i64 %tmp_966_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_41"/></StgValue>
</operation>

<operation id="2028" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1378 %bitcast_ln29_54 = bitcast i64 %p_27

]]></Node>
<StgValue><ssdm name="bitcast_ln29_54"/></StgValue>
</operation>

<operation id="2029" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1379 %tmp_133 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2030" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1380 %trunc_ln29_54 = trunc i64 %bitcast_ln29_54

]]></Node>
<StgValue><ssdm name="trunc_ln29_54"/></StgValue>
</operation>

<operation id="2031" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1381 %bitcast_ln29_55 = bitcast i64 %min_p_54

]]></Node>
<StgValue><ssdm name="bitcast_ln29_55"/></StgValue>
</operation>

<operation id="2032" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1382 %tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2033" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1383 %trunc_ln29_55 = trunc i64 %bitcast_ln29_55

]]></Node>
<StgValue><ssdm name="trunc_ln29_55"/></StgValue>
</operation>

<operation id="2034" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1384 %icmp_ln29_108 = icmp_ne  i11 %tmp_133, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_108"/></StgValue>
</operation>

<operation id="2035" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1385 %icmp_ln29_109 = icmp_eq  i52 %trunc_ln29_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_109"/></StgValue>
</operation>

<operation id="2036" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1386 %or_ln29_54 = or i1 %icmp_ln29_109, i1 %icmp_ln29_108

]]></Node>
<StgValue><ssdm name="or_ln29_54"/></StgValue>
</operation>

<operation id="2037" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1387 %icmp_ln29_110 = icmp_ne  i11 %tmp_134, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_110"/></StgValue>
</operation>

<operation id="2038" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1388 %icmp_ln29_111 = icmp_eq  i52 %trunc_ln29_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_111"/></StgValue>
</operation>

<operation id="2039" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1389 %or_ln29_55 = or i1 %icmp_ln29_111, i1 %icmp_ln29_110

]]></Node>
<StgValue><ssdm name="or_ln29_55"/></StgValue>
</operation>

<operation id="2040" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1390 %and_ln29_54 = and i1 %or_ln29_54, i1 %or_ln29_55

]]></Node>
<StgValue><ssdm name="and_ln29_54"/></StgValue>
</operation>

<operation id="2041" st_id="63" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1391 %tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2042" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1392 %and_ln29_55 = and i1 %and_ln29_54, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="and_ln29_55"/></StgValue>
</operation>

<operation id="2043" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1393 %min_p_56 = select i1 %and_ln29_55, i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="min_p_56"/></StgValue>
</operation>

<operation id="2044" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1426 %tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2045" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="2046" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1446 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2047" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2048" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2049" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2050" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2051" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="2052" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1627 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2053" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2054" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2055" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2056" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1773 %bitcast_ln27_38 = bitcast i64 %trunc_ln27_22

]]></Node>
<StgValue><ssdm name="bitcast_ln27_38"/></StgValue>
</operation>

<operation id="2057" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2058" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1796 %llike_load_40 = load i12 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="2059" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1797 %zext_ln26_78 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_78"/></StgValue>
</operation>

<operation id="2060" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1798 %lshr_ln26_78 = lshr i128 %llike_load_40, i128 %zext_ln26_78

]]></Node>
<StgValue><ssdm name="lshr_ln26_78"/></StgValue>
</operation>

<operation id="2061" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1799 %trunc_ln26_78 = trunc i128 %lshr_ln26_78

]]></Node>
<StgValue><ssdm name="trunc_ln26_78"/></StgValue>
</operation>

<operation id="2062" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1800 %bitcast_ln26_78 = bitcast i64 %trunc_ln26_78

]]></Node>
<StgValue><ssdm name="bitcast_ln26_78"/></StgValue>
</operation>

<operation id="2063" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1801 %llike_1_load_40 = load i12 %llike_1_addr_40

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>

<operation id="2064" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1802 %zext_ln26_79 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_79"/></StgValue>
</operation>

<operation id="2065" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1803 %lshr_ln26_79 = lshr i128 %llike_1_load_40, i128 %zext_ln26_79

]]></Node>
<StgValue><ssdm name="lshr_ln26_79"/></StgValue>
</operation>

<operation id="2066" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1804 %trunc_ln26_79 = trunc i128 %lshr_ln26_79

]]></Node>
<StgValue><ssdm name="trunc_ln26_79"/></StgValue>
</operation>

<operation id="2067" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1805 %bitcast_ln26_79 = bitcast i64 %trunc_ln26_79

]]></Node>
<StgValue><ssdm name="bitcast_ln26_79"/></StgValue>
</operation>

<operation id="2068" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1806 %tmp_183 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_78, i64 %bitcast_ln26_79, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2069" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1833 %llike_load_41 = load i12 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="2070" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1838 %llike_1_load_41 = load i12 %llike_1_addr_41

]]></Node>
<StgValue><ssdm name="llike_1_load_41"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="2071" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:147 %tmp_967 = or i12 %tmp_2, i12 42

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2072" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:148 %tmp_967_cast = zext i12 %tmp_967

]]></Node>
<StgValue><ssdm name="tmp_967_cast"/></StgValue>
</operation>

<operation id="2073" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:149 %llike_addr_42 = getelementptr i128 %llike, i64 0, i64 %tmp_967_cast

]]></Node>
<StgValue><ssdm name="llike_addr_42"/></StgValue>
</operation>

<operation id="2074" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:255 %llike_1_addr_42 = getelementptr i128 %llike_1, i64 0, i64 %tmp_967_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_42"/></StgValue>
</operation>

<operation id="2075" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1413 %bitcast_ln29_56 = bitcast i64 %p_28

]]></Node>
<StgValue><ssdm name="bitcast_ln29_56"/></StgValue>
</operation>

<operation id="2076" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1414 %tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2077" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1415 %trunc_ln29_56 = trunc i64 %bitcast_ln29_56

]]></Node>
<StgValue><ssdm name="trunc_ln29_56"/></StgValue>
</operation>

<operation id="2078" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1416 %bitcast_ln29_57 = bitcast i64 %min_p_56

]]></Node>
<StgValue><ssdm name="bitcast_ln29_57"/></StgValue>
</operation>

<operation id="2079" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1417 %tmp_139 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2080" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1418 %trunc_ln29_57 = trunc i64 %bitcast_ln29_57

]]></Node>
<StgValue><ssdm name="trunc_ln29_57"/></StgValue>
</operation>

<operation id="2081" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1419 %icmp_ln29_112 = icmp_ne  i11 %tmp_138, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_112"/></StgValue>
</operation>

<operation id="2082" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1420 %icmp_ln29_113 = icmp_eq  i52 %trunc_ln29_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_113"/></StgValue>
</operation>

<operation id="2083" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1421 %or_ln29_56 = or i1 %icmp_ln29_113, i1 %icmp_ln29_112

]]></Node>
<StgValue><ssdm name="or_ln29_56"/></StgValue>
</operation>

<operation id="2084" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1422 %icmp_ln29_114 = icmp_ne  i11 %tmp_139, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_114"/></StgValue>
</operation>

<operation id="2085" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1423 %icmp_ln29_115 = icmp_eq  i52 %trunc_ln29_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_115"/></StgValue>
</operation>

<operation id="2086" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1424 %or_ln29_57 = or i1 %icmp_ln29_115, i1 %icmp_ln29_114

]]></Node>
<StgValue><ssdm name="or_ln29_57"/></StgValue>
</operation>

<operation id="2087" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1425 %and_ln29_56 = and i1 %or_ln29_56, i1 %or_ln29_57

]]></Node>
<StgValue><ssdm name="and_ln29_56"/></StgValue>
</operation>

<operation id="2088" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1426 %tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2089" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1427 %and_ln29_57 = and i1 %and_ln29_56, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln29_57"/></StgValue>
</operation>

<operation id="2090" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1428 %min_p_58 = select i1 %and_ln29_57, i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="min_p_58"/></StgValue>
</operation>

<operation id="2091" st_id="64" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1461 %tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2092" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2093" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1481 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2094" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2095" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2096" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2097" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2098" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2099" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1664 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2100" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2101" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2102" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2103" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1810 %bitcast_ln27_39 = bitcast i64 %trunc_ln27_23

]]></Node>
<StgValue><ssdm name="bitcast_ln27_39"/></StgValue>
</operation>

<operation id="2104" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2105" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1833 %llike_load_41 = load i12 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="2106" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1834 %zext_ln26_80 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_80"/></StgValue>
</operation>

<operation id="2107" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1835 %lshr_ln26_80 = lshr i128 %llike_load_41, i128 %zext_ln26_80

]]></Node>
<StgValue><ssdm name="lshr_ln26_80"/></StgValue>
</operation>

<operation id="2108" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1836 %trunc_ln26_80 = trunc i128 %lshr_ln26_80

]]></Node>
<StgValue><ssdm name="trunc_ln26_80"/></StgValue>
</operation>

<operation id="2109" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1837 %bitcast_ln26_80 = bitcast i64 %trunc_ln26_80

]]></Node>
<StgValue><ssdm name="bitcast_ln26_80"/></StgValue>
</operation>

<operation id="2110" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1838 %llike_1_load_41 = load i12 %llike_1_addr_41

]]></Node>
<StgValue><ssdm name="llike_1_load_41"/></StgValue>
</operation>

<operation id="2111" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1839 %zext_ln26_81 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_81"/></StgValue>
</operation>

<operation id="2112" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1840 %lshr_ln26_81 = lshr i128 %llike_1_load_41, i128 %zext_ln26_81

]]></Node>
<StgValue><ssdm name="lshr_ln26_81"/></StgValue>
</operation>

<operation id="2113" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1841 %trunc_ln26_81 = trunc i128 %lshr_ln26_81

]]></Node>
<StgValue><ssdm name="trunc_ln26_81"/></StgValue>
</operation>

<operation id="2114" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1842 %bitcast_ln26_81 = bitcast i64 %trunc_ln26_81

]]></Node>
<StgValue><ssdm name="bitcast_ln26_81"/></StgValue>
</operation>

<operation id="2115" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1843 %tmp_187 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_80, i64 %bitcast_ln26_81, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2116" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1870 %llike_load_42 = load i12 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="2117" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1875 %llike_1_load_42 = load i12 %llike_1_addr_42

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="2118" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:150 %tmp_968 = or i12 %tmp_2, i12 43

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2119" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:151 %tmp_968_cast = zext i12 %tmp_968

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="2120" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:152 %llike_addr_43 = getelementptr i128 %llike, i64 0, i64 %tmp_968_cast

]]></Node>
<StgValue><ssdm name="llike_addr_43"/></StgValue>
</operation>

<operation id="2121" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:256 %llike_1_addr_43 = getelementptr i128 %llike_1, i64 0, i64 %tmp_968_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_43"/></StgValue>
</operation>

<operation id="2122" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1448 %bitcast_ln29_58 = bitcast i64 %p_29

]]></Node>
<StgValue><ssdm name="bitcast_ln29_58"/></StgValue>
</operation>

<operation id="2123" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1449 %tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2124" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1450 %trunc_ln29_58 = trunc i64 %bitcast_ln29_58

]]></Node>
<StgValue><ssdm name="trunc_ln29_58"/></StgValue>
</operation>

<operation id="2125" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1451 %bitcast_ln29_59 = bitcast i64 %min_p_58

]]></Node>
<StgValue><ssdm name="bitcast_ln29_59"/></StgValue>
</operation>

<operation id="2126" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1452 %tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2127" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1453 %trunc_ln29_59 = trunc i64 %bitcast_ln29_59

]]></Node>
<StgValue><ssdm name="trunc_ln29_59"/></StgValue>
</operation>

<operation id="2128" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1454 %icmp_ln29_116 = icmp_ne  i11 %tmp_143, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_116"/></StgValue>
</operation>

<operation id="2129" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1455 %icmp_ln29_117 = icmp_eq  i52 %trunc_ln29_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_117"/></StgValue>
</operation>

<operation id="2130" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1456 %or_ln29_58 = or i1 %icmp_ln29_117, i1 %icmp_ln29_116

]]></Node>
<StgValue><ssdm name="or_ln29_58"/></StgValue>
</operation>

<operation id="2131" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1457 %icmp_ln29_118 = icmp_ne  i11 %tmp_144, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_118"/></StgValue>
</operation>

<operation id="2132" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1458 %icmp_ln29_119 = icmp_eq  i52 %trunc_ln29_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_119"/></StgValue>
</operation>

<operation id="2133" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1459 %or_ln29_59 = or i1 %icmp_ln29_119, i1 %icmp_ln29_118

]]></Node>
<StgValue><ssdm name="or_ln29_59"/></StgValue>
</operation>

<operation id="2134" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1460 %and_ln29_58 = and i1 %or_ln29_58, i1 %or_ln29_59

]]></Node>
<StgValue><ssdm name="and_ln29_58"/></StgValue>
</operation>

<operation id="2135" st_id="65" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1461 %tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2136" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1462 %and_ln29_59 = and i1 %and_ln29_58, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln29_59"/></StgValue>
</operation>

<operation id="2137" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1463 %min_p_60 = select i1 %and_ln29_59, i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="min_p_60"/></StgValue>
</operation>

<operation id="2138" st_id="65" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1496 %tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2139" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2140" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1518 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2141" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2142" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2143" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2144" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2145" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2146" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1701 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2147" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2148" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2149" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2150" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1847 %bitcast_ln27_40 = bitcast i64 %trunc_ln27_24

]]></Node>
<StgValue><ssdm name="bitcast_ln27_40"/></StgValue>
</operation>

<operation id="2151" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2152" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1870 %llike_load_42 = load i12 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="2153" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1871 %zext_ln26_82 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_82"/></StgValue>
</operation>

<operation id="2154" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1872 %lshr_ln26_82 = lshr i128 %llike_load_42, i128 %zext_ln26_82

]]></Node>
<StgValue><ssdm name="lshr_ln26_82"/></StgValue>
</operation>

<operation id="2155" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1873 %trunc_ln26_82 = trunc i128 %lshr_ln26_82

]]></Node>
<StgValue><ssdm name="trunc_ln26_82"/></StgValue>
</operation>

<operation id="2156" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1874 %bitcast_ln26_82 = bitcast i64 %trunc_ln26_82

]]></Node>
<StgValue><ssdm name="bitcast_ln26_82"/></StgValue>
</operation>

<operation id="2157" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1875 %llike_1_load_42 = load i12 %llike_1_addr_42

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>

<operation id="2158" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1876 %zext_ln26_83 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_83"/></StgValue>
</operation>

<operation id="2159" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1877 %lshr_ln26_83 = lshr i128 %llike_1_load_42, i128 %zext_ln26_83

]]></Node>
<StgValue><ssdm name="lshr_ln26_83"/></StgValue>
</operation>

<operation id="2160" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1878 %trunc_ln26_83 = trunc i128 %lshr_ln26_83

]]></Node>
<StgValue><ssdm name="trunc_ln26_83"/></StgValue>
</operation>

<operation id="2161" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1879 %bitcast_ln26_83 = bitcast i64 %trunc_ln26_83

]]></Node>
<StgValue><ssdm name="bitcast_ln26_83"/></StgValue>
</operation>

<operation id="2162" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1880 %tmp_191 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_82, i64 %bitcast_ln26_83, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2163" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1907 %llike_load_43 = load i12 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="2164" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1912 %llike_1_load_43 = load i12 %llike_1_addr_43

]]></Node>
<StgValue><ssdm name="llike_1_load_43"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="2165" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:153 %tmp_969 = or i12 %tmp_2, i12 44

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2166" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:154 %tmp_969_cast = zext i12 %tmp_969

]]></Node>
<StgValue><ssdm name="tmp_969_cast"/></StgValue>
</operation>

<operation id="2167" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:155 %llike_addr_44 = getelementptr i128 %llike, i64 0, i64 %tmp_969_cast

]]></Node>
<StgValue><ssdm name="llike_addr_44"/></StgValue>
</operation>

<operation id="2168" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:257 %llike_1_addr_44 = getelementptr i128 %llike_1, i64 0, i64 %tmp_969_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_44"/></StgValue>
</operation>

<operation id="2169" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1483 %bitcast_ln29_60 = bitcast i64 %p_30

]]></Node>
<StgValue><ssdm name="bitcast_ln29_60"/></StgValue>
</operation>

<operation id="2170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1484 %tmp_148 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2171" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1485 %trunc_ln29_60 = trunc i64 %bitcast_ln29_60

]]></Node>
<StgValue><ssdm name="trunc_ln29_60"/></StgValue>
</operation>

<operation id="2172" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1486 %bitcast_ln29_61 = bitcast i64 %min_p_60

]]></Node>
<StgValue><ssdm name="bitcast_ln29_61"/></StgValue>
</operation>

<operation id="2173" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1487 %tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2174" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1488 %trunc_ln29_61 = trunc i64 %bitcast_ln29_61

]]></Node>
<StgValue><ssdm name="trunc_ln29_61"/></StgValue>
</operation>

<operation id="2175" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1489 %icmp_ln29_120 = icmp_ne  i11 %tmp_148, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_120"/></StgValue>
</operation>

<operation id="2176" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1490 %icmp_ln29_121 = icmp_eq  i52 %trunc_ln29_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_121"/></StgValue>
</operation>

<operation id="2177" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1491 %or_ln29_60 = or i1 %icmp_ln29_121, i1 %icmp_ln29_120

]]></Node>
<StgValue><ssdm name="or_ln29_60"/></StgValue>
</operation>

<operation id="2178" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1492 %icmp_ln29_122 = icmp_ne  i11 %tmp_149, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_122"/></StgValue>
</operation>

<operation id="2179" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1493 %icmp_ln29_123 = icmp_eq  i52 %trunc_ln29_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_123"/></StgValue>
</operation>

<operation id="2180" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1494 %or_ln29_61 = or i1 %icmp_ln29_123, i1 %icmp_ln29_122

]]></Node>
<StgValue><ssdm name="or_ln29_61"/></StgValue>
</operation>

<operation id="2181" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1495 %and_ln29_60 = and i1 %or_ln29_60, i1 %or_ln29_61

]]></Node>
<StgValue><ssdm name="and_ln29_60"/></StgValue>
</operation>

<operation id="2182" st_id="66" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1496 %tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2183" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1497 %and_ln29_61 = and i1 %and_ln29_60, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln29_61"/></StgValue>
</operation>

<operation id="2184" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1498 %min_p_62 = select i1 %and_ln29_61, i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="min_p_62"/></StgValue>
</operation>

<operation id="2185" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1533 %tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2186" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2187" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1555 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2188" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2189" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2190" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2191" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2192" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2193" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1738 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2194" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2195" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2196" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2197" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1884 %bitcast_ln27_41 = bitcast i64 %trunc_ln27_25

]]></Node>
<StgValue><ssdm name="bitcast_ln27_41"/></StgValue>
</operation>

<operation id="2198" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2199" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1907 %llike_load_43 = load i12 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="2200" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1908 %zext_ln26_84 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_84"/></StgValue>
</operation>

<operation id="2201" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1909 %lshr_ln26_84 = lshr i128 %llike_load_43, i128 %zext_ln26_84

]]></Node>
<StgValue><ssdm name="lshr_ln26_84"/></StgValue>
</operation>

<operation id="2202" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1910 %trunc_ln26_84 = trunc i128 %lshr_ln26_84

]]></Node>
<StgValue><ssdm name="trunc_ln26_84"/></StgValue>
</operation>

<operation id="2203" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1911 %bitcast_ln26_84 = bitcast i64 %trunc_ln26_84

]]></Node>
<StgValue><ssdm name="bitcast_ln26_84"/></StgValue>
</operation>

<operation id="2204" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1912 %llike_1_load_43 = load i12 %llike_1_addr_43

]]></Node>
<StgValue><ssdm name="llike_1_load_43"/></StgValue>
</operation>

<operation id="2205" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1913 %zext_ln26_85 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_85"/></StgValue>
</operation>

<operation id="2206" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1914 %lshr_ln26_85 = lshr i128 %llike_1_load_43, i128 %zext_ln26_85

]]></Node>
<StgValue><ssdm name="lshr_ln26_85"/></StgValue>
</operation>

<operation id="2207" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1915 %trunc_ln26_85 = trunc i128 %lshr_ln26_85

]]></Node>
<StgValue><ssdm name="trunc_ln26_85"/></StgValue>
</operation>

<operation id="2208" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1916 %bitcast_ln26_85 = bitcast i64 %trunc_ln26_85

]]></Node>
<StgValue><ssdm name="bitcast_ln26_85"/></StgValue>
</operation>

<operation id="2209" st_id="66" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1917 %tmp_195 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_84, i64 %bitcast_ln26_85, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2210" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1944 %llike_load_44 = load i12 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="2211" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1949 %llike_1_load_44 = load i12 %llike_1_addr_44

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="2212" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:156 %tmp_970 = or i12 %tmp_2, i12 45

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2213" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:157 %tmp_970_cast = zext i12 %tmp_970

]]></Node>
<StgValue><ssdm name="tmp_970_cast"/></StgValue>
</operation>

<operation id="2214" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:158 %llike_addr_45 = getelementptr i128 %llike, i64 0, i64 %tmp_970_cast

]]></Node>
<StgValue><ssdm name="llike_addr_45"/></StgValue>
</operation>

<operation id="2215" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:258 %llike_1_addr_45 = getelementptr i128 %llike_1, i64 0, i64 %tmp_970_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_45"/></StgValue>
</operation>

<operation id="2216" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1520 %bitcast_ln29_62 = bitcast i64 %p_31

]]></Node>
<StgValue><ssdm name="bitcast_ln29_62"/></StgValue>
</operation>

<operation id="2217" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1521 %tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2218" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1522 %trunc_ln29_62 = trunc i64 %bitcast_ln29_62

]]></Node>
<StgValue><ssdm name="trunc_ln29_62"/></StgValue>
</operation>

<operation id="2219" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1523 %bitcast_ln29_63 = bitcast i64 %min_p_62

]]></Node>
<StgValue><ssdm name="bitcast_ln29_63"/></StgValue>
</operation>

<operation id="2220" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1524 %tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2221" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1525 %trunc_ln29_63 = trunc i64 %bitcast_ln29_63

]]></Node>
<StgValue><ssdm name="trunc_ln29_63"/></StgValue>
</operation>

<operation id="2222" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1526 %icmp_ln29_124 = icmp_ne  i11 %tmp_152, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_124"/></StgValue>
</operation>

<operation id="2223" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1527 %icmp_ln29_125 = icmp_eq  i52 %trunc_ln29_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_125"/></StgValue>
</operation>

<operation id="2224" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1528 %or_ln29_62 = or i1 %icmp_ln29_125, i1 %icmp_ln29_124

]]></Node>
<StgValue><ssdm name="or_ln29_62"/></StgValue>
</operation>

<operation id="2225" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1529 %icmp_ln29_126 = icmp_ne  i11 %tmp_153, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_126"/></StgValue>
</operation>

<operation id="2226" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1530 %icmp_ln29_127 = icmp_eq  i52 %trunc_ln29_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_127"/></StgValue>
</operation>

<operation id="2227" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1531 %or_ln29_63 = or i1 %icmp_ln29_127, i1 %icmp_ln29_126

]]></Node>
<StgValue><ssdm name="or_ln29_63"/></StgValue>
</operation>

<operation id="2228" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1532 %and_ln29_62 = and i1 %or_ln29_62, i1 %or_ln29_63

]]></Node>
<StgValue><ssdm name="and_ln29_62"/></StgValue>
</operation>

<operation id="2229" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1533 %tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2230" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1534 %and_ln29_63 = and i1 %and_ln29_62, i1 %tmp_154

]]></Node>
<StgValue><ssdm name="and_ln29_63"/></StgValue>
</operation>

<operation id="2231" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1535 %min_p_64 = select i1 %and_ln29_63, i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="min_p_64"/></StgValue>
</operation>

<operation id="2232" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1570 %tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2233" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2234" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1592 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2235" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2236" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2237" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2238" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2239" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2240" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1775 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2241" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2242" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2243" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2244" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1921 %bitcast_ln27_42 = bitcast i64 %trunc_ln27_26

]]></Node>
<StgValue><ssdm name="bitcast_ln27_42"/></StgValue>
</operation>

<operation id="2245" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2246" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1944 %llike_load_44 = load i12 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="2247" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1945 %zext_ln26_86 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_86"/></StgValue>
</operation>

<operation id="2248" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1946 %lshr_ln26_86 = lshr i128 %llike_load_44, i128 %zext_ln26_86

]]></Node>
<StgValue><ssdm name="lshr_ln26_86"/></StgValue>
</operation>

<operation id="2249" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1947 %trunc_ln26_86 = trunc i128 %lshr_ln26_86

]]></Node>
<StgValue><ssdm name="trunc_ln26_86"/></StgValue>
</operation>

<operation id="2250" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1948 %bitcast_ln26_86 = bitcast i64 %trunc_ln26_86

]]></Node>
<StgValue><ssdm name="bitcast_ln26_86"/></StgValue>
</operation>

<operation id="2251" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1949 %llike_1_load_44 = load i12 %llike_1_addr_44

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>

<operation id="2252" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1950 %zext_ln26_87 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_87"/></StgValue>
</operation>

<operation id="2253" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1951 %lshr_ln26_87 = lshr i128 %llike_1_load_44, i128 %zext_ln26_87

]]></Node>
<StgValue><ssdm name="lshr_ln26_87"/></StgValue>
</operation>

<operation id="2254" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1952 %trunc_ln26_87 = trunc i128 %lshr_ln26_87

]]></Node>
<StgValue><ssdm name="trunc_ln26_87"/></StgValue>
</operation>

<operation id="2255" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1953 %bitcast_ln26_87 = bitcast i64 %trunc_ln26_87

]]></Node>
<StgValue><ssdm name="bitcast_ln26_87"/></StgValue>
</operation>

<operation id="2256" st_id="67" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1954 %tmp_199 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_86, i64 %bitcast_ln26_87, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2257" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1981 %llike_load_45 = load i12 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="2258" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1986 %llike_1_load_45 = load i12 %llike_1_addr_45

]]></Node>
<StgValue><ssdm name="llike_1_load_45"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="2259" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:159 %tmp_971 = or i12 %tmp_2, i12 46

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2260" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:160 %tmp_971_cast = zext i12 %tmp_971

]]></Node>
<StgValue><ssdm name="tmp_971_cast"/></StgValue>
</operation>

<operation id="2261" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:161 %llike_addr_46 = getelementptr i128 %llike, i64 0, i64 %tmp_971_cast

]]></Node>
<StgValue><ssdm name="llike_addr_46"/></StgValue>
</operation>

<operation id="2262" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:259 %llike_1_addr_46 = getelementptr i128 %llike_1, i64 0, i64 %tmp_971_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_46"/></StgValue>
</operation>

<operation id="2263" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1557 %bitcast_ln29_64 = bitcast i64 %p_32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_64"/></StgValue>
</operation>

<operation id="2264" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1558 %tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2265" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1559 %trunc_ln29_64 = trunc i64 %bitcast_ln29_64

]]></Node>
<StgValue><ssdm name="trunc_ln29_64"/></StgValue>
</operation>

<operation id="2266" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1560 %bitcast_ln29_65 = bitcast i64 %min_p_64

]]></Node>
<StgValue><ssdm name="bitcast_ln29_65"/></StgValue>
</operation>

<operation id="2267" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1561 %tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2268" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1562 %trunc_ln29_65 = trunc i64 %bitcast_ln29_65

]]></Node>
<StgValue><ssdm name="trunc_ln29_65"/></StgValue>
</operation>

<operation id="2269" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1563 %icmp_ln29_128 = icmp_ne  i11 %tmp_156, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_128"/></StgValue>
</operation>

<operation id="2270" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1564 %icmp_ln29_129 = icmp_eq  i52 %trunc_ln29_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_129"/></StgValue>
</operation>

<operation id="2271" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1565 %or_ln29_64 = or i1 %icmp_ln29_129, i1 %icmp_ln29_128

]]></Node>
<StgValue><ssdm name="or_ln29_64"/></StgValue>
</operation>

<operation id="2272" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1566 %icmp_ln29_130 = icmp_ne  i11 %tmp_157, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_130"/></StgValue>
</operation>

<operation id="2273" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1567 %icmp_ln29_131 = icmp_eq  i52 %trunc_ln29_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_131"/></StgValue>
</operation>

<operation id="2274" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1568 %or_ln29_65 = or i1 %icmp_ln29_131, i1 %icmp_ln29_130

]]></Node>
<StgValue><ssdm name="or_ln29_65"/></StgValue>
</operation>

<operation id="2275" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1569 %and_ln29_64 = and i1 %or_ln29_64, i1 %or_ln29_65

]]></Node>
<StgValue><ssdm name="and_ln29_64"/></StgValue>
</operation>

<operation id="2276" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1570 %tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2277" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1571 %and_ln29_65 = and i1 %and_ln29_64, i1 %tmp_158

]]></Node>
<StgValue><ssdm name="and_ln29_65"/></StgValue>
</operation>

<operation id="2278" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1572 %min_p_66 = select i1 %and_ln29_65, i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="min_p_66"/></StgValue>
</operation>

<operation id="2279" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1607 %tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2280" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2281" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1629 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2282" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2283" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2284" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2285" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2286" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2287" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1812 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2288" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2289" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2290" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2291" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1958 %bitcast_ln27_43 = bitcast i64 %trunc_ln27_27

]]></Node>
<StgValue><ssdm name="bitcast_ln27_43"/></StgValue>
</operation>

<operation id="2292" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2293" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1981 %llike_load_45 = load i12 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="2294" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1982 %zext_ln26_88 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_88"/></StgValue>
</operation>

<operation id="2295" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1983 %lshr_ln26_88 = lshr i128 %llike_load_45, i128 %zext_ln26_88

]]></Node>
<StgValue><ssdm name="lshr_ln26_88"/></StgValue>
</operation>

<operation id="2296" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1984 %trunc_ln26_88 = trunc i128 %lshr_ln26_88

]]></Node>
<StgValue><ssdm name="trunc_ln26_88"/></StgValue>
</operation>

<operation id="2297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1985 %bitcast_ln26_88 = bitcast i64 %trunc_ln26_88

]]></Node>
<StgValue><ssdm name="bitcast_ln26_88"/></StgValue>
</operation>

<operation id="2298" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1986 %llike_1_load_45 = load i12 %llike_1_addr_45

]]></Node>
<StgValue><ssdm name="llike_1_load_45"/></StgValue>
</operation>

<operation id="2299" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1987 %zext_ln26_89 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_89"/></StgValue>
</operation>

<operation id="2300" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1988 %lshr_ln26_89 = lshr i128 %llike_1_load_45, i128 %zext_ln26_89

]]></Node>
<StgValue><ssdm name="lshr_ln26_89"/></StgValue>
</operation>

<operation id="2301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1989 %trunc_ln26_89 = trunc i128 %lshr_ln26_89

]]></Node>
<StgValue><ssdm name="trunc_ln26_89"/></StgValue>
</operation>

<operation id="2302" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1990 %bitcast_ln26_89 = bitcast i64 %trunc_ln26_89

]]></Node>
<StgValue><ssdm name="bitcast_ln26_89"/></StgValue>
</operation>

<operation id="2303" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1991 %tmp_203 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_88, i64 %bitcast_ln26_89, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2304" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2018 %llike_load_46 = load i12 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="2305" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2023 %llike_1_load_46 = load i12 %llike_1_addr_46

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="2306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:162 %tmp_972 = or i12 %tmp_2, i12 47

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2307" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:163 %tmp_972_cast = zext i12 %tmp_972

]]></Node>
<StgValue><ssdm name="tmp_972_cast"/></StgValue>
</operation>

<operation id="2308" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:164 %llike_addr_47 = getelementptr i128 %llike, i64 0, i64 %tmp_972_cast

]]></Node>
<StgValue><ssdm name="llike_addr_47"/></StgValue>
</operation>

<operation id="2309" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:260 %llike_1_addr_47 = getelementptr i128 %llike_1, i64 0, i64 %tmp_972_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_47"/></StgValue>
</operation>

<operation id="2310" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1594 %bitcast_ln29_66 = bitcast i64 %p_33

]]></Node>
<StgValue><ssdm name="bitcast_ln29_66"/></StgValue>
</operation>

<operation id="2311" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1595 %tmp_160 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2312" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1596 %trunc_ln29_66 = trunc i64 %bitcast_ln29_66

]]></Node>
<StgValue><ssdm name="trunc_ln29_66"/></StgValue>
</operation>

<operation id="2313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1597 %bitcast_ln29_67 = bitcast i64 %min_p_66

]]></Node>
<StgValue><ssdm name="bitcast_ln29_67"/></StgValue>
</operation>

<operation id="2314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1598 %tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2315" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1599 %trunc_ln29_67 = trunc i64 %bitcast_ln29_67

]]></Node>
<StgValue><ssdm name="trunc_ln29_67"/></StgValue>
</operation>

<operation id="2316" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1600 %icmp_ln29_132 = icmp_ne  i11 %tmp_160, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_132"/></StgValue>
</operation>

<operation id="2317" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1601 %icmp_ln29_133 = icmp_eq  i52 %trunc_ln29_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_133"/></StgValue>
</operation>

<operation id="2318" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1602 %or_ln29_66 = or i1 %icmp_ln29_133, i1 %icmp_ln29_132

]]></Node>
<StgValue><ssdm name="or_ln29_66"/></StgValue>
</operation>

<operation id="2319" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1603 %icmp_ln29_134 = icmp_ne  i11 %tmp_161, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_134"/></StgValue>
</operation>

<operation id="2320" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1604 %icmp_ln29_135 = icmp_eq  i52 %trunc_ln29_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_135"/></StgValue>
</operation>

<operation id="2321" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1605 %or_ln29_67 = or i1 %icmp_ln29_135, i1 %icmp_ln29_134

]]></Node>
<StgValue><ssdm name="or_ln29_67"/></StgValue>
</operation>

<operation id="2322" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1606 %and_ln29_66 = and i1 %or_ln29_66, i1 %or_ln29_67

]]></Node>
<StgValue><ssdm name="and_ln29_66"/></StgValue>
</operation>

<operation id="2323" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1607 %tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2324" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1608 %and_ln29_67 = and i1 %and_ln29_66, i1 %tmp_162

]]></Node>
<StgValue><ssdm name="and_ln29_67"/></StgValue>
</operation>

<operation id="2325" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1609 %min_p_68 = select i1 %and_ln29_67, i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="min_p_68"/></StgValue>
</operation>

<operation id="2326" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1644 %tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2327" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2328" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1666 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2329" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2330" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2331" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2332" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2333" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2334" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1849 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2335" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2336" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2337" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2338" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1995 %bitcast_ln27_44 = bitcast i64 %trunc_ln27_28

]]></Node>
<StgValue><ssdm name="bitcast_ln27_44"/></StgValue>
</operation>

<operation id="2339" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2340" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2018 %llike_load_46 = load i12 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="2341" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2019 %zext_ln26_90 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_90"/></StgValue>
</operation>

<operation id="2342" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2020 %lshr_ln26_90 = lshr i128 %llike_load_46, i128 %zext_ln26_90

]]></Node>
<StgValue><ssdm name="lshr_ln26_90"/></StgValue>
</operation>

<operation id="2343" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2021 %trunc_ln26_90 = trunc i128 %lshr_ln26_90

]]></Node>
<StgValue><ssdm name="trunc_ln26_90"/></StgValue>
</operation>

<operation id="2344" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2022 %bitcast_ln26_90 = bitcast i64 %trunc_ln26_90

]]></Node>
<StgValue><ssdm name="bitcast_ln26_90"/></StgValue>
</operation>

<operation id="2345" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2023 %llike_1_load_46 = load i12 %llike_1_addr_46

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>

<operation id="2346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2024 %zext_ln26_91 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_91"/></StgValue>
</operation>

<operation id="2347" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2025 %lshr_ln26_91 = lshr i128 %llike_1_load_46, i128 %zext_ln26_91

]]></Node>
<StgValue><ssdm name="lshr_ln26_91"/></StgValue>
</operation>

<operation id="2348" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2026 %trunc_ln26_91 = trunc i128 %lshr_ln26_91

]]></Node>
<StgValue><ssdm name="trunc_ln26_91"/></StgValue>
</operation>

<operation id="2349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2027 %bitcast_ln26_91 = bitcast i64 %trunc_ln26_91

]]></Node>
<StgValue><ssdm name="bitcast_ln26_91"/></StgValue>
</operation>

<operation id="2350" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2028 %tmp_207 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_90, i64 %bitcast_ln26_91, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2351" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2055 %llike_load_47 = load i12 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="2352" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2060 %llike_1_load_47 = load i12 %llike_1_addr_47

]]></Node>
<StgValue><ssdm name="llike_1_load_47"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2353" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:165 %tmp_973 = or i12 %tmp_2, i12 48

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2354" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:166 %tmp_973_cast = zext i12 %tmp_973

]]></Node>
<StgValue><ssdm name="tmp_973_cast"/></StgValue>
</operation>

<operation id="2355" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:167 %llike_addr_48 = getelementptr i128 %llike, i64 0, i64 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="llike_addr_48"/></StgValue>
</operation>

<operation id="2356" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:261 %llike_1_addr_48 = getelementptr i128 %llike_1, i64 0, i64 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_48"/></StgValue>
</operation>

<operation id="2357" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1631 %bitcast_ln29_68 = bitcast i64 %p_34

]]></Node>
<StgValue><ssdm name="bitcast_ln29_68"/></StgValue>
</operation>

<operation id="2358" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1632 %tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1633 %trunc_ln29_68 = trunc i64 %bitcast_ln29_68

]]></Node>
<StgValue><ssdm name="trunc_ln29_68"/></StgValue>
</operation>

<operation id="2360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1634 %bitcast_ln29_69 = bitcast i64 %min_p_68

]]></Node>
<StgValue><ssdm name="bitcast_ln29_69"/></StgValue>
</operation>

<operation id="2361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1635 %tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2362" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1636 %trunc_ln29_69 = trunc i64 %bitcast_ln29_69

]]></Node>
<StgValue><ssdm name="trunc_ln29_69"/></StgValue>
</operation>

<operation id="2363" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1637 %icmp_ln29_136 = icmp_ne  i11 %tmp_164, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_136"/></StgValue>
</operation>

<operation id="2364" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1638 %icmp_ln29_137 = icmp_eq  i52 %trunc_ln29_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_137"/></StgValue>
</operation>

<operation id="2365" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1639 %or_ln29_68 = or i1 %icmp_ln29_137, i1 %icmp_ln29_136

]]></Node>
<StgValue><ssdm name="or_ln29_68"/></StgValue>
</operation>

<operation id="2366" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1640 %icmp_ln29_138 = icmp_ne  i11 %tmp_165, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_138"/></StgValue>
</operation>

<operation id="2367" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1641 %icmp_ln29_139 = icmp_eq  i52 %trunc_ln29_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_139"/></StgValue>
</operation>

<operation id="2368" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1642 %or_ln29_69 = or i1 %icmp_ln29_139, i1 %icmp_ln29_138

]]></Node>
<StgValue><ssdm name="or_ln29_69"/></StgValue>
</operation>

<operation id="2369" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1643 %and_ln29_68 = and i1 %or_ln29_68, i1 %or_ln29_69

]]></Node>
<StgValue><ssdm name="and_ln29_68"/></StgValue>
</operation>

<operation id="2370" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1644 %tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2371" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1645 %and_ln29_69 = and i1 %and_ln29_68, i1 %tmp_166

]]></Node>
<StgValue><ssdm name="and_ln29_69"/></StgValue>
</operation>

<operation id="2372" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1646 %min_p_70 = select i1 %and_ln29_69, i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="min_p_70"/></StgValue>
</operation>

<operation id="2373" st_id="70" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1681 %tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2374" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1703 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2376" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2377" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2378" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2379" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2380" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1886 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2382" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2383" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2384" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2032 %bitcast_ln27_45 = bitcast i64 %trunc_ln27_29

]]></Node>
<StgValue><ssdm name="bitcast_ln27_45"/></StgValue>
</operation>

<operation id="2386" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2387" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2055 %llike_load_47 = load i12 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="2388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2056 %zext_ln26_92 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_92"/></StgValue>
</operation>

<operation id="2389" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2057 %lshr_ln26_92 = lshr i128 %llike_load_47, i128 %zext_ln26_92

]]></Node>
<StgValue><ssdm name="lshr_ln26_92"/></StgValue>
</operation>

<operation id="2390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2058 %trunc_ln26_92 = trunc i128 %lshr_ln26_92

]]></Node>
<StgValue><ssdm name="trunc_ln26_92"/></StgValue>
</operation>

<operation id="2391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2059 %bitcast_ln26_92 = bitcast i64 %trunc_ln26_92

]]></Node>
<StgValue><ssdm name="bitcast_ln26_92"/></StgValue>
</operation>

<operation id="2392" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2060 %llike_1_load_47 = load i12 %llike_1_addr_47

]]></Node>
<StgValue><ssdm name="llike_1_load_47"/></StgValue>
</operation>

<operation id="2393" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2061 %zext_ln26_93 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_93"/></StgValue>
</operation>

<operation id="2394" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2062 %lshr_ln26_93 = lshr i128 %llike_1_load_47, i128 %zext_ln26_93

]]></Node>
<StgValue><ssdm name="lshr_ln26_93"/></StgValue>
</operation>

<operation id="2395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2063 %trunc_ln26_93 = trunc i128 %lshr_ln26_93

]]></Node>
<StgValue><ssdm name="trunc_ln26_93"/></StgValue>
</operation>

<operation id="2396" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2064 %bitcast_ln26_93 = bitcast i64 %trunc_ln26_93

]]></Node>
<StgValue><ssdm name="bitcast_ln26_93"/></StgValue>
</operation>

<operation id="2397" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2065 %tmp_211 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_92, i64 %bitcast_ln26_93, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2398" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2092 %llike_load_48 = load i12 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="2399" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2097 %llike_1_load_48 = load i12 %llike_1_addr_48

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2400" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:168 %tmp_974 = or i12 %tmp_2, i12 49

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2401" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:169 %tmp_974_cast = zext i12 %tmp_974

]]></Node>
<StgValue><ssdm name="tmp_974_cast"/></StgValue>
</operation>

<operation id="2402" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:170 %llike_addr_49 = getelementptr i128 %llike, i64 0, i64 %tmp_974_cast

]]></Node>
<StgValue><ssdm name="llike_addr_49"/></StgValue>
</operation>

<operation id="2403" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:262 %llike_1_addr_49 = getelementptr i128 %llike_1, i64 0, i64 %tmp_974_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_49"/></StgValue>
</operation>

<operation id="2404" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1668 %bitcast_ln29_70 = bitcast i64 %p_35

]]></Node>
<StgValue><ssdm name="bitcast_ln29_70"/></StgValue>
</operation>

<operation id="2405" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1669 %tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2406" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1670 %trunc_ln29_70 = trunc i64 %bitcast_ln29_70

]]></Node>
<StgValue><ssdm name="trunc_ln29_70"/></StgValue>
</operation>

<operation id="2407" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1671 %bitcast_ln29_71 = bitcast i64 %min_p_70

]]></Node>
<StgValue><ssdm name="bitcast_ln29_71"/></StgValue>
</operation>

<operation id="2408" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1672 %tmp_169 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2409" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1673 %trunc_ln29_71 = trunc i64 %bitcast_ln29_71

]]></Node>
<StgValue><ssdm name="trunc_ln29_71"/></StgValue>
</operation>

<operation id="2410" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1674 %icmp_ln29_140 = icmp_ne  i11 %tmp_168, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_140"/></StgValue>
</operation>

<operation id="2411" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1675 %icmp_ln29_141 = icmp_eq  i52 %trunc_ln29_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_141"/></StgValue>
</operation>

<operation id="2412" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1676 %or_ln29_70 = or i1 %icmp_ln29_141, i1 %icmp_ln29_140

]]></Node>
<StgValue><ssdm name="or_ln29_70"/></StgValue>
</operation>

<operation id="2413" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1677 %icmp_ln29_142 = icmp_ne  i11 %tmp_169, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_142"/></StgValue>
</operation>

<operation id="2414" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1678 %icmp_ln29_143 = icmp_eq  i52 %trunc_ln29_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_143"/></StgValue>
</operation>

<operation id="2415" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1679 %or_ln29_71 = or i1 %icmp_ln29_143, i1 %icmp_ln29_142

]]></Node>
<StgValue><ssdm name="or_ln29_71"/></StgValue>
</operation>

<operation id="2416" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1680 %and_ln29_70 = and i1 %or_ln29_70, i1 %or_ln29_71

]]></Node>
<StgValue><ssdm name="and_ln29_70"/></StgValue>
</operation>

<operation id="2417" st_id="71" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1681 %tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2418" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1682 %and_ln29_71 = and i1 %and_ln29_70, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="and_ln29_71"/></StgValue>
</operation>

<operation id="2419" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1683 %min_p_72 = select i1 %and_ln29_71, i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="min_p_72"/></StgValue>
</operation>

<operation id="2420" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1718 %tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2421" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2422" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1740 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2423" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2424" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2425" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2426" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2427" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2428" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1923 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2429" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2430" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2431" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2432" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2069 %bitcast_ln27_46 = bitcast i64 %trunc_ln27_30

]]></Node>
<StgValue><ssdm name="bitcast_ln27_46"/></StgValue>
</operation>

<operation id="2433" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2434" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2092 %llike_load_48 = load i12 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="2435" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2093 %zext_ln26_94 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_94"/></StgValue>
</operation>

<operation id="2436" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2094 %lshr_ln26_94 = lshr i128 %llike_load_48, i128 %zext_ln26_94

]]></Node>
<StgValue><ssdm name="lshr_ln26_94"/></StgValue>
</operation>

<operation id="2437" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2095 %trunc_ln26_94 = trunc i128 %lshr_ln26_94

]]></Node>
<StgValue><ssdm name="trunc_ln26_94"/></StgValue>
</operation>

<operation id="2438" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2096 %bitcast_ln26_94 = bitcast i64 %trunc_ln26_94

]]></Node>
<StgValue><ssdm name="bitcast_ln26_94"/></StgValue>
</operation>

<operation id="2439" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2097 %llike_1_load_48 = load i12 %llike_1_addr_48

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>

<operation id="2440" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2098 %zext_ln26_95 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_95"/></StgValue>
</operation>

<operation id="2441" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2099 %lshr_ln26_95 = lshr i128 %llike_1_load_48, i128 %zext_ln26_95

]]></Node>
<StgValue><ssdm name="lshr_ln26_95"/></StgValue>
</operation>

<operation id="2442" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2100 %trunc_ln26_95 = trunc i128 %lshr_ln26_95

]]></Node>
<StgValue><ssdm name="trunc_ln26_95"/></StgValue>
</operation>

<operation id="2443" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2101 %bitcast_ln26_95 = bitcast i64 %trunc_ln26_95

]]></Node>
<StgValue><ssdm name="bitcast_ln26_95"/></StgValue>
</operation>

<operation id="2444" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2102 %tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_94, i64 %bitcast_ln26_95, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2445" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2127 %llike_load_49 = load i12 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="2446" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2132 %llike_1_load_49 = load i12 %llike_1_addr_49

]]></Node>
<StgValue><ssdm name="llike_1_load_49"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2447" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:171 %tmp_975 = or i12 %tmp_2, i12 50

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:172 %tmp_975_cast = zext i12 %tmp_975

]]></Node>
<StgValue><ssdm name="tmp_975_cast"/></StgValue>
</operation>

<operation id="2449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:173 %llike_addr_50 = getelementptr i128 %llike, i64 0, i64 %tmp_975_cast

]]></Node>
<StgValue><ssdm name="llike_addr_50"/></StgValue>
</operation>

<operation id="2450" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:263 %llike_1_addr_50 = getelementptr i128 %llike_1, i64 0, i64 %tmp_975_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_50"/></StgValue>
</operation>

<operation id="2451" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1705 %bitcast_ln29_72 = bitcast i64 %p_36

]]></Node>
<StgValue><ssdm name="bitcast_ln29_72"/></StgValue>
</operation>

<operation id="2452" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1706 %tmp_172 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2453" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1707 %trunc_ln29_72 = trunc i64 %bitcast_ln29_72

]]></Node>
<StgValue><ssdm name="trunc_ln29_72"/></StgValue>
</operation>

<operation id="2454" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1708 %bitcast_ln29_73 = bitcast i64 %min_p_72

]]></Node>
<StgValue><ssdm name="bitcast_ln29_73"/></StgValue>
</operation>

<operation id="2455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1709 %tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2456" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1710 %trunc_ln29_73 = trunc i64 %bitcast_ln29_73

]]></Node>
<StgValue><ssdm name="trunc_ln29_73"/></StgValue>
</operation>

<operation id="2457" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1711 %icmp_ln29_144 = icmp_ne  i11 %tmp_172, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_144"/></StgValue>
</operation>

<operation id="2458" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1712 %icmp_ln29_145 = icmp_eq  i52 %trunc_ln29_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_145"/></StgValue>
</operation>

<operation id="2459" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1713 %or_ln29_72 = or i1 %icmp_ln29_145, i1 %icmp_ln29_144

]]></Node>
<StgValue><ssdm name="or_ln29_72"/></StgValue>
</operation>

<operation id="2460" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1714 %icmp_ln29_146 = icmp_ne  i11 %tmp_173, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_146"/></StgValue>
</operation>

<operation id="2461" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1715 %icmp_ln29_147 = icmp_eq  i52 %trunc_ln29_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_147"/></StgValue>
</operation>

<operation id="2462" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1716 %or_ln29_73 = or i1 %icmp_ln29_147, i1 %icmp_ln29_146

]]></Node>
<StgValue><ssdm name="or_ln29_73"/></StgValue>
</operation>

<operation id="2463" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1717 %and_ln29_72 = and i1 %or_ln29_72, i1 %or_ln29_73

]]></Node>
<StgValue><ssdm name="and_ln29_72"/></StgValue>
</operation>

<operation id="2464" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1718 %tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2465" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1719 %and_ln29_73 = and i1 %and_ln29_72, i1 %tmp_174

]]></Node>
<StgValue><ssdm name="and_ln29_73"/></StgValue>
</operation>

<operation id="2466" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1720 %min_p_74 = select i1 %and_ln29_73, i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="min_p_74"/></StgValue>
</operation>

<operation id="2467" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1755 %tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2468" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2469" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1777 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2470" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2471" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2472" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2473" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2474" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2475" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1960 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2476" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2477" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2478" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2479" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2104 %bitcast_ln27_47 = bitcast i64 %tmp_216

]]></Node>
<StgValue><ssdm name="bitcast_ln27_47"/></StgValue>
</operation>

<operation id="2480" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2481" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2127 %llike_load_49 = load i12 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="2482" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2128 %zext_ln26_96 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_96"/></StgValue>
</operation>

<operation id="2483" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2129 %lshr_ln26_96 = lshr i128 %llike_load_49, i128 %zext_ln26_96

]]></Node>
<StgValue><ssdm name="lshr_ln26_96"/></StgValue>
</operation>

<operation id="2484" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2130 %trunc_ln26_96 = trunc i128 %lshr_ln26_96

]]></Node>
<StgValue><ssdm name="trunc_ln26_96"/></StgValue>
</operation>

<operation id="2485" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2131 %bitcast_ln26_96 = bitcast i64 %trunc_ln26_96

]]></Node>
<StgValue><ssdm name="bitcast_ln26_96"/></StgValue>
</operation>

<operation id="2486" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2132 %llike_1_load_49 = load i12 %llike_1_addr_49

]]></Node>
<StgValue><ssdm name="llike_1_load_49"/></StgValue>
</operation>

<operation id="2487" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2133 %zext_ln26_97 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_97"/></StgValue>
</operation>

<operation id="2488" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2134 %lshr_ln26_97 = lshr i128 %llike_1_load_49, i128 %zext_ln26_97

]]></Node>
<StgValue><ssdm name="lshr_ln26_97"/></StgValue>
</operation>

<operation id="2489" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2135 %trunc_ln26_97 = trunc i128 %lshr_ln26_97

]]></Node>
<StgValue><ssdm name="trunc_ln26_97"/></StgValue>
</operation>

<operation id="2490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2136 %bitcast_ln26_97 = bitcast i64 %trunc_ln26_97

]]></Node>
<StgValue><ssdm name="bitcast_ln26_97"/></StgValue>
</operation>

<operation id="2491" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2137 %tmp_220 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_96, i64 %bitcast_ln26_97, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2492" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2162 %llike_load_50 = load i12 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="2493" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2167 %llike_1_load_50 = load i12 %llike_1_addr_50

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:174 %tmp_976 = or i12 %tmp_2, i12 51

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2495" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:175 %tmp_976_cast = zext i12 %tmp_976

]]></Node>
<StgValue><ssdm name="tmp_976_cast"/></StgValue>
</operation>

<operation id="2496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:176 %llike_addr_51 = getelementptr i128 %llike, i64 0, i64 %tmp_976_cast

]]></Node>
<StgValue><ssdm name="llike_addr_51"/></StgValue>
</operation>

<operation id="2497" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:264 %llike_1_addr_51 = getelementptr i128 %llike_1, i64 0, i64 %tmp_976_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_51"/></StgValue>
</operation>

<operation id="2498" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1742 %bitcast_ln29_74 = bitcast i64 %p_37

]]></Node>
<StgValue><ssdm name="bitcast_ln29_74"/></StgValue>
</operation>

<operation id="2499" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1743 %tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2500" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1744 %trunc_ln29_74 = trunc i64 %bitcast_ln29_74

]]></Node>
<StgValue><ssdm name="trunc_ln29_74"/></StgValue>
</operation>

<operation id="2501" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1745 %bitcast_ln29_75 = bitcast i64 %min_p_74

]]></Node>
<StgValue><ssdm name="bitcast_ln29_75"/></StgValue>
</operation>

<operation id="2502" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1746 %tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2503" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1747 %trunc_ln29_75 = trunc i64 %bitcast_ln29_75

]]></Node>
<StgValue><ssdm name="trunc_ln29_75"/></StgValue>
</operation>

<operation id="2504" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1748 %icmp_ln29_148 = icmp_ne  i11 %tmp_176, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_148"/></StgValue>
</operation>

<operation id="2505" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1749 %icmp_ln29_149 = icmp_eq  i52 %trunc_ln29_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_149"/></StgValue>
</operation>

<operation id="2506" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1750 %or_ln29_74 = or i1 %icmp_ln29_149, i1 %icmp_ln29_148

]]></Node>
<StgValue><ssdm name="or_ln29_74"/></StgValue>
</operation>

<operation id="2507" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1751 %icmp_ln29_150 = icmp_ne  i11 %tmp_177, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_150"/></StgValue>
</operation>

<operation id="2508" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1752 %icmp_ln29_151 = icmp_eq  i52 %trunc_ln29_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_151"/></StgValue>
</operation>

<operation id="2509" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1753 %or_ln29_75 = or i1 %icmp_ln29_151, i1 %icmp_ln29_150

]]></Node>
<StgValue><ssdm name="or_ln29_75"/></StgValue>
</operation>

<operation id="2510" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1754 %and_ln29_74 = and i1 %or_ln29_74, i1 %or_ln29_75

]]></Node>
<StgValue><ssdm name="and_ln29_74"/></StgValue>
</operation>

<operation id="2511" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1755 %tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2512" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1756 %and_ln29_75 = and i1 %and_ln29_74, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="and_ln29_75"/></StgValue>
</operation>

<operation id="2513" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1757 %min_p_76 = select i1 %and_ln29_75, i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="min_p_76"/></StgValue>
</operation>

<operation id="2514" st_id="73" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1792 %tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2515" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2516" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1814 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2517" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2518" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2519" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2520" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2521" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2522" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1997 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2523" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2524" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2525" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2526" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2139 %bitcast_ln27_48 = bitcast i64 %tmp_221

]]></Node>
<StgValue><ssdm name="bitcast_ln27_48"/></StgValue>
</operation>

<operation id="2527" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2528" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2162 %llike_load_50 = load i12 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="2529" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2163 %zext_ln26_98 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_98"/></StgValue>
</operation>

<operation id="2530" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2164 %lshr_ln26_98 = lshr i128 %llike_load_50, i128 %zext_ln26_98

]]></Node>
<StgValue><ssdm name="lshr_ln26_98"/></StgValue>
</operation>

<operation id="2531" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2165 %trunc_ln26_98 = trunc i128 %lshr_ln26_98

]]></Node>
<StgValue><ssdm name="trunc_ln26_98"/></StgValue>
</operation>

<operation id="2532" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2166 %bitcast_ln26_98 = bitcast i64 %trunc_ln26_98

]]></Node>
<StgValue><ssdm name="bitcast_ln26_98"/></StgValue>
</operation>

<operation id="2533" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2167 %llike_1_load_50 = load i12 %llike_1_addr_50

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>

<operation id="2534" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2168 %zext_ln26_99 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_99"/></StgValue>
</operation>

<operation id="2535" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2169 %lshr_ln26_99 = lshr i128 %llike_1_load_50, i128 %zext_ln26_99

]]></Node>
<StgValue><ssdm name="lshr_ln26_99"/></StgValue>
</operation>

<operation id="2536" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2170 %trunc_ln26_99 = trunc i128 %lshr_ln26_99

]]></Node>
<StgValue><ssdm name="trunc_ln26_99"/></StgValue>
</operation>

<operation id="2537" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2171 %bitcast_ln26_99 = bitcast i64 %trunc_ln26_99

]]></Node>
<StgValue><ssdm name="bitcast_ln26_99"/></StgValue>
</operation>

<operation id="2538" st_id="73" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2172 %tmp_225 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_98, i64 %bitcast_ln26_99, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2539" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2197 %llike_load_51 = load i12 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="2540" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2202 %llike_1_load_51 = load i12 %llike_1_addr_51

]]></Node>
<StgValue><ssdm name="llike_1_load_51"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2541" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:177 %tmp_977 = or i12 %tmp_2, i12 52

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2542" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:178 %tmp_977_cast = zext i12 %tmp_977

]]></Node>
<StgValue><ssdm name="tmp_977_cast"/></StgValue>
</operation>

<operation id="2543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:179 %llike_addr_52 = getelementptr i128 %llike, i64 0, i64 %tmp_977_cast

]]></Node>
<StgValue><ssdm name="llike_addr_52"/></StgValue>
</operation>

<operation id="2544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:265 %llike_1_addr_52 = getelementptr i128 %llike_1, i64 0, i64 %tmp_977_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_52"/></StgValue>
</operation>

<operation id="2545" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1779 %bitcast_ln29_76 = bitcast i64 %p_38

]]></Node>
<StgValue><ssdm name="bitcast_ln29_76"/></StgValue>
</operation>

<operation id="2546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1780 %tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2547" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1781 %trunc_ln29_76 = trunc i64 %bitcast_ln29_76

]]></Node>
<StgValue><ssdm name="trunc_ln29_76"/></StgValue>
</operation>

<operation id="2548" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1782 %bitcast_ln29_77 = bitcast i64 %min_p_76

]]></Node>
<StgValue><ssdm name="bitcast_ln29_77"/></StgValue>
</operation>

<operation id="2549" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1783 %tmp_181 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2550" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1784 %trunc_ln29_77 = trunc i64 %bitcast_ln29_77

]]></Node>
<StgValue><ssdm name="trunc_ln29_77"/></StgValue>
</operation>

<operation id="2551" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1785 %icmp_ln29_152 = icmp_ne  i11 %tmp_180, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_152"/></StgValue>
</operation>

<operation id="2552" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1786 %icmp_ln29_153 = icmp_eq  i52 %trunc_ln29_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_153"/></StgValue>
</operation>

<operation id="2553" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1787 %or_ln29_76 = or i1 %icmp_ln29_153, i1 %icmp_ln29_152

]]></Node>
<StgValue><ssdm name="or_ln29_76"/></StgValue>
</operation>

<operation id="2554" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1788 %icmp_ln29_154 = icmp_ne  i11 %tmp_181, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_154"/></StgValue>
</operation>

<operation id="2555" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1789 %icmp_ln29_155 = icmp_eq  i52 %trunc_ln29_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_155"/></StgValue>
</operation>

<operation id="2556" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1790 %or_ln29_77 = or i1 %icmp_ln29_155, i1 %icmp_ln29_154

]]></Node>
<StgValue><ssdm name="or_ln29_77"/></StgValue>
</operation>

<operation id="2557" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1791 %and_ln29_76 = and i1 %or_ln29_76, i1 %or_ln29_77

]]></Node>
<StgValue><ssdm name="and_ln29_76"/></StgValue>
</operation>

<operation id="2558" st_id="74" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1792 %tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2559" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1793 %and_ln29_77 = and i1 %and_ln29_76, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="and_ln29_77"/></StgValue>
</operation>

<operation id="2560" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1794 %min_p_78 = select i1 %and_ln29_77, i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="min_p_78"/></StgValue>
</operation>

<operation id="2561" st_id="74" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1829 %tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2562" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2563" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1851 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2564" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2565" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2566" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2567" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2568" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2569" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2034 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2570" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2571" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2572" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2573" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2174 %bitcast_ln27_49 = bitcast i64 %tmp_226

]]></Node>
<StgValue><ssdm name="bitcast_ln27_49"/></StgValue>
</operation>

<operation id="2574" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2575" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2197 %llike_load_51 = load i12 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="2576" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2198 %zext_ln26_100 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_100"/></StgValue>
</operation>

<operation id="2577" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2199 %lshr_ln26_100 = lshr i128 %llike_load_51, i128 %zext_ln26_100

]]></Node>
<StgValue><ssdm name="lshr_ln26_100"/></StgValue>
</operation>

<operation id="2578" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2200 %trunc_ln26_100 = trunc i128 %lshr_ln26_100

]]></Node>
<StgValue><ssdm name="trunc_ln26_100"/></StgValue>
</operation>

<operation id="2579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2201 %bitcast_ln26_100 = bitcast i64 %trunc_ln26_100

]]></Node>
<StgValue><ssdm name="bitcast_ln26_100"/></StgValue>
</operation>

<operation id="2580" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2202 %llike_1_load_51 = load i12 %llike_1_addr_51

]]></Node>
<StgValue><ssdm name="llike_1_load_51"/></StgValue>
</operation>

<operation id="2581" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2203 %zext_ln26_101 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_101"/></StgValue>
</operation>

<operation id="2582" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2204 %lshr_ln26_101 = lshr i128 %llike_1_load_51, i128 %zext_ln26_101

]]></Node>
<StgValue><ssdm name="lshr_ln26_101"/></StgValue>
</operation>

<operation id="2583" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2205 %trunc_ln26_101 = trunc i128 %lshr_ln26_101

]]></Node>
<StgValue><ssdm name="trunc_ln26_101"/></StgValue>
</operation>

<operation id="2584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2206 %bitcast_ln26_101 = bitcast i64 %trunc_ln26_101

]]></Node>
<StgValue><ssdm name="bitcast_ln26_101"/></StgValue>
</operation>

<operation id="2585" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2207 %tmp_230 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_100, i64 %bitcast_ln26_101, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2586" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2232 %llike_load_52 = load i12 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="2587" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2237 %llike_1_load_52 = load i12 %llike_1_addr_52

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2588" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:180 %tmp_978 = or i12 %tmp_2, i12 53

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2589" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:181 %tmp_978_cast = zext i12 %tmp_978

]]></Node>
<StgValue><ssdm name="tmp_978_cast"/></StgValue>
</operation>

<operation id="2590" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:182 %llike_addr_53 = getelementptr i128 %llike, i64 0, i64 %tmp_978_cast

]]></Node>
<StgValue><ssdm name="llike_addr_53"/></StgValue>
</operation>

<operation id="2591" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:266 %llike_1_addr_53 = getelementptr i128 %llike_1, i64 0, i64 %tmp_978_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_53"/></StgValue>
</operation>

<operation id="2592" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1816 %bitcast_ln29_78 = bitcast i64 %p_39

]]></Node>
<StgValue><ssdm name="bitcast_ln29_78"/></StgValue>
</operation>

<operation id="2593" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1817 %tmp_184 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2594" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1818 %trunc_ln29_78 = trunc i64 %bitcast_ln29_78

]]></Node>
<StgValue><ssdm name="trunc_ln29_78"/></StgValue>
</operation>

<operation id="2595" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1819 %bitcast_ln29_79 = bitcast i64 %min_p_78

]]></Node>
<StgValue><ssdm name="bitcast_ln29_79"/></StgValue>
</operation>

<operation id="2596" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1820 %tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2597" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1821 %trunc_ln29_79 = trunc i64 %bitcast_ln29_79

]]></Node>
<StgValue><ssdm name="trunc_ln29_79"/></StgValue>
</operation>

<operation id="2598" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1822 %icmp_ln29_156 = icmp_ne  i11 %tmp_184, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_156"/></StgValue>
</operation>

<operation id="2599" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1823 %icmp_ln29_157 = icmp_eq  i52 %trunc_ln29_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_157"/></StgValue>
</operation>

<operation id="2600" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1824 %or_ln29_78 = or i1 %icmp_ln29_157, i1 %icmp_ln29_156

]]></Node>
<StgValue><ssdm name="or_ln29_78"/></StgValue>
</operation>

<operation id="2601" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1825 %icmp_ln29_158 = icmp_ne  i11 %tmp_185, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_158"/></StgValue>
</operation>

<operation id="2602" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1826 %icmp_ln29_159 = icmp_eq  i52 %trunc_ln29_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_159"/></StgValue>
</operation>

<operation id="2603" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1827 %or_ln29_79 = or i1 %icmp_ln29_159, i1 %icmp_ln29_158

]]></Node>
<StgValue><ssdm name="or_ln29_79"/></StgValue>
</operation>

<operation id="2604" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1828 %and_ln29_78 = and i1 %or_ln29_78, i1 %or_ln29_79

]]></Node>
<StgValue><ssdm name="and_ln29_78"/></StgValue>
</operation>

<operation id="2605" st_id="75" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1829 %tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2606" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1830 %and_ln29_79 = and i1 %and_ln29_78, i1 %tmp_186

]]></Node>
<StgValue><ssdm name="and_ln29_79"/></StgValue>
</operation>

<operation id="2607" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1831 %min_p_80 = select i1 %and_ln29_79, i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="min_p_80"/></StgValue>
</operation>

<operation id="2608" st_id="75" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1866 %tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2609" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2610" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1888 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2611" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2612" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2613" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2614" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2615" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2616" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2071 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2617" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2618" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2619" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2620" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2209 %bitcast_ln27_50 = bitcast i64 %tmp_231

]]></Node>
<StgValue><ssdm name="bitcast_ln27_50"/></StgValue>
</operation>

<operation id="2621" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2622" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2232 %llike_load_52 = load i12 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="2623" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2233 %zext_ln26_102 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_102"/></StgValue>
</operation>

<operation id="2624" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2234 %lshr_ln26_102 = lshr i128 %llike_load_52, i128 %zext_ln26_102

]]></Node>
<StgValue><ssdm name="lshr_ln26_102"/></StgValue>
</operation>

<operation id="2625" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2235 %trunc_ln26_102 = trunc i128 %lshr_ln26_102

]]></Node>
<StgValue><ssdm name="trunc_ln26_102"/></StgValue>
</operation>

<operation id="2626" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2236 %bitcast_ln26_102 = bitcast i64 %trunc_ln26_102

]]></Node>
<StgValue><ssdm name="bitcast_ln26_102"/></StgValue>
</operation>

<operation id="2627" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2237 %llike_1_load_52 = load i12 %llike_1_addr_52

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>

<operation id="2628" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2238 %zext_ln26_103 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_103"/></StgValue>
</operation>

<operation id="2629" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2239 %lshr_ln26_103 = lshr i128 %llike_1_load_52, i128 %zext_ln26_103

]]></Node>
<StgValue><ssdm name="lshr_ln26_103"/></StgValue>
</operation>

<operation id="2630" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2240 %trunc_ln26_103 = trunc i128 %lshr_ln26_103

]]></Node>
<StgValue><ssdm name="trunc_ln26_103"/></StgValue>
</operation>

<operation id="2631" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2241 %bitcast_ln26_103 = bitcast i64 %trunc_ln26_103

]]></Node>
<StgValue><ssdm name="bitcast_ln26_103"/></StgValue>
</operation>

<operation id="2632" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2242 %tmp_235 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_102, i64 %bitcast_ln26_103, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2633" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2267 %llike_load_53 = load i12 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="2634" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2272 %llike_1_load_53 = load i12 %llike_1_addr_53

]]></Node>
<StgValue><ssdm name="llike_1_load_53"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2635" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:183 %tmp_979 = or i12 %tmp_2, i12 54

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2636" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:184 %tmp_979_cast = zext i12 %tmp_979

]]></Node>
<StgValue><ssdm name="tmp_979_cast"/></StgValue>
</operation>

<operation id="2637" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:185 %llike_addr_54 = getelementptr i128 %llike, i64 0, i64 %tmp_979_cast

]]></Node>
<StgValue><ssdm name="llike_addr_54"/></StgValue>
</operation>

<operation id="2638" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:267 %llike_1_addr_54 = getelementptr i128 %llike_1, i64 0, i64 %tmp_979_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_54"/></StgValue>
</operation>

<operation id="2639" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1853 %bitcast_ln29_80 = bitcast i64 %p_40

]]></Node>
<StgValue><ssdm name="bitcast_ln29_80"/></StgValue>
</operation>

<operation id="2640" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1854 %tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2641" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1855 %trunc_ln29_80 = trunc i64 %bitcast_ln29_80

]]></Node>
<StgValue><ssdm name="trunc_ln29_80"/></StgValue>
</operation>

<operation id="2642" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1856 %bitcast_ln29_81 = bitcast i64 %min_p_80

]]></Node>
<StgValue><ssdm name="bitcast_ln29_81"/></StgValue>
</operation>

<operation id="2643" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1857 %tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2644" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1858 %trunc_ln29_81 = trunc i64 %bitcast_ln29_81

]]></Node>
<StgValue><ssdm name="trunc_ln29_81"/></StgValue>
</operation>

<operation id="2645" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1859 %icmp_ln29_160 = icmp_ne  i11 %tmp_188, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_160"/></StgValue>
</operation>

<operation id="2646" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1860 %icmp_ln29_161 = icmp_eq  i52 %trunc_ln29_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_161"/></StgValue>
</operation>

<operation id="2647" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1861 %or_ln29_80 = or i1 %icmp_ln29_161, i1 %icmp_ln29_160

]]></Node>
<StgValue><ssdm name="or_ln29_80"/></StgValue>
</operation>

<operation id="2648" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1862 %icmp_ln29_162 = icmp_ne  i11 %tmp_189, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_162"/></StgValue>
</operation>

<operation id="2649" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1863 %icmp_ln29_163 = icmp_eq  i52 %trunc_ln29_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_163"/></StgValue>
</operation>

<operation id="2650" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1864 %or_ln29_81 = or i1 %icmp_ln29_163, i1 %icmp_ln29_162

]]></Node>
<StgValue><ssdm name="or_ln29_81"/></StgValue>
</operation>

<operation id="2651" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1865 %and_ln29_80 = and i1 %or_ln29_80, i1 %or_ln29_81

]]></Node>
<StgValue><ssdm name="and_ln29_80"/></StgValue>
</operation>

<operation id="2652" st_id="76" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1866 %tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2653" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1867 %and_ln29_81 = and i1 %and_ln29_80, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln29_81"/></StgValue>
</operation>

<operation id="2654" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1868 %min_p_82 = select i1 %and_ln29_81, i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="min_p_82"/></StgValue>
</operation>

<operation id="2655" st_id="76" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1903 %tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2656" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2657" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1925 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2658" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2659" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2660" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2661" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2662" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2106 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2664" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2665" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2666" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2244 %bitcast_ln27_51 = bitcast i64 %tmp_236

]]></Node>
<StgValue><ssdm name="bitcast_ln27_51"/></StgValue>
</operation>

<operation id="2668" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2669" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2267 %llike_load_53 = load i12 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="2670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2268 %zext_ln26_104 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_104"/></StgValue>
</operation>

<operation id="2671" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2269 %lshr_ln26_104 = lshr i128 %llike_load_53, i128 %zext_ln26_104

]]></Node>
<StgValue><ssdm name="lshr_ln26_104"/></StgValue>
</operation>

<operation id="2672" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2270 %trunc_ln26_104 = trunc i128 %lshr_ln26_104

]]></Node>
<StgValue><ssdm name="trunc_ln26_104"/></StgValue>
</operation>

<operation id="2673" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2271 %bitcast_ln26_104 = bitcast i64 %trunc_ln26_104

]]></Node>
<StgValue><ssdm name="bitcast_ln26_104"/></StgValue>
</operation>

<operation id="2674" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2272 %llike_1_load_53 = load i12 %llike_1_addr_53

]]></Node>
<StgValue><ssdm name="llike_1_load_53"/></StgValue>
</operation>

<operation id="2675" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2273 %zext_ln26_105 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_105"/></StgValue>
</operation>

<operation id="2676" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2274 %lshr_ln26_105 = lshr i128 %llike_1_load_53, i128 %zext_ln26_105

]]></Node>
<StgValue><ssdm name="lshr_ln26_105"/></StgValue>
</operation>

<operation id="2677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2275 %trunc_ln26_105 = trunc i128 %lshr_ln26_105

]]></Node>
<StgValue><ssdm name="trunc_ln26_105"/></StgValue>
</operation>

<operation id="2678" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2276 %bitcast_ln26_105 = bitcast i64 %trunc_ln26_105

]]></Node>
<StgValue><ssdm name="bitcast_ln26_105"/></StgValue>
</operation>

<operation id="2679" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2277 %tmp_240 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_104, i64 %bitcast_ln26_105, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2680" st_id="76" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2302 %llike_load_54 = load i12 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="2681" st_id="76" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2307 %llike_1_load_54 = load i12 %llike_1_addr_54

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2682" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:186 %tmp_980 = or i12 %tmp_2, i12 55

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2683" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:187 %tmp_980_cast = zext i12 %tmp_980

]]></Node>
<StgValue><ssdm name="tmp_980_cast"/></StgValue>
</operation>

<operation id="2684" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:188 %llike_addr_55 = getelementptr i128 %llike, i64 0, i64 %tmp_980_cast

]]></Node>
<StgValue><ssdm name="llike_addr_55"/></StgValue>
</operation>

<operation id="2685" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:268 %llike_1_addr_55 = getelementptr i128 %llike_1, i64 0, i64 %tmp_980_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_55"/></StgValue>
</operation>

<operation id="2686" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1890 %bitcast_ln29_82 = bitcast i64 %p_41

]]></Node>
<StgValue><ssdm name="bitcast_ln29_82"/></StgValue>
</operation>

<operation id="2687" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1891 %tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2688" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1892 %trunc_ln29_82 = trunc i64 %bitcast_ln29_82

]]></Node>
<StgValue><ssdm name="trunc_ln29_82"/></StgValue>
</operation>

<operation id="2689" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1893 %bitcast_ln29_83 = bitcast i64 %min_p_82

]]></Node>
<StgValue><ssdm name="bitcast_ln29_83"/></StgValue>
</operation>

<operation id="2690" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1894 %tmp_193 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2691" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1895 %trunc_ln29_83 = trunc i64 %bitcast_ln29_83

]]></Node>
<StgValue><ssdm name="trunc_ln29_83"/></StgValue>
</operation>

<operation id="2692" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1896 %icmp_ln29_164 = icmp_ne  i11 %tmp_192, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_164"/></StgValue>
</operation>

<operation id="2693" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1897 %icmp_ln29_165 = icmp_eq  i52 %trunc_ln29_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_165"/></StgValue>
</operation>

<operation id="2694" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1898 %or_ln29_82 = or i1 %icmp_ln29_165, i1 %icmp_ln29_164

]]></Node>
<StgValue><ssdm name="or_ln29_82"/></StgValue>
</operation>

<operation id="2695" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1899 %icmp_ln29_166 = icmp_ne  i11 %tmp_193, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_166"/></StgValue>
</operation>

<operation id="2696" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1900 %icmp_ln29_167 = icmp_eq  i52 %trunc_ln29_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_167"/></StgValue>
</operation>

<operation id="2697" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1901 %or_ln29_83 = or i1 %icmp_ln29_167, i1 %icmp_ln29_166

]]></Node>
<StgValue><ssdm name="or_ln29_83"/></StgValue>
</operation>

<operation id="2698" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1902 %and_ln29_82 = and i1 %or_ln29_82, i1 %or_ln29_83

]]></Node>
<StgValue><ssdm name="and_ln29_82"/></StgValue>
</operation>

<operation id="2699" st_id="77" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1903 %tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2700" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1904 %and_ln29_83 = and i1 %and_ln29_82, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln29_83"/></StgValue>
</operation>

<operation id="2701" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1905 %min_p_84 = select i1 %and_ln29_83, i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="min_p_84"/></StgValue>
</operation>

<operation id="2702" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1940 %tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2703" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2704" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1962 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2705" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2706" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2707" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2708" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2709" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2710" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2141 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2711" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2712" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2713" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2714" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2279 %bitcast_ln27_52 = bitcast i64 %tmp_241

]]></Node>
<StgValue><ssdm name="bitcast_ln27_52"/></StgValue>
</operation>

<operation id="2715" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2716" st_id="77" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2302 %llike_load_54 = load i12 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="2717" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2303 %zext_ln26_106 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_106"/></StgValue>
</operation>

<operation id="2718" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2304 %lshr_ln26_106 = lshr i128 %llike_load_54, i128 %zext_ln26_106

]]></Node>
<StgValue><ssdm name="lshr_ln26_106"/></StgValue>
</operation>

<operation id="2719" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2305 %trunc_ln26_106 = trunc i128 %lshr_ln26_106

]]></Node>
<StgValue><ssdm name="trunc_ln26_106"/></StgValue>
</operation>

<operation id="2720" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2306 %bitcast_ln26_106 = bitcast i64 %trunc_ln26_106

]]></Node>
<StgValue><ssdm name="bitcast_ln26_106"/></StgValue>
</operation>

<operation id="2721" st_id="77" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2307 %llike_1_load_54 = load i12 %llike_1_addr_54

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>

<operation id="2722" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2308 %zext_ln26_107 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_107"/></StgValue>
</operation>

<operation id="2723" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2309 %lshr_ln26_107 = lshr i128 %llike_1_load_54, i128 %zext_ln26_107

]]></Node>
<StgValue><ssdm name="lshr_ln26_107"/></StgValue>
</operation>

<operation id="2724" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2310 %trunc_ln26_107 = trunc i128 %lshr_ln26_107

]]></Node>
<StgValue><ssdm name="trunc_ln26_107"/></StgValue>
</operation>

<operation id="2725" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2311 %bitcast_ln26_107 = bitcast i64 %trunc_ln26_107

]]></Node>
<StgValue><ssdm name="bitcast_ln26_107"/></StgValue>
</operation>

<operation id="2726" st_id="77" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2312 %tmp_245 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_106, i64 %bitcast_ln26_107, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2727" st_id="77" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2337 %llike_load_55 = load i12 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="2728" st_id="77" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2342 %llike_1_load_55 = load i12 %llike_1_addr_55

]]></Node>
<StgValue><ssdm name="llike_1_load_55"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2729" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:189 %tmp_981 = or i12 %tmp_2, i12 56

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2730" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:190 %tmp_981_cast = zext i12 %tmp_981

]]></Node>
<StgValue><ssdm name="tmp_981_cast"/></StgValue>
</operation>

<operation id="2731" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:191 %llike_addr_56 = getelementptr i128 %llike, i64 0, i64 %tmp_981_cast

]]></Node>
<StgValue><ssdm name="llike_addr_56"/></StgValue>
</operation>

<operation id="2732" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:269 %llike_1_addr_56 = getelementptr i128 %llike_1, i64 0, i64 %tmp_981_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_56"/></StgValue>
</operation>

<operation id="2733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1927 %bitcast_ln29_84 = bitcast i64 %p_42

]]></Node>
<StgValue><ssdm name="bitcast_ln29_84"/></StgValue>
</operation>

<operation id="2734" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1928 %tmp_196 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2735" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1929 %trunc_ln29_84 = trunc i64 %bitcast_ln29_84

]]></Node>
<StgValue><ssdm name="trunc_ln29_84"/></StgValue>
</operation>

<operation id="2736" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1930 %bitcast_ln29_85 = bitcast i64 %min_p_84

]]></Node>
<StgValue><ssdm name="bitcast_ln29_85"/></StgValue>
</operation>

<operation id="2737" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1931 %tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2738" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1932 %trunc_ln29_85 = trunc i64 %bitcast_ln29_85

]]></Node>
<StgValue><ssdm name="trunc_ln29_85"/></StgValue>
</operation>

<operation id="2739" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1933 %icmp_ln29_168 = icmp_ne  i11 %tmp_196, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_168"/></StgValue>
</operation>

<operation id="2740" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1934 %icmp_ln29_169 = icmp_eq  i52 %trunc_ln29_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_169"/></StgValue>
</operation>

<operation id="2741" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1935 %or_ln29_84 = or i1 %icmp_ln29_169, i1 %icmp_ln29_168

]]></Node>
<StgValue><ssdm name="or_ln29_84"/></StgValue>
</operation>

<operation id="2742" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1936 %icmp_ln29_170 = icmp_ne  i11 %tmp_197, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_170"/></StgValue>
</operation>

<operation id="2743" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1937 %icmp_ln29_171 = icmp_eq  i52 %trunc_ln29_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_171"/></StgValue>
</operation>

<operation id="2744" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1938 %or_ln29_85 = or i1 %icmp_ln29_171, i1 %icmp_ln29_170

]]></Node>
<StgValue><ssdm name="or_ln29_85"/></StgValue>
</operation>

<operation id="2745" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1939 %and_ln29_84 = and i1 %or_ln29_84, i1 %or_ln29_85

]]></Node>
<StgValue><ssdm name="and_ln29_84"/></StgValue>
</operation>

<operation id="2746" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1940 %tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2747" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1941 %and_ln29_85 = and i1 %and_ln29_84, i1 %tmp_198

]]></Node>
<StgValue><ssdm name="and_ln29_85"/></StgValue>
</operation>

<operation id="2748" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1942 %min_p_86 = select i1 %and_ln29_85, i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="min_p_86"/></StgValue>
</operation>

<operation id="2749" st_id="78" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1977 %tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2750" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2751" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1999 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2752" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2753" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2754" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2755" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2756" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2757" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2176 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2758" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2759" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2760" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2761" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2314 %bitcast_ln27_53 = bitcast i64 %tmp_246

]]></Node>
<StgValue><ssdm name="bitcast_ln27_53"/></StgValue>
</operation>

<operation id="2762" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2763" st_id="78" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2337 %llike_load_55 = load i12 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="2764" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2338 %zext_ln26_108 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_108"/></StgValue>
</operation>

<operation id="2765" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2339 %lshr_ln26_108 = lshr i128 %llike_load_55, i128 %zext_ln26_108

]]></Node>
<StgValue><ssdm name="lshr_ln26_108"/></StgValue>
</operation>

<operation id="2766" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2340 %trunc_ln26_108 = trunc i128 %lshr_ln26_108

]]></Node>
<StgValue><ssdm name="trunc_ln26_108"/></StgValue>
</operation>

<operation id="2767" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2341 %bitcast_ln26_108 = bitcast i64 %trunc_ln26_108

]]></Node>
<StgValue><ssdm name="bitcast_ln26_108"/></StgValue>
</operation>

<operation id="2768" st_id="78" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2342 %llike_1_load_55 = load i12 %llike_1_addr_55

]]></Node>
<StgValue><ssdm name="llike_1_load_55"/></StgValue>
</operation>

<operation id="2769" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2343 %zext_ln26_109 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_109"/></StgValue>
</operation>

<operation id="2770" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2344 %lshr_ln26_109 = lshr i128 %llike_1_load_55, i128 %zext_ln26_109

]]></Node>
<StgValue><ssdm name="lshr_ln26_109"/></StgValue>
</operation>

<operation id="2771" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2345 %trunc_ln26_109 = trunc i128 %lshr_ln26_109

]]></Node>
<StgValue><ssdm name="trunc_ln26_109"/></StgValue>
</operation>

<operation id="2772" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2346 %bitcast_ln26_109 = bitcast i64 %trunc_ln26_109

]]></Node>
<StgValue><ssdm name="bitcast_ln26_109"/></StgValue>
</operation>

<operation id="2773" st_id="78" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2347 %tmp_250 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_108, i64 %bitcast_ln26_109, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2774" st_id="78" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2372 %llike_load_56 = load i12 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="2775" st_id="78" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2377 %llike_1_load_56 = load i12 %llike_1_addr_56

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="2776" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx696.exit:0 %add_ln19 = add i7 %select_ln4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="2777" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:3 %store_ln19 = store i7 %add_ln19, i7 %curr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="2778" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.exit:4 %br_ln19 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2779" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:192 %tmp_982 = or i12 %tmp_2, i12 57

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2780" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:193 %tmp_982_cast = zext i12 %tmp_982

]]></Node>
<StgValue><ssdm name="tmp_982_cast"/></StgValue>
</operation>

<operation id="2781" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:194 %llike_addr_57 = getelementptr i128 %llike, i64 0, i64 %tmp_982_cast

]]></Node>
<StgValue><ssdm name="llike_addr_57"/></StgValue>
</operation>

<operation id="2782" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:270 %llike_1_addr_57 = getelementptr i128 %llike_1, i64 0, i64 %tmp_982_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_57"/></StgValue>
</operation>

<operation id="2783" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1964 %bitcast_ln29_86 = bitcast i64 %p_43

]]></Node>
<StgValue><ssdm name="bitcast_ln29_86"/></StgValue>
</operation>

<operation id="2784" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1965 %tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2785" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1966 %trunc_ln29_86 = trunc i64 %bitcast_ln29_86

]]></Node>
<StgValue><ssdm name="trunc_ln29_86"/></StgValue>
</operation>

<operation id="2786" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1967 %bitcast_ln29_87 = bitcast i64 %min_p_86

]]></Node>
<StgValue><ssdm name="bitcast_ln29_87"/></StgValue>
</operation>

<operation id="2787" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1968 %tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2788" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1969 %trunc_ln29_87 = trunc i64 %bitcast_ln29_87

]]></Node>
<StgValue><ssdm name="trunc_ln29_87"/></StgValue>
</operation>

<operation id="2789" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1970 %icmp_ln29_172 = icmp_ne  i11 %tmp_200, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_172"/></StgValue>
</operation>

<operation id="2790" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1971 %icmp_ln29_173 = icmp_eq  i52 %trunc_ln29_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_173"/></StgValue>
</operation>

<operation id="2791" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1972 %or_ln29_86 = or i1 %icmp_ln29_173, i1 %icmp_ln29_172

]]></Node>
<StgValue><ssdm name="or_ln29_86"/></StgValue>
</operation>

<operation id="2792" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1973 %icmp_ln29_174 = icmp_ne  i11 %tmp_201, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_174"/></StgValue>
</operation>

<operation id="2793" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1974 %icmp_ln29_175 = icmp_eq  i52 %trunc_ln29_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_175"/></StgValue>
</operation>

<operation id="2794" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1975 %or_ln29_87 = or i1 %icmp_ln29_175, i1 %icmp_ln29_174

]]></Node>
<StgValue><ssdm name="or_ln29_87"/></StgValue>
</operation>

<operation id="2795" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1976 %and_ln29_86 = and i1 %or_ln29_86, i1 %or_ln29_87

]]></Node>
<StgValue><ssdm name="and_ln29_86"/></StgValue>
</operation>

<operation id="2796" st_id="79" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1977 %tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2797" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1978 %and_ln29_87 = and i1 %and_ln29_86, i1 %tmp_202

]]></Node>
<StgValue><ssdm name="and_ln29_87"/></StgValue>
</operation>

<operation id="2798" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1979 %min_p_88 = select i1 %and_ln29_87, i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="min_p_88"/></StgValue>
</operation>

<operation id="2799" st_id="79" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2014 %tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2800" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2801" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2036 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2802" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2803" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2804" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2805" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2806" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2807" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2211 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2808" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2809" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2810" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2811" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2349 %bitcast_ln27_54 = bitcast i64 %tmp_251

]]></Node>
<StgValue><ssdm name="bitcast_ln27_54"/></StgValue>
</operation>

<operation id="2812" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2813" st_id="79" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2372 %llike_load_56 = load i12 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="2814" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2373 %zext_ln26_110 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_110"/></StgValue>
</operation>

<operation id="2815" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2374 %lshr_ln26_110 = lshr i128 %llike_load_56, i128 %zext_ln26_110

]]></Node>
<StgValue><ssdm name="lshr_ln26_110"/></StgValue>
</operation>

<operation id="2816" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2375 %trunc_ln26_110 = trunc i128 %lshr_ln26_110

]]></Node>
<StgValue><ssdm name="trunc_ln26_110"/></StgValue>
</operation>

<operation id="2817" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2376 %bitcast_ln26_110 = bitcast i64 %trunc_ln26_110

]]></Node>
<StgValue><ssdm name="bitcast_ln26_110"/></StgValue>
</operation>

<operation id="2818" st_id="79" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2377 %llike_1_load_56 = load i12 %llike_1_addr_56

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="2819" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2378 %zext_ln26_111 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_111"/></StgValue>
</operation>

<operation id="2820" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2379 %lshr_ln26_111 = lshr i128 %llike_1_load_56, i128 %zext_ln26_111

]]></Node>
<StgValue><ssdm name="lshr_ln26_111"/></StgValue>
</operation>

<operation id="2821" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2380 %trunc_ln26_111 = trunc i128 %lshr_ln26_111

]]></Node>
<StgValue><ssdm name="trunc_ln26_111"/></StgValue>
</operation>

<operation id="2822" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2381 %bitcast_ln26_111 = bitcast i64 %trunc_ln26_111

]]></Node>
<StgValue><ssdm name="bitcast_ln26_111"/></StgValue>
</operation>

<operation id="2823" st_id="79" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2382 %tmp_255 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_110, i64 %bitcast_ln26_111, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2824" st_id="79" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2407 %llike_load_57 = load i12 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="2825" st_id="79" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2412 %llike_1_load_57 = load i12 %llike_1_addr_57

]]></Node>
<StgValue><ssdm name="llike_1_load_57"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="2826" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:195 %tmp_983 = or i12 %tmp_2, i12 58

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2827" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:196 %tmp_983_cast = zext i12 %tmp_983

]]></Node>
<StgValue><ssdm name="tmp_983_cast"/></StgValue>
</operation>

<operation id="2828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:197 %llike_addr_58 = getelementptr i128 %llike, i64 0, i64 %tmp_983_cast

]]></Node>
<StgValue><ssdm name="llike_addr_58"/></StgValue>
</operation>

<operation id="2829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:271 %llike_1_addr_58 = getelementptr i128 %llike_1, i64 0, i64 %tmp_983_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_58"/></StgValue>
</operation>

<operation id="2830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2001 %bitcast_ln29_88 = bitcast i64 %p_44

]]></Node>
<StgValue><ssdm name="bitcast_ln29_88"/></StgValue>
</operation>

<operation id="2831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2002 %tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2832" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2003 %trunc_ln29_88 = trunc i64 %bitcast_ln29_88

]]></Node>
<StgValue><ssdm name="trunc_ln29_88"/></StgValue>
</operation>

<operation id="2833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2004 %bitcast_ln29_89 = bitcast i64 %min_p_88

]]></Node>
<StgValue><ssdm name="bitcast_ln29_89"/></StgValue>
</operation>

<operation id="2834" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2005 %tmp_205 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2835" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2006 %trunc_ln29_89 = trunc i64 %bitcast_ln29_89

]]></Node>
<StgValue><ssdm name="trunc_ln29_89"/></StgValue>
</operation>

<operation id="2836" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2007 %icmp_ln29_176 = icmp_ne  i11 %tmp_204, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_176"/></StgValue>
</operation>

<operation id="2837" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2008 %icmp_ln29_177 = icmp_eq  i52 %trunc_ln29_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_177"/></StgValue>
</operation>

<operation id="2838" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2009 %or_ln29_88 = or i1 %icmp_ln29_177, i1 %icmp_ln29_176

]]></Node>
<StgValue><ssdm name="or_ln29_88"/></StgValue>
</operation>

<operation id="2839" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2010 %icmp_ln29_178 = icmp_ne  i11 %tmp_205, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_178"/></StgValue>
</operation>

<operation id="2840" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2011 %icmp_ln29_179 = icmp_eq  i52 %trunc_ln29_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_179"/></StgValue>
</operation>

<operation id="2841" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2012 %or_ln29_89 = or i1 %icmp_ln29_179, i1 %icmp_ln29_178

]]></Node>
<StgValue><ssdm name="or_ln29_89"/></StgValue>
</operation>

<operation id="2842" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2013 %and_ln29_88 = and i1 %or_ln29_88, i1 %or_ln29_89

]]></Node>
<StgValue><ssdm name="and_ln29_88"/></StgValue>
</operation>

<operation id="2843" st_id="80" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2014 %tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2844" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2015 %and_ln29_89 = and i1 %and_ln29_88, i1 %tmp_206

]]></Node>
<StgValue><ssdm name="and_ln29_89"/></StgValue>
</operation>

<operation id="2845" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2016 %min_p_90 = select i1 %and_ln29_89, i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="min_p_90"/></StgValue>
</operation>

<operation id="2846" st_id="80" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2051 %tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2847" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2848" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2073 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2849" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2850" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2851" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2852" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2853" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2854" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2246 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2855" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2856" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2857" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2384 %bitcast_ln27_55 = bitcast i64 %tmp_256

]]></Node>
<StgValue><ssdm name="bitcast_ln27_55"/></StgValue>
</operation>

<operation id="2859" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2860" st_id="80" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2407 %llike_load_57 = load i12 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="2861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2408 %zext_ln26_112 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_112"/></StgValue>
</operation>

<operation id="2862" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2409 %lshr_ln26_112 = lshr i128 %llike_load_57, i128 %zext_ln26_112

]]></Node>
<StgValue><ssdm name="lshr_ln26_112"/></StgValue>
</operation>

<operation id="2863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2410 %trunc_ln26_112 = trunc i128 %lshr_ln26_112

]]></Node>
<StgValue><ssdm name="trunc_ln26_112"/></StgValue>
</operation>

<operation id="2864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2411 %bitcast_ln26_112 = bitcast i64 %trunc_ln26_112

]]></Node>
<StgValue><ssdm name="bitcast_ln26_112"/></StgValue>
</operation>

<operation id="2865" st_id="80" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2412 %llike_1_load_57 = load i12 %llike_1_addr_57

]]></Node>
<StgValue><ssdm name="llike_1_load_57"/></StgValue>
</operation>

<operation id="2866" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2413 %zext_ln26_113 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_113"/></StgValue>
</operation>

<operation id="2867" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2414 %lshr_ln26_113 = lshr i128 %llike_1_load_57, i128 %zext_ln26_113

]]></Node>
<StgValue><ssdm name="lshr_ln26_113"/></StgValue>
</operation>

<operation id="2868" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2415 %trunc_ln26_113 = trunc i128 %lshr_ln26_113

]]></Node>
<StgValue><ssdm name="trunc_ln26_113"/></StgValue>
</operation>

<operation id="2869" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2416 %bitcast_ln26_113 = bitcast i64 %trunc_ln26_113

]]></Node>
<StgValue><ssdm name="bitcast_ln26_113"/></StgValue>
</operation>

<operation id="2870" st_id="80" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2417 %tmp_260 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_112, i64 %bitcast_ln26_113, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2871" st_id="80" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2442 %llike_load_58 = load i12 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="2872" st_id="80" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2447 %llike_1_load_58 = load i12 %llike_1_addr_58

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="2873" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:198 %tmp_984 = or i12 %tmp_2, i12 59

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:199 %tmp_984_cast = zext i12 %tmp_984

]]></Node>
<StgValue><ssdm name="tmp_984_cast"/></StgValue>
</operation>

<operation id="2875" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:200 %llike_addr_59 = getelementptr i128 %llike, i64 0, i64 %tmp_984_cast

]]></Node>
<StgValue><ssdm name="llike_addr_59"/></StgValue>
</operation>

<operation id="2876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:272 %llike_1_addr_59 = getelementptr i128 %llike_1, i64 0, i64 %tmp_984_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_59"/></StgValue>
</operation>

<operation id="2877" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2038 %bitcast_ln29_90 = bitcast i64 %p_45

]]></Node>
<StgValue><ssdm name="bitcast_ln29_90"/></StgValue>
</operation>

<operation id="2878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2039 %tmp_208 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2879" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2040 %trunc_ln29_90 = trunc i64 %bitcast_ln29_90

]]></Node>
<StgValue><ssdm name="trunc_ln29_90"/></StgValue>
</operation>

<operation id="2880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2041 %bitcast_ln29_91 = bitcast i64 %min_p_90

]]></Node>
<StgValue><ssdm name="bitcast_ln29_91"/></StgValue>
</operation>

<operation id="2881" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2042 %tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2043 %trunc_ln29_91 = trunc i64 %bitcast_ln29_91

]]></Node>
<StgValue><ssdm name="trunc_ln29_91"/></StgValue>
</operation>

<operation id="2883" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2044 %icmp_ln29_180 = icmp_ne  i11 %tmp_208, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_180"/></StgValue>
</operation>

<operation id="2884" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2045 %icmp_ln29_181 = icmp_eq  i52 %trunc_ln29_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_181"/></StgValue>
</operation>

<operation id="2885" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2046 %or_ln29_90 = or i1 %icmp_ln29_181, i1 %icmp_ln29_180

]]></Node>
<StgValue><ssdm name="or_ln29_90"/></StgValue>
</operation>

<operation id="2886" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2047 %icmp_ln29_182 = icmp_ne  i11 %tmp_209, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_182"/></StgValue>
</operation>

<operation id="2887" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2048 %icmp_ln29_183 = icmp_eq  i52 %trunc_ln29_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_183"/></StgValue>
</operation>

<operation id="2888" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2049 %or_ln29_91 = or i1 %icmp_ln29_183, i1 %icmp_ln29_182

]]></Node>
<StgValue><ssdm name="or_ln29_91"/></StgValue>
</operation>

<operation id="2889" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2050 %and_ln29_90 = and i1 %or_ln29_90, i1 %or_ln29_91

]]></Node>
<StgValue><ssdm name="and_ln29_90"/></StgValue>
</operation>

<operation id="2890" st_id="81" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2051 %tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2891" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2052 %and_ln29_91 = and i1 %and_ln29_90, i1 %tmp_210

]]></Node>
<StgValue><ssdm name="and_ln29_91"/></StgValue>
</operation>

<operation id="2892" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2053 %min_p_92 = select i1 %and_ln29_91, i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="min_p_92"/></StgValue>
</operation>

<operation id="2893" st_id="81" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2088 %tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2894" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2895" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2108 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2896" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2897" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2898" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2899" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2900" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2901" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2281 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2902" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2903" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2904" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2905" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2419 %bitcast_ln27_56 = bitcast i64 %tmp_261

]]></Node>
<StgValue><ssdm name="bitcast_ln27_56"/></StgValue>
</operation>

<operation id="2906" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2907" st_id="81" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2442 %llike_load_58 = load i12 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="2908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2443 %zext_ln26_114 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_114"/></StgValue>
</operation>

<operation id="2909" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2444 %lshr_ln26_114 = lshr i128 %llike_load_58, i128 %zext_ln26_114

]]></Node>
<StgValue><ssdm name="lshr_ln26_114"/></StgValue>
</operation>

<operation id="2910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2445 %trunc_ln26_114 = trunc i128 %lshr_ln26_114

]]></Node>
<StgValue><ssdm name="trunc_ln26_114"/></StgValue>
</operation>

<operation id="2911" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2446 %bitcast_ln26_114 = bitcast i64 %trunc_ln26_114

]]></Node>
<StgValue><ssdm name="bitcast_ln26_114"/></StgValue>
</operation>

<operation id="2912" st_id="81" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2447 %llike_1_load_58 = load i12 %llike_1_addr_58

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>

<operation id="2913" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2448 %zext_ln26_115 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_115"/></StgValue>
</operation>

<operation id="2914" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2449 %lshr_ln26_115 = lshr i128 %llike_1_load_58, i128 %zext_ln26_115

]]></Node>
<StgValue><ssdm name="lshr_ln26_115"/></StgValue>
</operation>

<operation id="2915" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2450 %trunc_ln26_115 = trunc i128 %lshr_ln26_115

]]></Node>
<StgValue><ssdm name="trunc_ln26_115"/></StgValue>
</operation>

<operation id="2916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2451 %bitcast_ln26_115 = bitcast i64 %trunc_ln26_115

]]></Node>
<StgValue><ssdm name="bitcast_ln26_115"/></StgValue>
</operation>

<operation id="2917" st_id="81" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2452 %tmp_265 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_114, i64 %bitcast_ln26_115, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2918" st_id="81" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2477 %llike_load_59 = load i12 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="2919" st_id="81" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2482 %llike_1_load_59 = load i12 %llike_1_addr_59

]]></Node>
<StgValue><ssdm name="llike_1_load_59"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="2920" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:201 %tmp_985 = or i12 %tmp_2, i12 60

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2921" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:202 %tmp_985_cast = zext i12 %tmp_985

]]></Node>
<StgValue><ssdm name="tmp_985_cast"/></StgValue>
</operation>

<operation id="2922" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:203 %llike_addr_60 = getelementptr i128 %llike, i64 0, i64 %tmp_985_cast

]]></Node>
<StgValue><ssdm name="llike_addr_60"/></StgValue>
</operation>

<operation id="2923" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:273 %llike_1_addr_60 = getelementptr i128 %llike_1, i64 0, i64 %tmp_985_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_60"/></StgValue>
</operation>

<operation id="2924" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2075 %bitcast_ln29_92 = bitcast i64 %p_46

]]></Node>
<StgValue><ssdm name="bitcast_ln29_92"/></StgValue>
</operation>

<operation id="2925" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2076 %tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2926" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2077 %trunc_ln29_92 = trunc i64 %bitcast_ln29_92

]]></Node>
<StgValue><ssdm name="trunc_ln29_92"/></StgValue>
</operation>

<operation id="2927" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2078 %bitcast_ln29_93 = bitcast i64 %min_p_92

]]></Node>
<StgValue><ssdm name="bitcast_ln29_93"/></StgValue>
</operation>

<operation id="2928" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2079 %tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2929" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2080 %trunc_ln29_93 = trunc i64 %bitcast_ln29_93

]]></Node>
<StgValue><ssdm name="trunc_ln29_93"/></StgValue>
</operation>

<operation id="2930" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2081 %icmp_ln29_184 = icmp_ne  i11 %tmp_212, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_184"/></StgValue>
</operation>

<operation id="2931" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2082 %icmp_ln29_185 = icmp_eq  i52 %trunc_ln29_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_185"/></StgValue>
</operation>

<operation id="2932" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2083 %or_ln29_92 = or i1 %icmp_ln29_185, i1 %icmp_ln29_184

]]></Node>
<StgValue><ssdm name="or_ln29_92"/></StgValue>
</operation>

<operation id="2933" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2084 %icmp_ln29_186 = icmp_ne  i11 %tmp_213, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_186"/></StgValue>
</operation>

<operation id="2934" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2085 %icmp_ln29_187 = icmp_eq  i52 %trunc_ln29_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_187"/></StgValue>
</operation>

<operation id="2935" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2086 %or_ln29_93 = or i1 %icmp_ln29_187, i1 %icmp_ln29_186

]]></Node>
<StgValue><ssdm name="or_ln29_93"/></StgValue>
</operation>

<operation id="2936" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2087 %and_ln29_92 = and i1 %or_ln29_92, i1 %or_ln29_93

]]></Node>
<StgValue><ssdm name="and_ln29_92"/></StgValue>
</operation>

<operation id="2937" st_id="82" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2088 %tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2938" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2089 %and_ln29_93 = and i1 %and_ln29_92, i1 %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln29_93"/></StgValue>
</operation>

<operation id="2939" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2090 %min_p_94 = select i1 %and_ln29_93, i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="min_p_94"/></StgValue>
</operation>

<operation id="2940" st_id="82" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2123 %tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2941" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2942" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2143 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2943" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2944" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2945" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2946" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2947" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2948" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2316 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2949" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2950" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2951" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2952" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2454 %bitcast_ln27_57 = bitcast i64 %tmp_266

]]></Node>
<StgValue><ssdm name="bitcast_ln27_57"/></StgValue>
</operation>

<operation id="2953" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="2954" st_id="82" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2477 %llike_load_59 = load i12 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="2955" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2478 %zext_ln26_116 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_116"/></StgValue>
</operation>

<operation id="2956" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2479 %lshr_ln26_116 = lshr i128 %llike_load_59, i128 %zext_ln26_116

]]></Node>
<StgValue><ssdm name="lshr_ln26_116"/></StgValue>
</operation>

<operation id="2957" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2480 %trunc_ln26_116 = trunc i128 %lshr_ln26_116

]]></Node>
<StgValue><ssdm name="trunc_ln26_116"/></StgValue>
</operation>

<operation id="2958" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2481 %bitcast_ln26_116 = bitcast i64 %trunc_ln26_116

]]></Node>
<StgValue><ssdm name="bitcast_ln26_116"/></StgValue>
</operation>

<operation id="2959" st_id="82" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2482 %llike_1_load_59 = load i12 %llike_1_addr_59

]]></Node>
<StgValue><ssdm name="llike_1_load_59"/></StgValue>
</operation>

<operation id="2960" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2483 %zext_ln26_117 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_117"/></StgValue>
</operation>

<operation id="2961" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2484 %lshr_ln26_117 = lshr i128 %llike_1_load_59, i128 %zext_ln26_117

]]></Node>
<StgValue><ssdm name="lshr_ln26_117"/></StgValue>
</operation>

<operation id="2962" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2485 %trunc_ln26_117 = trunc i128 %lshr_ln26_117

]]></Node>
<StgValue><ssdm name="trunc_ln26_117"/></StgValue>
</operation>

<operation id="2963" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2486 %bitcast_ln26_117 = bitcast i64 %trunc_ln26_117

]]></Node>
<StgValue><ssdm name="bitcast_ln26_117"/></StgValue>
</operation>

<operation id="2964" st_id="82" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2487 %tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_116, i64 %bitcast_ln26_117, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2965" st_id="82" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2512 %llike_load_60 = load i12 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="2966" st_id="82" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2517 %llike_1_load_60 = load i12 %llike_1_addr_60

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="2967" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:204 %tmp_986 = or i12 %tmp_2, i12 61

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2968" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:205 %tmp_986_cast = zext i12 %tmp_986

]]></Node>
<StgValue><ssdm name="tmp_986_cast"/></StgValue>
</operation>

<operation id="2969" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:206 %llike_addr_61 = getelementptr i128 %llike, i64 0, i64 %tmp_986_cast

]]></Node>
<StgValue><ssdm name="llike_addr_61"/></StgValue>
</operation>

<operation id="2970" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:274 %llike_1_addr_61 = getelementptr i128 %llike_1, i64 0, i64 %tmp_986_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_61"/></StgValue>
</operation>

<operation id="2971" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2110 %bitcast_ln29_94 = bitcast i64 %p_47

]]></Node>
<StgValue><ssdm name="bitcast_ln29_94"/></StgValue>
</operation>

<operation id="2972" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2111 %tmp_217 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2973" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2112 %trunc_ln29_94 = trunc i64 %bitcast_ln29_94

]]></Node>
<StgValue><ssdm name="trunc_ln29_94"/></StgValue>
</operation>

<operation id="2974" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2113 %bitcast_ln29_95 = bitcast i64 %min_p_94

]]></Node>
<StgValue><ssdm name="bitcast_ln29_95"/></StgValue>
</operation>

<operation id="2975" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2114 %tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2976" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2115 %trunc_ln29_95 = trunc i64 %bitcast_ln29_95

]]></Node>
<StgValue><ssdm name="trunc_ln29_95"/></StgValue>
</operation>

<operation id="2977" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2116 %icmp_ln29_188 = icmp_ne  i11 %tmp_217, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_188"/></StgValue>
</operation>

<operation id="2978" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2117 %icmp_ln29_189 = icmp_eq  i52 %trunc_ln29_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_189"/></StgValue>
</operation>

<operation id="2979" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2118 %or_ln29_94 = or i1 %icmp_ln29_189, i1 %icmp_ln29_188

]]></Node>
<StgValue><ssdm name="or_ln29_94"/></StgValue>
</operation>

<operation id="2980" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2119 %icmp_ln29_190 = icmp_ne  i11 %tmp_218, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_190"/></StgValue>
</operation>

<operation id="2981" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2120 %icmp_ln29_191 = icmp_eq  i52 %trunc_ln29_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_191"/></StgValue>
</operation>

<operation id="2982" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2121 %or_ln29_95 = or i1 %icmp_ln29_191, i1 %icmp_ln29_190

]]></Node>
<StgValue><ssdm name="or_ln29_95"/></StgValue>
</operation>

<operation id="2983" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2122 %and_ln29_94 = and i1 %or_ln29_94, i1 %or_ln29_95

]]></Node>
<StgValue><ssdm name="and_ln29_94"/></StgValue>
</operation>

<operation id="2984" st_id="83" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2123 %tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2985" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2124 %and_ln29_95 = and i1 %and_ln29_94, i1 %tmp_219

]]></Node>
<StgValue><ssdm name="and_ln29_95"/></StgValue>
</operation>

<operation id="2986" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2125 %min_p_96 = select i1 %and_ln29_95, i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="min_p_96"/></StgValue>
</operation>

<operation id="2987" st_id="83" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2158 %tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2988" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2989" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2178 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2990" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2991" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2992" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2993" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2994" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2995" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2351 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2996" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2997" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2998" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="2999" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2489 %bitcast_ln27_58 = bitcast i64 %tmp_271

]]></Node>
<StgValue><ssdm name="bitcast_ln27_58"/></StgValue>
</operation>

<operation id="3000" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3001" st_id="83" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2512 %llike_load_60 = load i12 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="3002" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2513 %zext_ln26_118 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_118"/></StgValue>
</operation>

<operation id="3003" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2514 %lshr_ln26_118 = lshr i128 %llike_load_60, i128 %zext_ln26_118

]]></Node>
<StgValue><ssdm name="lshr_ln26_118"/></StgValue>
</operation>

<operation id="3004" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2515 %trunc_ln26_118 = trunc i128 %lshr_ln26_118

]]></Node>
<StgValue><ssdm name="trunc_ln26_118"/></StgValue>
</operation>

<operation id="3005" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2516 %bitcast_ln26_118 = bitcast i64 %trunc_ln26_118

]]></Node>
<StgValue><ssdm name="bitcast_ln26_118"/></StgValue>
</operation>

<operation id="3006" st_id="83" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2517 %llike_1_load_60 = load i12 %llike_1_addr_60

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>

<operation id="3007" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2518 %zext_ln26_119 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_119"/></StgValue>
</operation>

<operation id="3008" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2519 %lshr_ln26_119 = lshr i128 %llike_1_load_60, i128 %zext_ln26_119

]]></Node>
<StgValue><ssdm name="lshr_ln26_119"/></StgValue>
</operation>

<operation id="3009" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2520 %trunc_ln26_119 = trunc i128 %lshr_ln26_119

]]></Node>
<StgValue><ssdm name="trunc_ln26_119"/></StgValue>
</operation>

<operation id="3010" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2521 %bitcast_ln26_119 = bitcast i64 %trunc_ln26_119

]]></Node>
<StgValue><ssdm name="bitcast_ln26_119"/></StgValue>
</operation>

<operation id="3011" st_id="83" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2522 %tmp_275 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_118, i64 %bitcast_ln26_119, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3012" st_id="83" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2547 %llike_load_61 = load i12 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="3013" st_id="83" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2552 %llike_1_load_61 = load i12 %llike_1_addr_61

]]></Node>
<StgValue><ssdm name="llike_1_load_61"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3014" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:207 %tmp_987 = or i12 %tmp_2, i12 62

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="3015" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:208 %tmp_987_cast = zext i12 %tmp_987

]]></Node>
<StgValue><ssdm name="tmp_987_cast"/></StgValue>
</operation>

<operation id="3016" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:209 %llike_addr_62 = getelementptr i128 %llike, i64 0, i64 %tmp_987_cast

]]></Node>
<StgValue><ssdm name="llike_addr_62"/></StgValue>
</operation>

<operation id="3017" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:275 %llike_1_addr_62 = getelementptr i128 %llike_1, i64 0, i64 %tmp_987_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_62"/></StgValue>
</operation>

<operation id="3018" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2145 %bitcast_ln29_96 = bitcast i64 %p_48

]]></Node>
<StgValue><ssdm name="bitcast_ln29_96"/></StgValue>
</operation>

<operation id="3019" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2146 %tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="3020" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2147 %trunc_ln29_96 = trunc i64 %bitcast_ln29_96

]]></Node>
<StgValue><ssdm name="trunc_ln29_96"/></StgValue>
</operation>

<operation id="3021" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2148 %bitcast_ln29_97 = bitcast i64 %min_p_96

]]></Node>
<StgValue><ssdm name="bitcast_ln29_97"/></StgValue>
</operation>

<operation id="3022" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2149 %tmp_223 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3023" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2150 %trunc_ln29_97 = trunc i64 %bitcast_ln29_97

]]></Node>
<StgValue><ssdm name="trunc_ln29_97"/></StgValue>
</operation>

<operation id="3024" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2151 %icmp_ln29_192 = icmp_ne  i11 %tmp_222, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_192"/></StgValue>
</operation>

<operation id="3025" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2152 %icmp_ln29_193 = icmp_eq  i52 %trunc_ln29_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_193"/></StgValue>
</operation>

<operation id="3026" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2153 %or_ln29_96 = or i1 %icmp_ln29_193, i1 %icmp_ln29_192

]]></Node>
<StgValue><ssdm name="or_ln29_96"/></StgValue>
</operation>

<operation id="3027" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2154 %icmp_ln29_194 = icmp_ne  i11 %tmp_223, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_194"/></StgValue>
</operation>

<operation id="3028" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2155 %icmp_ln29_195 = icmp_eq  i52 %trunc_ln29_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_195"/></StgValue>
</operation>

<operation id="3029" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2156 %or_ln29_97 = or i1 %icmp_ln29_195, i1 %icmp_ln29_194

]]></Node>
<StgValue><ssdm name="or_ln29_97"/></StgValue>
</operation>

<operation id="3030" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2157 %and_ln29_96 = and i1 %or_ln29_96, i1 %or_ln29_97

]]></Node>
<StgValue><ssdm name="and_ln29_96"/></StgValue>
</operation>

<operation id="3031" st_id="84" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2158 %tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="3032" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2159 %and_ln29_97 = and i1 %and_ln29_96, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="and_ln29_97"/></StgValue>
</operation>

<operation id="3033" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2160 %min_p_98 = select i1 %and_ln29_97, i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="min_p_98"/></StgValue>
</operation>

<operation id="3034" st_id="84" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2193 %tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3035" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="3036" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2213 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3037" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="3038" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3039" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3040" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3041" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="3042" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2386 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3043" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="3044" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3045" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3046" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2524 %bitcast_ln27_59 = bitcast i64 %tmp_276

]]></Node>
<StgValue><ssdm name="bitcast_ln27_59"/></StgValue>
</operation>

<operation id="3047" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3048" st_id="84" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2547 %llike_load_61 = load i12 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="3049" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2548 %zext_ln26_120 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_120"/></StgValue>
</operation>

<operation id="3050" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2549 %lshr_ln26_120 = lshr i128 %llike_load_61, i128 %zext_ln26_120

]]></Node>
<StgValue><ssdm name="lshr_ln26_120"/></StgValue>
</operation>

<operation id="3051" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2550 %trunc_ln26_120 = trunc i128 %lshr_ln26_120

]]></Node>
<StgValue><ssdm name="trunc_ln26_120"/></StgValue>
</operation>

<operation id="3052" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2551 %bitcast_ln26_120 = bitcast i64 %trunc_ln26_120

]]></Node>
<StgValue><ssdm name="bitcast_ln26_120"/></StgValue>
</operation>

<operation id="3053" st_id="84" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2552 %llike_1_load_61 = load i12 %llike_1_addr_61

]]></Node>
<StgValue><ssdm name="llike_1_load_61"/></StgValue>
</operation>

<operation id="3054" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2553 %zext_ln26_121 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_121"/></StgValue>
</operation>

<operation id="3055" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2554 %lshr_ln26_121 = lshr i128 %llike_1_load_61, i128 %zext_ln26_121

]]></Node>
<StgValue><ssdm name="lshr_ln26_121"/></StgValue>
</operation>

<operation id="3056" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2555 %trunc_ln26_121 = trunc i128 %lshr_ln26_121

]]></Node>
<StgValue><ssdm name="trunc_ln26_121"/></StgValue>
</operation>

<operation id="3057" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2556 %bitcast_ln26_121 = bitcast i64 %trunc_ln26_121

]]></Node>
<StgValue><ssdm name="bitcast_ln26_121"/></StgValue>
</operation>

<operation id="3058" st_id="84" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2557 %tmp_280 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_120, i64 %bitcast_ln26_121, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3059" st_id="84" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2582 %llike_load_62 = load i12 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="3060" st_id="84" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2587 %llike_1_load_62 = load i12 %llike_1_addr_62

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3061" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:210 %tmp_988 = or i12 %tmp_2, i12 63

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="3062" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:211 %tmp_988_cast = zext i12 %tmp_988

]]></Node>
<StgValue><ssdm name="tmp_988_cast"/></StgValue>
</operation>

<operation id="3063" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:212 %llike_addr_63 = getelementptr i128 %llike, i64 0, i64 %tmp_988_cast

]]></Node>
<StgValue><ssdm name="llike_addr_63"/></StgValue>
</operation>

<operation id="3064" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:276 %llike_1_addr_63 = getelementptr i128 %llike_1, i64 0, i64 %tmp_988_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_63"/></StgValue>
</operation>

<operation id="3065" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2180 %bitcast_ln29_98 = bitcast i64 %p_49

]]></Node>
<StgValue><ssdm name="bitcast_ln29_98"/></StgValue>
</operation>

<operation id="3066" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2181 %tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3067" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2182 %trunc_ln29_98 = trunc i64 %bitcast_ln29_98

]]></Node>
<StgValue><ssdm name="trunc_ln29_98"/></StgValue>
</operation>

<operation id="3068" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2183 %bitcast_ln29_99 = bitcast i64 %min_p_98

]]></Node>
<StgValue><ssdm name="bitcast_ln29_99"/></StgValue>
</operation>

<operation id="3069" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2184 %tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3070" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2185 %trunc_ln29_99 = trunc i64 %bitcast_ln29_99

]]></Node>
<StgValue><ssdm name="trunc_ln29_99"/></StgValue>
</operation>

<operation id="3071" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2186 %icmp_ln29_196 = icmp_ne  i11 %tmp_227, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_196"/></StgValue>
</operation>

<operation id="3072" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2187 %icmp_ln29_197 = icmp_eq  i52 %trunc_ln29_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_197"/></StgValue>
</operation>

<operation id="3073" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2188 %or_ln29_98 = or i1 %icmp_ln29_197, i1 %icmp_ln29_196

]]></Node>
<StgValue><ssdm name="or_ln29_98"/></StgValue>
</operation>

<operation id="3074" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2189 %icmp_ln29_198 = icmp_ne  i11 %tmp_228, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_198"/></StgValue>
</operation>

<operation id="3075" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2190 %icmp_ln29_199 = icmp_eq  i52 %trunc_ln29_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_199"/></StgValue>
</operation>

<operation id="3076" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2191 %or_ln29_99 = or i1 %icmp_ln29_199, i1 %icmp_ln29_198

]]></Node>
<StgValue><ssdm name="or_ln29_99"/></StgValue>
</operation>

<operation id="3077" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2192 %and_ln29_98 = and i1 %or_ln29_98, i1 %or_ln29_99

]]></Node>
<StgValue><ssdm name="and_ln29_98"/></StgValue>
</operation>

<operation id="3078" st_id="85" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2193 %tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3079" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2194 %and_ln29_99 = and i1 %and_ln29_98, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln29_99"/></StgValue>
</operation>

<operation id="3080" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2195 %min_p_100 = select i1 %and_ln29_99, i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="min_p_100"/></StgValue>
</operation>

<operation id="3081" st_id="85" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2228 %tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3082" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="3083" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2248 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3084" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3085" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3086" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3087" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3088" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="3089" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2421 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3090" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3091" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3092" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3093" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2559 %bitcast_ln27_60 = bitcast i64 %tmp_281

]]></Node>
<StgValue><ssdm name="bitcast_ln27_60"/></StgValue>
</operation>

<operation id="3094" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3095" st_id="85" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2582 %llike_load_62 = load i12 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="3096" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2583 %zext_ln26_122 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_122"/></StgValue>
</operation>

<operation id="3097" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2584 %lshr_ln26_122 = lshr i128 %llike_load_62, i128 %zext_ln26_122

]]></Node>
<StgValue><ssdm name="lshr_ln26_122"/></StgValue>
</operation>

<operation id="3098" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2585 %trunc_ln26_122 = trunc i128 %lshr_ln26_122

]]></Node>
<StgValue><ssdm name="trunc_ln26_122"/></StgValue>
</operation>

<operation id="3099" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2586 %bitcast_ln26_122 = bitcast i64 %trunc_ln26_122

]]></Node>
<StgValue><ssdm name="bitcast_ln26_122"/></StgValue>
</operation>

<operation id="3100" st_id="85" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2587 %llike_1_load_62 = load i12 %llike_1_addr_62

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>

<operation id="3101" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2588 %zext_ln26_123 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_123"/></StgValue>
</operation>

<operation id="3102" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2589 %lshr_ln26_123 = lshr i128 %llike_1_load_62, i128 %zext_ln26_123

]]></Node>
<StgValue><ssdm name="lshr_ln26_123"/></StgValue>
</operation>

<operation id="3103" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2590 %trunc_ln26_123 = trunc i128 %lshr_ln26_123

]]></Node>
<StgValue><ssdm name="trunc_ln26_123"/></StgValue>
</operation>

<operation id="3104" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2591 %bitcast_ln26_123 = bitcast i64 %trunc_ln26_123

]]></Node>
<StgValue><ssdm name="bitcast_ln26_123"/></StgValue>
</operation>

<operation id="3105" st_id="85" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2592 %tmp_285 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_122, i64 %bitcast_ln26_123, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3106" st_id="85" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2617 %llike_load_63 = load i12 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="3107" st_id="85" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2622 %llike_1_load_63 = load i12 %llike_1_addr_63

]]></Node>
<StgValue><ssdm name="llike_1_load_63"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="3108" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2215 %bitcast_ln29_100 = bitcast i64 %p_50

]]></Node>
<StgValue><ssdm name="bitcast_ln29_100"/></StgValue>
</operation>

<operation id="3109" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2216 %tmp_232 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3110" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2217 %trunc_ln29_100 = trunc i64 %bitcast_ln29_100

]]></Node>
<StgValue><ssdm name="trunc_ln29_100"/></StgValue>
</operation>

<operation id="3111" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2218 %bitcast_ln29_101 = bitcast i64 %min_p_100

]]></Node>
<StgValue><ssdm name="bitcast_ln29_101"/></StgValue>
</operation>

<operation id="3112" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2219 %tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3113" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2220 %trunc_ln29_101 = trunc i64 %bitcast_ln29_101

]]></Node>
<StgValue><ssdm name="trunc_ln29_101"/></StgValue>
</operation>

<operation id="3114" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2221 %icmp_ln29_200 = icmp_ne  i11 %tmp_232, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_200"/></StgValue>
</operation>

<operation id="3115" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2222 %icmp_ln29_201 = icmp_eq  i52 %trunc_ln29_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_201"/></StgValue>
</operation>

<operation id="3116" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2223 %or_ln29_100 = or i1 %icmp_ln29_201, i1 %icmp_ln29_200

]]></Node>
<StgValue><ssdm name="or_ln29_100"/></StgValue>
</operation>

<operation id="3117" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2224 %icmp_ln29_202 = icmp_ne  i11 %tmp_233, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_202"/></StgValue>
</operation>

<operation id="3118" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2225 %icmp_ln29_203 = icmp_eq  i52 %trunc_ln29_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_203"/></StgValue>
</operation>

<operation id="3119" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2226 %or_ln29_101 = or i1 %icmp_ln29_203, i1 %icmp_ln29_202

]]></Node>
<StgValue><ssdm name="or_ln29_101"/></StgValue>
</operation>

<operation id="3120" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2227 %and_ln29_100 = and i1 %or_ln29_100, i1 %or_ln29_101

]]></Node>
<StgValue><ssdm name="and_ln29_100"/></StgValue>
</operation>

<operation id="3121" st_id="86" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2228 %tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3122" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2229 %and_ln29_101 = and i1 %and_ln29_100, i1 %tmp_234

]]></Node>
<StgValue><ssdm name="and_ln29_101"/></StgValue>
</operation>

<operation id="3123" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2230 %min_p_102 = select i1 %and_ln29_101, i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="min_p_102"/></StgValue>
</operation>

<operation id="3124" st_id="86" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2263 %tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3125" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3126" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2283 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3127" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3128" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3129" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3130" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3131" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3132" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2456 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3133" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3134" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3135" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3136" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2594 %bitcast_ln27_61 = bitcast i64 %tmp_286

]]></Node>
<StgValue><ssdm name="bitcast_ln27_61"/></StgValue>
</operation>

<operation id="3137" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3138" st_id="86" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2617 %llike_load_63 = load i12 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="3139" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2618 %zext_ln26_124 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_124"/></StgValue>
</operation>

<operation id="3140" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2619 %lshr_ln26_124 = lshr i128 %llike_load_63, i128 %zext_ln26_124

]]></Node>
<StgValue><ssdm name="lshr_ln26_124"/></StgValue>
</operation>

<operation id="3141" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2620 %trunc_ln26_124 = trunc i128 %lshr_ln26_124

]]></Node>
<StgValue><ssdm name="trunc_ln26_124"/></StgValue>
</operation>

<operation id="3142" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2621 %bitcast_ln26_124 = bitcast i64 %trunc_ln26_124

]]></Node>
<StgValue><ssdm name="bitcast_ln26_124"/></StgValue>
</operation>

<operation id="3143" st_id="86" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2622 %llike_1_load_63 = load i12 %llike_1_addr_63

]]></Node>
<StgValue><ssdm name="llike_1_load_63"/></StgValue>
</operation>

<operation id="3144" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2623 %zext_ln26_125 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_125"/></StgValue>
</operation>

<operation id="3145" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2624 %lshr_ln26_125 = lshr i128 %llike_1_load_63, i128 %zext_ln26_125

]]></Node>
<StgValue><ssdm name="lshr_ln26_125"/></StgValue>
</operation>

<operation id="3146" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2625 %trunc_ln26_125 = trunc i128 %lshr_ln26_125

]]></Node>
<StgValue><ssdm name="trunc_ln26_125"/></StgValue>
</operation>

<operation id="3147" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2626 %bitcast_ln26_125 = bitcast i64 %trunc_ln26_125

]]></Node>
<StgValue><ssdm name="bitcast_ln26_125"/></StgValue>
</operation>

<operation id="3148" st_id="86" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2627 %tmp_290 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_124, i64 %bitcast_ln26_125, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="3149" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2250 %bitcast_ln29_102 = bitcast i64 %p_51

]]></Node>
<StgValue><ssdm name="bitcast_ln29_102"/></StgValue>
</operation>

<operation id="3150" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2251 %tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3151" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2252 %trunc_ln29_102 = trunc i64 %bitcast_ln29_102

]]></Node>
<StgValue><ssdm name="trunc_ln29_102"/></StgValue>
</operation>

<operation id="3152" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2253 %bitcast_ln29_103 = bitcast i64 %min_p_102

]]></Node>
<StgValue><ssdm name="bitcast_ln29_103"/></StgValue>
</operation>

<operation id="3153" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2254 %tmp_238 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3154" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2255 %trunc_ln29_103 = trunc i64 %bitcast_ln29_103

]]></Node>
<StgValue><ssdm name="trunc_ln29_103"/></StgValue>
</operation>

<operation id="3155" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2256 %icmp_ln29_204 = icmp_ne  i11 %tmp_237, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_204"/></StgValue>
</operation>

<operation id="3156" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2257 %icmp_ln29_205 = icmp_eq  i52 %trunc_ln29_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_205"/></StgValue>
</operation>

<operation id="3157" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2258 %or_ln29_102 = or i1 %icmp_ln29_205, i1 %icmp_ln29_204

]]></Node>
<StgValue><ssdm name="or_ln29_102"/></StgValue>
</operation>

<operation id="3158" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2259 %icmp_ln29_206 = icmp_ne  i11 %tmp_238, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_206"/></StgValue>
</operation>

<operation id="3159" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2260 %icmp_ln29_207 = icmp_eq  i52 %trunc_ln29_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_207"/></StgValue>
</operation>

<operation id="3160" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2261 %or_ln29_103 = or i1 %icmp_ln29_207, i1 %icmp_ln29_206

]]></Node>
<StgValue><ssdm name="or_ln29_103"/></StgValue>
</operation>

<operation id="3161" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2262 %and_ln29_102 = and i1 %or_ln29_102, i1 %or_ln29_103

]]></Node>
<StgValue><ssdm name="and_ln29_102"/></StgValue>
</operation>

<operation id="3162" st_id="87" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2263 %tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3163" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2264 %and_ln29_103 = and i1 %and_ln29_102, i1 %tmp_239

]]></Node>
<StgValue><ssdm name="and_ln29_103"/></StgValue>
</operation>

<operation id="3164" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2265 %min_p_104 = select i1 %and_ln29_103, i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="min_p_104"/></StgValue>
</operation>

<operation id="3165" st_id="87" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2298 %tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3166" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3167" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2318 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3168" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3169" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3170" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3171" st_id="87" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3172" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3173" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2491 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3174" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3175" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3176" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3177" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2629 %bitcast_ln27_62 = bitcast i64 %tmp_291

]]></Node>
<StgValue><ssdm name="bitcast_ln27_62"/></StgValue>
</operation>

<operation id="3178" st_id="87" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="3179" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2285 %bitcast_ln29_104 = bitcast i64 %p_52

]]></Node>
<StgValue><ssdm name="bitcast_ln29_104"/></StgValue>
</operation>

<operation id="3180" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2286 %tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3181" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2287 %trunc_ln29_104 = trunc i64 %bitcast_ln29_104

]]></Node>
<StgValue><ssdm name="trunc_ln29_104"/></StgValue>
</operation>

<operation id="3182" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2288 %bitcast_ln29_105 = bitcast i64 %min_p_104

]]></Node>
<StgValue><ssdm name="bitcast_ln29_105"/></StgValue>
</operation>

<operation id="3183" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2289 %tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3184" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2290 %trunc_ln29_105 = trunc i64 %bitcast_ln29_105

]]></Node>
<StgValue><ssdm name="trunc_ln29_105"/></StgValue>
</operation>

<operation id="3185" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2291 %icmp_ln29_208 = icmp_ne  i11 %tmp_242, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_208"/></StgValue>
</operation>

<operation id="3186" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2292 %icmp_ln29_209 = icmp_eq  i52 %trunc_ln29_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_209"/></StgValue>
</operation>

<operation id="3187" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2293 %or_ln29_104 = or i1 %icmp_ln29_209, i1 %icmp_ln29_208

]]></Node>
<StgValue><ssdm name="or_ln29_104"/></StgValue>
</operation>

<operation id="3188" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2294 %icmp_ln29_210 = icmp_ne  i11 %tmp_243, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_210"/></StgValue>
</operation>

<operation id="3189" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2295 %icmp_ln29_211 = icmp_eq  i52 %trunc_ln29_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_211"/></StgValue>
</operation>

<operation id="3190" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2296 %or_ln29_105 = or i1 %icmp_ln29_211, i1 %icmp_ln29_210

]]></Node>
<StgValue><ssdm name="or_ln29_105"/></StgValue>
</operation>

<operation id="3191" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2297 %and_ln29_104 = and i1 %or_ln29_104, i1 %or_ln29_105

]]></Node>
<StgValue><ssdm name="and_ln29_104"/></StgValue>
</operation>

<operation id="3192" st_id="88" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2298 %tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3193" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2299 %and_ln29_105 = and i1 %and_ln29_104, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln29_105"/></StgValue>
</operation>

<operation id="3194" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2300 %min_p_106 = select i1 %and_ln29_105, i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="min_p_106"/></StgValue>
</operation>

<operation id="3195" st_id="88" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2333 %tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3196" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3197" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2353 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3198" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3199" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3200" st_id="88" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3201" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3202" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3203" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2526 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3204" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3205" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3206" st_id="88" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="3207" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2320 %bitcast_ln29_106 = bitcast i64 %p_53

]]></Node>
<StgValue><ssdm name="bitcast_ln29_106"/></StgValue>
</operation>

<operation id="3208" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2321 %tmp_247 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3209" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2322 %trunc_ln29_106 = trunc i64 %bitcast_ln29_106

]]></Node>
<StgValue><ssdm name="trunc_ln29_106"/></StgValue>
</operation>

<operation id="3210" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2323 %bitcast_ln29_107 = bitcast i64 %min_p_106

]]></Node>
<StgValue><ssdm name="bitcast_ln29_107"/></StgValue>
</operation>

<operation id="3211" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2324 %tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3212" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2325 %trunc_ln29_107 = trunc i64 %bitcast_ln29_107

]]></Node>
<StgValue><ssdm name="trunc_ln29_107"/></StgValue>
</operation>

<operation id="3213" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2326 %icmp_ln29_212 = icmp_ne  i11 %tmp_247, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_212"/></StgValue>
</operation>

<operation id="3214" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2327 %icmp_ln29_213 = icmp_eq  i52 %trunc_ln29_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_213"/></StgValue>
</operation>

<operation id="3215" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2328 %or_ln29_106 = or i1 %icmp_ln29_213, i1 %icmp_ln29_212

]]></Node>
<StgValue><ssdm name="or_ln29_106"/></StgValue>
</operation>

<operation id="3216" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2329 %icmp_ln29_214 = icmp_ne  i11 %tmp_248, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_214"/></StgValue>
</operation>

<operation id="3217" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2330 %icmp_ln29_215 = icmp_eq  i52 %trunc_ln29_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_215"/></StgValue>
</operation>

<operation id="3218" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2331 %or_ln29_107 = or i1 %icmp_ln29_215, i1 %icmp_ln29_214

]]></Node>
<StgValue><ssdm name="or_ln29_107"/></StgValue>
</operation>

<operation id="3219" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2332 %and_ln29_106 = and i1 %or_ln29_106, i1 %or_ln29_107

]]></Node>
<StgValue><ssdm name="and_ln29_106"/></StgValue>
</operation>

<operation id="3220" st_id="89" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2333 %tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3221" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2334 %and_ln29_107 = and i1 %and_ln29_106, i1 %tmp_249

]]></Node>
<StgValue><ssdm name="and_ln29_107"/></StgValue>
</operation>

<operation id="3222" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2335 %min_p_108 = select i1 %and_ln29_107, i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="min_p_108"/></StgValue>
</operation>

<operation id="3223" st_id="89" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2368 %tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3224" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3225" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2388 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3226" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3227" st_id="89" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3228" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3229" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3230" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3231" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2561 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3232" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3233" st_id="89" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="3234" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2355 %bitcast_ln29_108 = bitcast i64 %p_54

]]></Node>
<StgValue><ssdm name="bitcast_ln29_108"/></StgValue>
</operation>

<operation id="3235" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2356 %tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3236" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2357 %trunc_ln29_108 = trunc i64 %bitcast_ln29_108

]]></Node>
<StgValue><ssdm name="trunc_ln29_108"/></StgValue>
</operation>

<operation id="3237" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2358 %bitcast_ln29_109 = bitcast i64 %min_p_108

]]></Node>
<StgValue><ssdm name="bitcast_ln29_109"/></StgValue>
</operation>

<operation id="3238" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2359 %tmp_253 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3239" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2360 %trunc_ln29_109 = trunc i64 %bitcast_ln29_109

]]></Node>
<StgValue><ssdm name="trunc_ln29_109"/></StgValue>
</operation>

<operation id="3240" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2361 %icmp_ln29_216 = icmp_ne  i11 %tmp_252, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_216"/></StgValue>
</operation>

<operation id="3241" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2362 %icmp_ln29_217 = icmp_eq  i52 %trunc_ln29_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_217"/></StgValue>
</operation>

<operation id="3242" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2363 %or_ln29_108 = or i1 %icmp_ln29_217, i1 %icmp_ln29_216

]]></Node>
<StgValue><ssdm name="or_ln29_108"/></StgValue>
</operation>

<operation id="3243" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2364 %icmp_ln29_218 = icmp_ne  i11 %tmp_253, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_218"/></StgValue>
</operation>

<operation id="3244" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2365 %icmp_ln29_219 = icmp_eq  i52 %trunc_ln29_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_219"/></StgValue>
</operation>

<operation id="3245" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2366 %or_ln29_109 = or i1 %icmp_ln29_219, i1 %icmp_ln29_218

]]></Node>
<StgValue><ssdm name="or_ln29_109"/></StgValue>
</operation>

<operation id="3246" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2367 %and_ln29_108 = and i1 %or_ln29_108, i1 %or_ln29_109

]]></Node>
<StgValue><ssdm name="and_ln29_108"/></StgValue>
</operation>

<operation id="3247" st_id="90" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2368 %tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3248" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2369 %and_ln29_109 = and i1 %and_ln29_108, i1 %tmp_254

]]></Node>
<StgValue><ssdm name="and_ln29_109"/></StgValue>
</operation>

<operation id="3249" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2370 %min_p_110 = select i1 %and_ln29_109, i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="min_p_110"/></StgValue>
</operation>

<operation id="3250" st_id="90" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2403 %tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3251" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3252" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2423 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3253" st_id="90" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3254" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3255" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3256" st_id="90" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3257" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3258" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2596 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3259" st_id="90" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="3260" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2390 %bitcast_ln29_110 = bitcast i64 %p_55

]]></Node>
<StgValue><ssdm name="bitcast_ln29_110"/></StgValue>
</operation>

<operation id="3261" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2391 %tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3262" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2392 %trunc_ln29_110 = trunc i64 %bitcast_ln29_110

]]></Node>
<StgValue><ssdm name="trunc_ln29_110"/></StgValue>
</operation>

<operation id="3263" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2393 %bitcast_ln29_111 = bitcast i64 %min_p_110

]]></Node>
<StgValue><ssdm name="bitcast_ln29_111"/></StgValue>
</operation>

<operation id="3264" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2394 %tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3265" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2395 %trunc_ln29_111 = trunc i64 %bitcast_ln29_111

]]></Node>
<StgValue><ssdm name="trunc_ln29_111"/></StgValue>
</operation>

<operation id="3266" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2396 %icmp_ln29_220 = icmp_ne  i11 %tmp_257, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_220"/></StgValue>
</operation>

<operation id="3267" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2397 %icmp_ln29_221 = icmp_eq  i52 %trunc_ln29_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_221"/></StgValue>
</operation>

<operation id="3268" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2398 %or_ln29_110 = or i1 %icmp_ln29_221, i1 %icmp_ln29_220

]]></Node>
<StgValue><ssdm name="or_ln29_110"/></StgValue>
</operation>

<operation id="3269" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2399 %icmp_ln29_222 = icmp_ne  i11 %tmp_258, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_222"/></StgValue>
</operation>

<operation id="3270" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2400 %icmp_ln29_223 = icmp_eq  i52 %trunc_ln29_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_223"/></StgValue>
</operation>

<operation id="3271" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2401 %or_ln29_111 = or i1 %icmp_ln29_223, i1 %icmp_ln29_222

]]></Node>
<StgValue><ssdm name="or_ln29_111"/></StgValue>
</operation>

<operation id="3272" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2402 %and_ln29_110 = and i1 %or_ln29_110, i1 %or_ln29_111

]]></Node>
<StgValue><ssdm name="and_ln29_110"/></StgValue>
</operation>

<operation id="3273" st_id="91" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2403 %tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3274" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2404 %and_ln29_111 = and i1 %and_ln29_110, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln29_111"/></StgValue>
</operation>

<operation id="3275" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2405 %min_p_112 = select i1 %and_ln29_111, i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="min_p_112"/></StgValue>
</operation>

<operation id="3276" st_id="91" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2438 %tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3277" st_id="91" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3278" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2458 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3279" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3280" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3281" st_id="91" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3282" st_id="91" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3283" st_id="91" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>

<operation id="3284" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2631 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="3285" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2425 %bitcast_ln29_112 = bitcast i64 %p_56

]]></Node>
<StgValue><ssdm name="bitcast_ln29_112"/></StgValue>
</operation>

<operation id="3286" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2426 %tmp_262 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3287" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2427 %trunc_ln29_112 = trunc i64 %bitcast_ln29_112

]]></Node>
<StgValue><ssdm name="trunc_ln29_112"/></StgValue>
</operation>

<operation id="3288" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2428 %bitcast_ln29_113 = bitcast i64 %min_p_112

]]></Node>
<StgValue><ssdm name="bitcast_ln29_113"/></StgValue>
</operation>

<operation id="3289" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2429 %tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3290" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2430 %trunc_ln29_113 = trunc i64 %bitcast_ln29_113

]]></Node>
<StgValue><ssdm name="trunc_ln29_113"/></StgValue>
</operation>

<operation id="3291" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2431 %icmp_ln29_224 = icmp_ne  i11 %tmp_262, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_224"/></StgValue>
</operation>

<operation id="3292" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2432 %icmp_ln29_225 = icmp_eq  i52 %trunc_ln29_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_225"/></StgValue>
</operation>

<operation id="3293" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2433 %or_ln29_112 = or i1 %icmp_ln29_225, i1 %icmp_ln29_224

]]></Node>
<StgValue><ssdm name="or_ln29_112"/></StgValue>
</operation>

<operation id="3294" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2434 %icmp_ln29_226 = icmp_ne  i11 %tmp_263, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_226"/></StgValue>
</operation>

<operation id="3295" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2435 %icmp_ln29_227 = icmp_eq  i52 %trunc_ln29_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_227"/></StgValue>
</operation>

<operation id="3296" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2436 %or_ln29_113 = or i1 %icmp_ln29_227, i1 %icmp_ln29_226

]]></Node>
<StgValue><ssdm name="or_ln29_113"/></StgValue>
</operation>

<operation id="3297" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2437 %and_ln29_112 = and i1 %or_ln29_112, i1 %or_ln29_113

]]></Node>
<StgValue><ssdm name="and_ln29_112"/></StgValue>
</operation>

<operation id="3298" st_id="92" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2438 %tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3299" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2439 %and_ln29_113 = and i1 %and_ln29_112, i1 %tmp_264

]]></Node>
<StgValue><ssdm name="and_ln29_113"/></StgValue>
</operation>

<operation id="3300" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2440 %min_p_114 = select i1 %and_ln29_113, i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="min_p_114"/></StgValue>
</operation>

<operation id="3301" st_id="92" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2473 %tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3302" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3303" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2493 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3304" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3305" st_id="92" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3306" st_id="92" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3307" st_id="92" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="3308" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2460 %bitcast_ln29_114 = bitcast i64 %p_57

]]></Node>
<StgValue><ssdm name="bitcast_ln29_114"/></StgValue>
</operation>

<operation id="3309" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2461 %tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3310" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2462 %trunc_ln29_114 = trunc i64 %bitcast_ln29_114

]]></Node>
<StgValue><ssdm name="trunc_ln29_114"/></StgValue>
</operation>

<operation id="3311" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2463 %bitcast_ln29_115 = bitcast i64 %min_p_114

]]></Node>
<StgValue><ssdm name="bitcast_ln29_115"/></StgValue>
</operation>

<operation id="3312" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2464 %tmp_268 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3313" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2465 %trunc_ln29_115 = trunc i64 %bitcast_ln29_115

]]></Node>
<StgValue><ssdm name="trunc_ln29_115"/></StgValue>
</operation>

<operation id="3314" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2466 %icmp_ln29_228 = icmp_ne  i11 %tmp_267, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_228"/></StgValue>
</operation>

<operation id="3315" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2467 %icmp_ln29_229 = icmp_eq  i52 %trunc_ln29_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_229"/></StgValue>
</operation>

<operation id="3316" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2468 %or_ln29_114 = or i1 %icmp_ln29_229, i1 %icmp_ln29_228

]]></Node>
<StgValue><ssdm name="or_ln29_114"/></StgValue>
</operation>

<operation id="3317" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2469 %icmp_ln29_230 = icmp_ne  i11 %tmp_268, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_230"/></StgValue>
</operation>

<operation id="3318" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2470 %icmp_ln29_231 = icmp_eq  i52 %trunc_ln29_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_231"/></StgValue>
</operation>

<operation id="3319" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2471 %or_ln29_115 = or i1 %icmp_ln29_231, i1 %icmp_ln29_230

]]></Node>
<StgValue><ssdm name="or_ln29_115"/></StgValue>
</operation>

<operation id="3320" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2472 %and_ln29_114 = and i1 %or_ln29_114, i1 %or_ln29_115

]]></Node>
<StgValue><ssdm name="and_ln29_114"/></StgValue>
</operation>

<operation id="3321" st_id="93" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2473 %tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3322" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2474 %and_ln29_115 = and i1 %and_ln29_114, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="and_ln29_115"/></StgValue>
</operation>

<operation id="3323" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2475 %min_p_116 = select i1 %and_ln29_115, i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="min_p_116"/></StgValue>
</operation>

<operation id="3324" st_id="93" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2508 %tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3325" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3326" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2528 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3327" st_id="93" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3328" st_id="93" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3329" st_id="93" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="3330" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2495 %bitcast_ln29_116 = bitcast i64 %p_58

]]></Node>
<StgValue><ssdm name="bitcast_ln29_116"/></StgValue>
</operation>

<operation id="3331" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2496 %tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3332" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2497 %trunc_ln29_116 = trunc i64 %bitcast_ln29_116

]]></Node>
<StgValue><ssdm name="trunc_ln29_116"/></StgValue>
</operation>

<operation id="3333" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2498 %bitcast_ln29_117 = bitcast i64 %min_p_116

]]></Node>
<StgValue><ssdm name="bitcast_ln29_117"/></StgValue>
</operation>

<operation id="3334" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2499 %tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3335" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2500 %trunc_ln29_117 = trunc i64 %bitcast_ln29_117

]]></Node>
<StgValue><ssdm name="trunc_ln29_117"/></StgValue>
</operation>

<operation id="3336" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2501 %icmp_ln29_232 = icmp_ne  i11 %tmp_272, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_232"/></StgValue>
</operation>

<operation id="3337" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2502 %icmp_ln29_233 = icmp_eq  i52 %trunc_ln29_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_233"/></StgValue>
</operation>

<operation id="3338" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2503 %or_ln29_116 = or i1 %icmp_ln29_233, i1 %icmp_ln29_232

]]></Node>
<StgValue><ssdm name="or_ln29_116"/></StgValue>
</operation>

<operation id="3339" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2504 %icmp_ln29_234 = icmp_ne  i11 %tmp_273, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_234"/></StgValue>
</operation>

<operation id="3340" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2505 %icmp_ln29_235 = icmp_eq  i52 %trunc_ln29_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_235"/></StgValue>
</operation>

<operation id="3341" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2506 %or_ln29_117 = or i1 %icmp_ln29_235, i1 %icmp_ln29_234

]]></Node>
<StgValue><ssdm name="or_ln29_117"/></StgValue>
</operation>

<operation id="3342" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2507 %and_ln29_116 = and i1 %or_ln29_116, i1 %or_ln29_117

]]></Node>
<StgValue><ssdm name="and_ln29_116"/></StgValue>
</operation>

<operation id="3343" st_id="94" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2508 %tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3344" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2509 %and_ln29_117 = and i1 %and_ln29_116, i1 %tmp_274

]]></Node>
<StgValue><ssdm name="and_ln29_117"/></StgValue>
</operation>

<operation id="3345" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2510 %min_p_118 = select i1 %and_ln29_117, i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="min_p_118"/></StgValue>
</operation>

<operation id="3346" st_id="94" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2543 %tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3347" st_id="94" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3348" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2563 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3349" st_id="94" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3350" st_id="94" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="3351" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2530 %bitcast_ln29_118 = bitcast i64 %p_59

]]></Node>
<StgValue><ssdm name="bitcast_ln29_118"/></StgValue>
</operation>

<operation id="3352" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2531 %tmp_277 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3353" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2532 %trunc_ln29_118 = trunc i64 %bitcast_ln29_118

]]></Node>
<StgValue><ssdm name="trunc_ln29_118"/></StgValue>
</operation>

<operation id="3354" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2533 %bitcast_ln29_119 = bitcast i64 %min_p_118

]]></Node>
<StgValue><ssdm name="bitcast_ln29_119"/></StgValue>
</operation>

<operation id="3355" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2534 %tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3356" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2535 %trunc_ln29_119 = trunc i64 %bitcast_ln29_119

]]></Node>
<StgValue><ssdm name="trunc_ln29_119"/></StgValue>
</operation>

<operation id="3357" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2536 %icmp_ln29_236 = icmp_ne  i11 %tmp_277, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_236"/></StgValue>
</operation>

<operation id="3358" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2537 %icmp_ln29_237 = icmp_eq  i52 %trunc_ln29_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_237"/></StgValue>
</operation>

<operation id="3359" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2538 %or_ln29_118 = or i1 %icmp_ln29_237, i1 %icmp_ln29_236

]]></Node>
<StgValue><ssdm name="or_ln29_118"/></StgValue>
</operation>

<operation id="3360" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2539 %icmp_ln29_238 = icmp_ne  i11 %tmp_278, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_238"/></StgValue>
</operation>

<operation id="3361" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2540 %icmp_ln29_239 = icmp_eq  i52 %trunc_ln29_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_239"/></StgValue>
</operation>

<operation id="3362" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2541 %or_ln29_119 = or i1 %icmp_ln29_239, i1 %icmp_ln29_238

]]></Node>
<StgValue><ssdm name="or_ln29_119"/></StgValue>
</operation>

<operation id="3363" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2542 %and_ln29_118 = and i1 %or_ln29_118, i1 %or_ln29_119

]]></Node>
<StgValue><ssdm name="and_ln29_118"/></StgValue>
</operation>

<operation id="3364" st_id="95" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2543 %tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3365" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2544 %and_ln29_119 = and i1 %and_ln29_118, i1 %tmp_279

]]></Node>
<StgValue><ssdm name="and_ln29_119"/></StgValue>
</operation>

<operation id="3366" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2545 %min_p_120 = select i1 %and_ln29_119, i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="min_p_120"/></StgValue>
</operation>

<operation id="3367" st_id="95" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2578 %tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3368" st_id="95" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3369" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2598 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3370" st_id="95" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="3371" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2565 %bitcast_ln29_120 = bitcast i64 %p_60

]]></Node>
<StgValue><ssdm name="bitcast_ln29_120"/></StgValue>
</operation>

<operation id="3372" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2566 %tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3373" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2567 %trunc_ln29_120 = trunc i64 %bitcast_ln29_120

]]></Node>
<StgValue><ssdm name="trunc_ln29_120"/></StgValue>
</operation>

<operation id="3374" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2568 %bitcast_ln29_121 = bitcast i64 %min_p_120

]]></Node>
<StgValue><ssdm name="bitcast_ln29_121"/></StgValue>
</operation>

<operation id="3375" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2569 %tmp_283 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3376" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2570 %trunc_ln29_121 = trunc i64 %bitcast_ln29_121

]]></Node>
<StgValue><ssdm name="trunc_ln29_121"/></StgValue>
</operation>

<operation id="3377" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2571 %icmp_ln29_240 = icmp_ne  i11 %tmp_282, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_240"/></StgValue>
</operation>

<operation id="3378" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2572 %icmp_ln29_241 = icmp_eq  i52 %trunc_ln29_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_241"/></StgValue>
</operation>

<operation id="3379" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2573 %or_ln29_120 = or i1 %icmp_ln29_241, i1 %icmp_ln29_240

]]></Node>
<StgValue><ssdm name="or_ln29_120"/></StgValue>
</operation>

<operation id="3380" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2574 %icmp_ln29_242 = icmp_ne  i11 %tmp_283, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_242"/></StgValue>
</operation>

<operation id="3381" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2575 %icmp_ln29_243 = icmp_eq  i52 %trunc_ln29_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_243"/></StgValue>
</operation>

<operation id="3382" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2576 %or_ln29_121 = or i1 %icmp_ln29_243, i1 %icmp_ln29_242

]]></Node>
<StgValue><ssdm name="or_ln29_121"/></StgValue>
</operation>

<operation id="3383" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2577 %and_ln29_120 = and i1 %or_ln29_120, i1 %or_ln29_121

]]></Node>
<StgValue><ssdm name="and_ln29_120"/></StgValue>
</operation>

<operation id="3384" st_id="96" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2578 %tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3385" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2579 %and_ln29_121 = and i1 %and_ln29_120, i1 %tmp_284

]]></Node>
<StgValue><ssdm name="and_ln29_121"/></StgValue>
</operation>

<operation id="3386" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2580 %min_p_122 = select i1 %and_ln29_121, i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="min_p_122"/></StgValue>
</operation>

<operation id="3387" st_id="96" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2613 %tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3388" st_id="96" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="3389" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2633 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_62, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="3390" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2600 %bitcast_ln29_122 = bitcast i64 %p_61

]]></Node>
<StgValue><ssdm name="bitcast_ln29_122"/></StgValue>
</operation>

<operation id="3391" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2601 %tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3392" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2602 %trunc_ln29_122 = trunc i64 %bitcast_ln29_122

]]></Node>
<StgValue><ssdm name="trunc_ln29_122"/></StgValue>
</operation>

<operation id="3393" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2603 %bitcast_ln29_123 = bitcast i64 %min_p_122

]]></Node>
<StgValue><ssdm name="bitcast_ln29_123"/></StgValue>
</operation>

<operation id="3394" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2604 %tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3395" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2605 %trunc_ln29_123 = trunc i64 %bitcast_ln29_123

]]></Node>
<StgValue><ssdm name="trunc_ln29_123"/></StgValue>
</operation>

<operation id="3396" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2606 %icmp_ln29_244 = icmp_ne  i11 %tmp_287, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_244"/></StgValue>
</operation>

<operation id="3397" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2607 %icmp_ln29_245 = icmp_eq  i52 %trunc_ln29_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_245"/></StgValue>
</operation>

<operation id="3398" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2608 %or_ln29_122 = or i1 %icmp_ln29_245, i1 %icmp_ln29_244

]]></Node>
<StgValue><ssdm name="or_ln29_122"/></StgValue>
</operation>

<operation id="3399" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2609 %icmp_ln29_246 = icmp_ne  i11 %tmp_288, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_246"/></StgValue>
</operation>

<operation id="3400" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2610 %icmp_ln29_247 = icmp_eq  i52 %trunc_ln29_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_247"/></StgValue>
</operation>

<operation id="3401" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2611 %or_ln29_123 = or i1 %icmp_ln29_247, i1 %icmp_ln29_246

]]></Node>
<StgValue><ssdm name="or_ln29_123"/></StgValue>
</operation>

<operation id="3402" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2612 %and_ln29_122 = and i1 %or_ln29_122, i1 %or_ln29_123

]]></Node>
<StgValue><ssdm name="and_ln29_122"/></StgValue>
</operation>

<operation id="3403" st_id="97" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2613 %tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3404" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2614 %and_ln29_123 = and i1 %and_ln29_122, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln29_123"/></StgValue>
</operation>

<operation id="3405" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2615 %min_p_124 = select i1 %and_ln29_123, i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="min_p_124"/></StgValue>
</operation>

<operation id="3406" st_id="97" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2648 %tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="3407" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:287 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="3408" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2635 %bitcast_ln29_124 = bitcast i64 %p_62

]]></Node>
<StgValue><ssdm name="bitcast_ln29_124"/></StgValue>
</operation>

<operation id="3409" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2636 %tmp_292 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3410" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2637 %trunc_ln29_124 = trunc i64 %bitcast_ln29_124

]]></Node>
<StgValue><ssdm name="trunc_ln29_124"/></StgValue>
</operation>

<operation id="3411" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2638 %bitcast_ln29_125 = bitcast i64 %min_p_124

]]></Node>
<StgValue><ssdm name="bitcast_ln29_125"/></StgValue>
</operation>

<operation id="3412" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2639 %tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3413" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2640 %trunc_ln29_125 = trunc i64 %bitcast_ln29_125

]]></Node>
<StgValue><ssdm name="trunc_ln29_125"/></StgValue>
</operation>

<operation id="3414" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2641 %icmp_ln29_248 = icmp_ne  i11 %tmp_292, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_248"/></StgValue>
</operation>

<operation id="3415" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2642 %icmp_ln29_249 = icmp_eq  i52 %trunc_ln29_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_249"/></StgValue>
</operation>

<operation id="3416" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2643 %or_ln29_124 = or i1 %icmp_ln29_249, i1 %icmp_ln29_248

]]></Node>
<StgValue><ssdm name="or_ln29_124"/></StgValue>
</operation>

<operation id="3417" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2644 %icmp_ln29_250 = icmp_ne  i11 %tmp_293, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_250"/></StgValue>
</operation>

<operation id="3418" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2645 %icmp_ln29_251 = icmp_eq  i52 %trunc_ln29_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_251"/></StgValue>
</operation>

<operation id="3419" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2646 %or_ln29_125 = or i1 %icmp_ln29_251, i1 %icmp_ln29_250

]]></Node>
<StgValue><ssdm name="or_ln29_125"/></StgValue>
</operation>

<operation id="3420" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2647 %and_ln29_124 = and i1 %or_ln29_124, i1 %or_ln29_125

]]></Node>
<StgValue><ssdm name="and_ln29_124"/></StgValue>
</operation>

<operation id="3421" st_id="98" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2648 %tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3422" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2649 %and_ln29_125 = and i1 %and_ln29_124, i1 %tmp_294

]]></Node>
<StgValue><ssdm name="and_ln29_125"/></StgValue>
</operation>

<operation id="3423" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2650 %min_p_126 = select i1 %and_ln29_125, i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="min_p_126"/></StgValue>
</operation>

<operation id="3424" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2651 %bitcast_ln33 = bitcast i64 %min_p_126

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="3425" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2652 %zext_ln33_1 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="3426" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="128" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2653 %zext_ln33_2 = zext i64 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="3427" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2654 %shl_ln33 = shl i128 %zext_ln33_2, i128 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="3428" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3429" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3430" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:8 %zext_ln6 = zext i7 %select_ln4

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="3431" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:289 %trunc_ln33 = trunc i6 %empty_158

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="3432" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:290 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="3433" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:291 %add_ln33 = add i12 %tmp_7, i12 %zext_ln6

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="3434" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:292 %zext_ln33 = zext i12 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="3435" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:293 %llike_addr_64 = getelementptr i128 %llike, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="llike_addr_64"/></StgValue>
</operation>

<operation id="3436" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:294 %llike_1_addr_64 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="llike_1_addr_64"/></StgValue>
</operation>

<operation id="3437" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:297 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="3438" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:298 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_116

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="3439" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:299 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="3440" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:353 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="3441" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:354 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="3442" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:376 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="3443" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:393 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="3444" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:415 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="3445" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:432 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="3446" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:454 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="3447" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:471 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="3448" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:493 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="3449" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:510 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="3450" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:532 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="3451" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:549 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="3452" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:571 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="3453" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:588 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3454" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:610 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="3455" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:627 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3456" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:649 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="3457" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:666 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3458" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:688 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="3459" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:705 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="3460" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:727 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="3461" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:744 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="3462" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:766 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="3463" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:783 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="3464" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:805 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="3465" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:822 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3466" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:844 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="3467" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:861 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="3468" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:883 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="3469" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:900 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="3470" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:922 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="3471" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:939 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="3472" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:957 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="3473" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:974 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3474" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:992 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="3475" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1009 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="3476" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1027 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="3477" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1044 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="3478" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1062 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="3479" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1079 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="3480" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1097 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="3481" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1114 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3482" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1132 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="3483" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1149 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="3484" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1167 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="3485" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1184 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="3486" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1202 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="3487" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1219 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="3488" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1237 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="3489" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1254 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3490" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1272 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="3491" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1289 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="3492" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1307 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="3493" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1324 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="3494" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1342 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="3495" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1359 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="3496" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1377 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="3497" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1394 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3498" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1412 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="3499" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1429 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="3500" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1447 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="3501" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1464 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="3502" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1482 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="3503" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1499 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="3504" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1519 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="3505" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1536 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3506" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1556 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="3507" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1573 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3508" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1593 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="3509" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1610 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3510" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1630 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="3511" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1647 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="3512" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1667 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="3513" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1684 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3514" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1704 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="3515" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1721 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="3516" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1741 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="3517" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1758 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3518" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1778 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="3519" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1795 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="3520" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1815 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="3521" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1832 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3522" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1852 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="3523" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1869 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3524" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1889 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="3525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1906 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3526" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1926 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="3527" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1943 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="3528" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1963 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="3529" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1980 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3530" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2000 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="3531" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2017 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="3532" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2037 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="3533" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2054 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3534" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2074 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="3535" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2091 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="3536" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2109 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="3537" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2126 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3538" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2144 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="3539" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2161 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3540" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2179 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="3541" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2196 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3542" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2214 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="3543" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2231 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="3544" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2249 %rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend248"/></StgValue>
</operation>

<operation id="3545" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2266 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="3546" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2284 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="3547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2301 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="3548" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2319 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="3549" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2336 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3550" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2354 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="3551" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2371 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3552" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2389 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="3553" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2406 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3554" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2424 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="3555" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2441 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="3556" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2459 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="3557" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2476 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3558" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2494 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="3559" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2511 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="3560" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2529 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="3561" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2546 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3562" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2564 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="3563" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2581 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="3564" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2599 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="3565" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2616 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3566" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2634 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="3567" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayidx696.case.0:0 %specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln33"/></StgValue>
</operation>

<operation id="3568" st_id="99" stage="1" lat="1">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayidx696.case.0:4 %store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_addr_64, i128 %shl_ln33, i16 %shl_ln33_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="3569" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.case.0:5 %br_ln33 = br void %arrayidx696.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3570" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayidx696.case.1:0 %specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln33"/></StgValue>
</operation>

<operation id="3571" st_id="99" stage="1" lat="1">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayidx696.case.1:4 %store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_1_addr_64, i128 %shl_ln33, i16 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="3572" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.case.1:5 %br_ln33 = br void %arrayidx696.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="4026" name="llike" dir="2" iftype="1">
<core>RAM_1WnR_BRAM</core><StgValue><ssdm name="llike"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4027" name="llike_1" dir="2" iftype="1">
<core>RAM_1WnR_BRAM</core><StgValue><ssdm name="llike_1"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4028" name="obs" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="obs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4029" name="transition_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transition_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="4030" name="emission_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="emission_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4031" name="emission_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="emission_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4032" name="transition_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transition_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="4034" from="StgValue_4033" to="curr" fromId="4033" toId="102">
</dataflow>
<dataflow id="4035" from="StgValue_4033" to="t" fromId="4033" toId="103">
</dataflow>
<dataflow id="4036" from="StgValue_4033" to="indvar_flatten" fromId="4033" toId="104">
</dataflow>
<dataflow id="4038" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="4037" toId="105">
</dataflow>
<dataflow id="4039" from="llike" to="specmemcore_ln0" fromId="4026" toId="105">
</dataflow>
<dataflow id="4041" from="StgValue_4040" to="specmemcore_ln0" fromId="4040" toId="105">
</dataflow>
<dataflow id="4043" from="StgValue_4042" to="specmemcore_ln0" fromId="4042" toId="105">
</dataflow>
<dataflow id="4045" from="StgValue_4044" to="specmemcore_ln0" fromId="4044" toId="105">
</dataflow>
<dataflow id="4046" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="4037" toId="106">
</dataflow>
<dataflow id="4047" from="llike_1" to="specmemcore_ln0" fromId="4027" toId="106">
</dataflow>
<dataflow id="4048" from="StgValue_4040" to="specmemcore_ln0" fromId="4040" toId="106">
</dataflow>
<dataflow id="4049" from="StgValue_4042" to="specmemcore_ln0" fromId="4042" toId="106">
</dataflow>
<dataflow id="4050" from="StgValue_4044" to="specmemcore_ln0" fromId="4044" toId="106">
</dataflow>
<dataflow id="4052" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4051" toId="107">
</dataflow>
<dataflow id="4053" from="emission_1" to="specinterface_ln0" fromId="4031" toId="107">
</dataflow>
<dataflow id="4055" from="empty_119" to="specinterface_ln0" fromId="4054" toId="107">
</dataflow>
<dataflow id="4057" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4058" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4060" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4062" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="107">
</dataflow>
<dataflow id="4063" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4064" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4065" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4066" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4067" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4068" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4069" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4070" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4071" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4072" from="empty_117" to="specinterface_ln0" fromId="4059" toId="107">
</dataflow>
<dataflow id="4073" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="107">
</dataflow>
<dataflow id="4074" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="107">
</dataflow>
<dataflow id="4075" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4051" toId="108">
</dataflow>
<dataflow id="4076" from="emission_0" to="specinterface_ln0" fromId="4030" toId="108">
</dataflow>
<dataflow id="4077" from="empty_119" to="specinterface_ln0" fromId="4054" toId="108">
</dataflow>
<dataflow id="4078" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4079" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4080" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4081" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="108">
</dataflow>
<dataflow id="4082" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4083" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4084" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4085" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4086" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4087" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4088" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4089" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4090" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4091" from="empty_117" to="specinterface_ln0" fromId="4059" toId="108">
</dataflow>
<dataflow id="4092" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="108">
</dataflow>
<dataflow id="4093" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="108">
</dataflow>
<dataflow id="4094" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4051" toId="109">
</dataflow>
<dataflow id="4095" from="transition_1" to="specinterface_ln0" fromId="4032" toId="109">
</dataflow>
<dataflow id="4096" from="empty_119" to="specinterface_ln0" fromId="4054" toId="109">
</dataflow>
<dataflow id="4097" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4098" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4099" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4100" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="109">
</dataflow>
<dataflow id="4101" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4102" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4103" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4104" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4105" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4106" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4107" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4108" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4109" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4110" from="empty_117" to="specinterface_ln0" fromId="4059" toId="109">
</dataflow>
<dataflow id="4111" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="109">
</dataflow>
<dataflow id="4112" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="109">
</dataflow>
<dataflow id="4113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4051" toId="110">
</dataflow>
<dataflow id="4114" from="transition_0" to="specinterface_ln0" fromId="4029" toId="110">
</dataflow>
<dataflow id="4115" from="empty_119" to="specinterface_ln0" fromId="4054" toId="110">
</dataflow>
<dataflow id="4116" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4117" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4118" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4119" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="110">
</dataflow>
<dataflow id="4120" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4121" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4122" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4123" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4124" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4125" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4126" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4127" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4128" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4129" from="empty_117" to="specinterface_ln0" fromId="4059" toId="110">
</dataflow>
<dataflow id="4130" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="110">
</dataflow>
<dataflow id="4131" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="110">
</dataflow>
<dataflow id="4132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4051" toId="111">
</dataflow>
<dataflow id="4133" from="obs" to="specinterface_ln0" fromId="4028" toId="111">
</dataflow>
<dataflow id="4134" from="empty_119" to="specinterface_ln0" fromId="4054" toId="111">
</dataflow>
<dataflow id="4135" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4136" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4137" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4138" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="111">
</dataflow>
<dataflow id="4139" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4140" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4141" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4142" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4143" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4144" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4145" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4146" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4147" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4148" from="empty_117" to="specinterface_ln0" fromId="4059" toId="111">
</dataflow>
<dataflow id="4149" from="StgValue_4061" to="specinterface_ln0" fromId="4061" toId="111">
</dataflow>
<dataflow id="4150" from="StgValue_4056" to="specinterface_ln0" fromId="4056" toId="111">
</dataflow>
<dataflow id="4152" from="StgValue_4151" to="store_ln0" fromId="4151" toId="112">
</dataflow>
<dataflow id="4153" from="indvar_flatten" to="store_ln0" fromId="104" toId="112">
</dataflow>
<dataflow id="4155" from="StgValue_4154" to="store_ln0" fromId="4154" toId="113">
</dataflow>
<dataflow id="4156" from="t" to="store_ln0" fromId="103" toId="113">
</dataflow>
<dataflow id="4158" from="StgValue_4157" to="store_ln0" fromId="4157" toId="114">
</dataflow>
<dataflow id="4159" from="curr" to="store_ln0" fromId="102" toId="114">
</dataflow>
<dataflow id="4160" from="indvar_flatten" to="indvar_flatten_load" fromId="104" toId="116">
</dataflow>
<dataflow id="4161" from="indvar_flatten_load" to="icmp_ln18" fromId="116" toId="117">
</dataflow>
<dataflow id="4163" from="StgValue_4162" to="icmp_ln18" fromId="4162" toId="117">
</dataflow>
<dataflow id="4164" from="indvar_flatten_load" to="add_ln18_1" fromId="116" toId="118">
</dataflow>
<dataflow id="4166" from="StgValue_4165" to="add_ln18_1" fromId="4165" toId="118">
</dataflow>
<dataflow id="4167" from="icmp_ln18" to="br_ln18" fromId="117" toId="119">
</dataflow>
<dataflow id="4168" from="curr" to="curr_load" fromId="102" toId="120">
</dataflow>
<dataflow id="4169" from="t" to="t_load" fromId="103" toId="121">
</dataflow>
<dataflow id="4170" from="t_load" to="add_ln18" fromId="121" toId="122">
</dataflow>
<dataflow id="4171" from="StgValue_4154" to="add_ln18" fromId="4154" toId="122">
</dataflow>
<dataflow id="4172" from="curr_load" to="icmp_ln19" fromId="120" toId="123">
</dataflow>
<dataflow id="4174" from="StgValue_4173" to="icmp_ln19" fromId="4173" toId="123">
</dataflow>
<dataflow id="4175" from="icmp_ln19" to="select_ln4" fromId="123" toId="124">
</dataflow>
<dataflow id="4176" from="StgValue_4157" to="select_ln4" fromId="4157" toId="124">
</dataflow>
<dataflow id="4177" from="curr_load" to="select_ln4" fromId="120" toId="124">
</dataflow>
<dataflow id="4178" from="icmp_ln19" to="select_ln18" fromId="123" toId="125">
</dataflow>
<dataflow id="4179" from="add_ln18" to="select_ln18" fromId="122" toId="125">
</dataflow>
<dataflow id="4180" from="t_load" to="select_ln18" fromId="121" toId="125">
</dataflow>
<dataflow id="4181" from="select_ln18" to="empty_151" fromId="125" toId="126">
</dataflow>
<dataflow id="4183" from="StgValue_4182" to="empty_151" fromId="4182" toId="126">
</dataflow>
<dataflow id="4184" from="empty_151" to="p_cast" fromId="126" toId="127">
</dataflow>
<dataflow id="4185" from="p_cast" to="mul9" fromId="127" toId="128">
</dataflow>
<dataflow id="4187" from="StgValue_4186" to="mul9" fromId="4186" toId="128">
</dataflow>
<dataflow id="4189" from="_ssdm_op_PartSelect.i2.i17.i32.i32" to="tmp" fromId="4188" toId="129">
</dataflow>
<dataflow id="4190" from="mul9" to="tmp" fromId="128" toId="129">
</dataflow>
<dataflow id="4192" from="StgValue_4191" to="tmp" fromId="4191" toId="129">
</dataflow>
<dataflow id="4194" from="StgValue_4193" to="tmp" fromId="4193" toId="129">
</dataflow>
<dataflow id="4195" from="empty_151" to="empty_152" fromId="126" toId="130">
</dataflow>
<dataflow id="4197" from="StgValue_4196" to="empty_152" fromId="4196" toId="130">
</dataflow>
<dataflow id="4198" from="select_ln4" to="trunc_ln23" fromId="124" toId="131">
</dataflow>
<dataflow id="4199" from="trunc_ln23" to="zext_ln23" fromId="131" toId="132">
</dataflow>
<dataflow id="4200" from="transition_0" to="transition_0_addr" fromId="4029" toId="133">
</dataflow>
<dataflow id="4202" from="StgValue_4201" to="transition_0_addr" fromId="4201" toId="133">
</dataflow>
<dataflow id="4203" from="zext_ln23" to="transition_0_addr" fromId="132" toId="133">
</dataflow>
<dataflow id="4204" from="transition_0_addr" to="transition_0_load" fromId="133" toId="134">
</dataflow>
<dataflow id="4205" from="select_ln4" to="trunc_ln24_2" fromId="124" toId="135">
</dataflow>
<dataflow id="4206" from="select_ln4" to="trunc_ln24_3" fromId="124" toId="136">
</dataflow>
<dataflow id="4208" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="zext_ln27_cast" fromId="4207" toId="137">
</dataflow>
<dataflow id="4210" from="StgValue_4209" to="zext_ln27_cast" fromId="4209" toId="137">
</dataflow>
<dataflow id="4211" from="trunc_ln23" to="zext_ln27_cast" fromId="131" toId="137">
</dataflow>
<dataflow id="4212" from="zext_ln27_cast" to="zext_ln27" fromId="137" toId="138">
</dataflow>
<dataflow id="4213" from="transition_0" to="transition_0_addr_1" fromId="4029" toId="139">
</dataflow>
<dataflow id="4214" from="StgValue_4201" to="transition_0_addr_1" fromId="4201" toId="139">
</dataflow>
<dataflow id="4215" from="zext_ln27" to="transition_0_addr_1" fromId="138" toId="139">
</dataflow>
<dataflow id="4216" from="transition_0_addr_1" to="transition_0_load_1" fromId="139" toId="140">
</dataflow>
<dataflow id="4217" from="transition_1" to="transition_1_addr" fromId="4032" toId="141">
</dataflow>
<dataflow id="4218" from="StgValue_4201" to="transition_1_addr" fromId="4201" toId="141">
</dataflow>
<dataflow id="4219" from="zext_ln23" to="transition_1_addr" fromId="132" toId="141">
</dataflow>
<dataflow id="4220" from="transition_1_addr" to="transition_1_load" fromId="141" toId="142">
</dataflow>
<dataflow id="4221" from="transition_1" to="transition_1_addr_1" fromId="4032" toId="143">
</dataflow>
<dataflow id="4222" from="StgValue_4201" to="transition_1_addr_1" fromId="4201" toId="143">
</dataflow>
<dataflow id="4223" from="zext_ln27" to="transition_1_addr_1" fromId="138" toId="143">
</dataflow>
<dataflow id="4224" from="transition_1_addr_1" to="transition_1_load_1" fromId="143" toId="144">
</dataflow>
<dataflow id="4225" from="add_ln18_1" to="store_ln19" fromId="118" toId="145">
</dataflow>
<dataflow id="4226" from="indvar_flatten" to="store_ln19" fromId="104" toId="145">
</dataflow>
<dataflow id="4227" from="select_ln18" to="store_ln19" fromId="125" toId="146">
</dataflow>
<dataflow id="4228" from="t" to="store_ln19" fromId="103" toId="146">
</dataflow>
<dataflow id="4229" from="empty_151" to="empty_152" fromId="126" toId="147">
</dataflow>
<dataflow id="4230" from="StgValue_4196" to="empty_152" fromId="4196" toId="147">
</dataflow>
<dataflow id="4231" from="select_ln18" to="select_ln18_cast" fromId="125" toId="148">
</dataflow>
<dataflow id="4232" from="select_ln18_cast" to="mul3" fromId="148" toId="149">
</dataflow>
<dataflow id="4233" from="StgValue_4186" to="mul3" fromId="4186" toId="149">
</dataflow>
<dataflow id="4235" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp_3" fromId="4234" toId="150">
</dataflow>
<dataflow id="4236" from="mul3" to="tmp_3" fromId="149" toId="150">
</dataflow>
<dataflow id="4237" from="StgValue_4191" to="tmp_3" fromId="4191" toId="150">
</dataflow>
<dataflow id="4238" from="select_ln18" to="empty_156" fromId="125" toId="151">
</dataflow>
<dataflow id="4239" from="StgValue_4196" to="empty_156" fromId="4196" toId="151">
</dataflow>
<dataflow id="4240" from="transition_0_addr" to="transition_0_load" fromId="133" toId="152">
</dataflow>
<dataflow id="4241" from="transition_0_load" to="trunc_ln23_1" fromId="152" toId="153">
</dataflow>
<dataflow id="4242" from="transition_0_addr_1" to="transition_0_load_1" fromId="139" toId="154">
</dataflow>
<dataflow id="4243" from="transition_0_load_1" to="trunc_ln27" fromId="154" toId="155">
</dataflow>
<dataflow id="4245" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="zext_ln27_1_cast" fromId="4244" toId="156">
</dataflow>
<dataflow id="4247" from="StgValue_4246" to="zext_ln27_1_cast" fromId="4246" toId="156">
</dataflow>
<dataflow id="4248" from="trunc_ln23" to="zext_ln27_1_cast" fromId="131" toId="156">
</dataflow>
<dataflow id="4249" from="zext_ln27_1_cast" to="zext_ln27_1" fromId="156" toId="157">
</dataflow>
<dataflow id="4250" from="transition_0" to="transition_0_addr_2" fromId="4029" toId="158">
</dataflow>
<dataflow id="4251" from="StgValue_4201" to="transition_0_addr_2" fromId="4201" toId="158">
</dataflow>
<dataflow id="4252" from="zext_ln27_1" to="transition_0_addr_2" fromId="157" toId="158">
</dataflow>
<dataflow id="4253" from="transition_0_addr_2" to="transition_0_load_2" fromId="158" toId="159">
</dataflow>
<dataflow id="4254" from="zext_ln27_cast" to="sext_ln27" fromId="137" toId="160">
</dataflow>
<dataflow id="4255" from="sext_ln27" to="zext_ln27_2" fromId="160" toId="161">
</dataflow>
<dataflow id="4256" from="transition_0" to="transition_0_addr_3" fromId="4029" toId="162">
</dataflow>
<dataflow id="4257" from="StgValue_4201" to="transition_0_addr_3" fromId="4201" toId="162">
</dataflow>
<dataflow id="4258" from="zext_ln27_2" to="transition_0_addr_3" fromId="161" toId="162">
</dataflow>
<dataflow id="4259" from="transition_0_addr_3" to="transition_0_load_3" fromId="162" toId="163">
</dataflow>
<dataflow id="4261" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_72" fromId="4260" toId="164">
</dataflow>
<dataflow id="4262" from="transition_0_load" to="tmp_72" fromId="152" toId="164">
</dataflow>
<dataflow id="4264" from="StgValue_4263" to="tmp_72" fromId="4263" toId="164">
</dataflow>
<dataflow id="4266" from="StgValue_4265" to="tmp_72" fromId="4265" toId="164">
</dataflow>
<dataflow id="4267" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_77" fromId="4260" toId="165">
</dataflow>
<dataflow id="4268" from="transition_0_load_1" to="tmp_77" fromId="154" toId="165">
</dataflow>
<dataflow id="4269" from="StgValue_4263" to="tmp_77" fromId="4263" toId="165">
</dataflow>
<dataflow id="4270" from="StgValue_4265" to="tmp_77" fromId="4265" toId="165">
</dataflow>
<dataflow id="4271" from="transition_1_addr" to="transition_1_load" fromId="141" toId="166">
</dataflow>
<dataflow id="4272" from="transition_1_load" to="trunc_ln27_15" fromId="166" toId="167">
</dataflow>
<dataflow id="4273" from="transition_1_addr_1" to="transition_1_load_1" fromId="143" toId="168">
</dataflow>
<dataflow id="4274" from="transition_1_load_1" to="trunc_ln27_16" fromId="168" toId="169">
</dataflow>
<dataflow id="4275" from="transition_1" to="transition_1_addr_2" fromId="4032" toId="170">
</dataflow>
<dataflow id="4276" from="StgValue_4201" to="transition_1_addr_2" fromId="4201" toId="170">
</dataflow>
<dataflow id="4277" from="zext_ln27_1" to="transition_1_addr_2" fromId="157" toId="170">
</dataflow>
<dataflow id="4278" from="transition_1_addr_2" to="transition_1_load_2" fromId="170" toId="171">
</dataflow>
<dataflow id="4279" from="transition_1" to="transition_1_addr_3" fromId="4032" toId="172">
</dataflow>
<dataflow id="4280" from="StgValue_4201" to="transition_1_addr_3" fromId="4201" toId="172">
</dataflow>
<dataflow id="4281" from="zext_ln27_2" to="transition_1_addr_3" fromId="161" toId="172">
</dataflow>
<dataflow id="4282" from="transition_1_addr_3" to="transition_1_load_3" fromId="172" toId="173">
</dataflow>
<dataflow id="4283" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_216" fromId="4260" toId="174">
</dataflow>
<dataflow id="4284" from="transition_1_load" to="tmp_216" fromId="166" toId="174">
</dataflow>
<dataflow id="4285" from="StgValue_4263" to="tmp_216" fromId="4263" toId="174">
</dataflow>
<dataflow id="4286" from="StgValue_4265" to="tmp_216" fromId="4265" toId="174">
</dataflow>
<dataflow id="4287" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_221" fromId="4260" toId="175">
</dataflow>
<dataflow id="4288" from="transition_1_load_1" to="tmp_221" fromId="168" toId="175">
</dataflow>
<dataflow id="4289" from="StgValue_4263" to="tmp_221" fromId="4263" toId="175">
</dataflow>
<dataflow id="4290" from="StgValue_4265" to="tmp_221" fromId="4265" toId="175">
</dataflow>
<dataflow id="4291" from="tmp_3" to="br_ln33" fromId="150" toId="176">
</dataflow>
<dataflow id="4292" from="empty_151" to="empty_152" fromId="126" toId="177">
</dataflow>
<dataflow id="4293" from="StgValue_4196" to="empty_152" fromId="4196" toId="177">
</dataflow>
<dataflow id="4294" from="select_ln18" to="empty_156" fromId="125" toId="178">
</dataflow>
<dataflow id="4295" from="StgValue_4196" to="empty_156" fromId="4196" toId="178">
</dataflow>
<dataflow id="4296" from="transition_0_addr_2" to="transition_0_load_2" fromId="158" toId="179">
</dataflow>
<dataflow id="4297" from="transition_0_load_2" to="trunc_ln27_1" fromId="179" toId="180">
</dataflow>
<dataflow id="4298" from="transition_0_addr_3" to="transition_0_load_3" fromId="162" toId="181">
</dataflow>
<dataflow id="4299" from="transition_0_load_3" to="trunc_ln27_2" fromId="181" toId="182">
</dataflow>
<dataflow id="4301" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="zext_ln27_3_cast" fromId="4300" toId="183">
</dataflow>
<dataflow id="4303" from="StgValue_4302" to="zext_ln27_3_cast" fromId="4302" toId="183">
</dataflow>
<dataflow id="4304" from="trunc_ln23" to="zext_ln27_3_cast" fromId="131" toId="183">
</dataflow>
<dataflow id="4305" from="zext_ln27_3_cast" to="zext_ln27_3" fromId="183" toId="184">
</dataflow>
<dataflow id="4306" from="transition_0" to="transition_0_addr_4" fromId="4029" toId="185">
</dataflow>
<dataflow id="4307" from="StgValue_4201" to="transition_0_addr_4" fromId="4201" toId="185">
</dataflow>
<dataflow id="4308" from="zext_ln27_3" to="transition_0_addr_4" fromId="184" toId="185">
</dataflow>
<dataflow id="4309" from="transition_0_addr_4" to="transition_0_load_4" fromId="185" toId="186">
</dataflow>
<dataflow id="4310" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="zext_ln27_4_cast" fromId="4300" toId="187">
</dataflow>
<dataflow id="4312" from="StgValue_4311" to="zext_ln27_4_cast" fromId="4311" toId="187">
</dataflow>
<dataflow id="4313" from="trunc_ln23" to="zext_ln27_4_cast" fromId="131" toId="187">
</dataflow>
<dataflow id="4314" from="zext_ln27_4_cast" to="zext_ln27_4" fromId="187" toId="188">
</dataflow>
<dataflow id="4315" from="transition_0" to="transition_0_addr_5" fromId="4029" toId="189">
</dataflow>
<dataflow id="4316" from="StgValue_4201" to="transition_0_addr_5" fromId="4201" toId="189">
</dataflow>
<dataflow id="4317" from="zext_ln27_4" to="transition_0_addr_5" fromId="188" toId="189">
</dataflow>
<dataflow id="4318" from="transition_0_addr_5" to="transition_0_load_5" fromId="189" toId="190">
</dataflow>
<dataflow id="4319" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_82" fromId="4260" toId="191">
</dataflow>
<dataflow id="4320" from="transition_0_load_2" to="tmp_82" fromId="179" toId="191">
</dataflow>
<dataflow id="4321" from="StgValue_4263" to="tmp_82" fromId="4263" toId="191">
</dataflow>
<dataflow id="4322" from="StgValue_4265" to="tmp_82" fromId="4265" toId="191">
</dataflow>
<dataflow id="4323" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_87" fromId="4260" toId="192">
</dataflow>
<dataflow id="4324" from="transition_0_load_3" to="tmp_87" fromId="181" toId="192">
</dataflow>
<dataflow id="4325" from="StgValue_4263" to="tmp_87" fromId="4263" toId="192">
</dataflow>
<dataflow id="4326" from="StgValue_4265" to="tmp_87" fromId="4265" toId="192">
</dataflow>
<dataflow id="4327" from="transition_1_addr_2" to="transition_1_load_2" fromId="170" toId="193">
</dataflow>
<dataflow id="4328" from="transition_1_load_2" to="trunc_ln27_17" fromId="193" toId="194">
</dataflow>
<dataflow id="4329" from="transition_1_addr_3" to="transition_1_load_3" fromId="172" toId="195">
</dataflow>
<dataflow id="4330" from="transition_1_load_3" to="trunc_ln27_18" fromId="195" toId="196">
</dataflow>
<dataflow id="4331" from="transition_1" to="transition_1_addr_4" fromId="4032" toId="197">
</dataflow>
<dataflow id="4332" from="StgValue_4201" to="transition_1_addr_4" fromId="4201" toId="197">
</dataflow>
<dataflow id="4333" from="zext_ln27_3" to="transition_1_addr_4" fromId="184" toId="197">
</dataflow>
<dataflow id="4334" from="transition_1_addr_4" to="transition_1_load_4" fromId="197" toId="198">
</dataflow>
<dataflow id="4335" from="transition_1" to="transition_1_addr_5" fromId="4032" toId="199">
</dataflow>
<dataflow id="4336" from="StgValue_4201" to="transition_1_addr_5" fromId="4201" toId="199">
</dataflow>
<dataflow id="4337" from="zext_ln27_4" to="transition_1_addr_5" fromId="188" toId="199">
</dataflow>
<dataflow id="4338" from="transition_1_addr_5" to="transition_1_load_5" fromId="199" toId="200">
</dataflow>
<dataflow id="4339" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_226" fromId="4260" toId="201">
</dataflow>
<dataflow id="4340" from="transition_1_load_2" to="tmp_226" fromId="193" toId="201">
</dataflow>
<dataflow id="4341" from="StgValue_4263" to="tmp_226" fromId="4263" toId="201">
</dataflow>
<dataflow id="4342" from="StgValue_4265" to="tmp_226" fromId="4265" toId="201">
</dataflow>
<dataflow id="4343" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_231" fromId="4260" toId="202">
</dataflow>
<dataflow id="4344" from="transition_1_load_3" to="tmp_231" fromId="195" toId="202">
</dataflow>
<dataflow id="4345" from="StgValue_4263" to="tmp_231" fromId="4263" toId="202">
</dataflow>
<dataflow id="4346" from="StgValue_4265" to="tmp_231" fromId="4265" toId="202">
</dataflow>
<dataflow id="4347" from="empty_151" to="empty_152" fromId="126" toId="203">
</dataflow>
<dataflow id="4348" from="StgValue_4196" to="empty_152" fromId="4196" toId="203">
</dataflow>
<dataflow id="4349" from="select_ln18" to="empty_156" fromId="125" toId="204">
</dataflow>
<dataflow id="4350" from="StgValue_4196" to="empty_156" fromId="4196" toId="204">
</dataflow>
<dataflow id="4351" from="transition_0_addr_4" to="transition_0_load_4" fromId="185" toId="205">
</dataflow>
<dataflow id="4352" from="transition_0_load_4" to="trunc_ln27_3" fromId="205" toId="206">
</dataflow>
<dataflow id="4353" from="transition_0_addr_5" to="transition_0_load_5" fromId="189" toId="207">
</dataflow>
<dataflow id="4354" from="transition_0_load_5" to="trunc_ln27_4" fromId="207" toId="208">
</dataflow>
<dataflow id="4355" from="zext_ln27_1_cast" to="sext_ln27_1" fromId="156" toId="209">
</dataflow>
<dataflow id="4356" from="sext_ln27_1" to="zext_ln27_5" fromId="209" toId="210">
</dataflow>
<dataflow id="4357" from="transition_0" to="transition_0_addr_6" fromId="4029" toId="211">
</dataflow>
<dataflow id="4358" from="StgValue_4201" to="transition_0_addr_6" fromId="4201" toId="211">
</dataflow>
<dataflow id="4359" from="zext_ln27_5" to="transition_0_addr_6" fromId="210" toId="211">
</dataflow>
<dataflow id="4360" from="transition_0_addr_6" to="transition_0_load_6" fromId="211" toId="212">
</dataflow>
<dataflow id="4361" from="zext_ln27_cast" to="sext_ln27_2" fromId="137" toId="213">
</dataflow>
<dataflow id="4362" from="sext_ln27_2" to="zext_ln27_6" fromId="213" toId="214">
</dataflow>
<dataflow id="4363" from="transition_0" to="transition_0_addr_7" fromId="4029" toId="215">
</dataflow>
<dataflow id="4364" from="StgValue_4201" to="transition_0_addr_7" fromId="4201" toId="215">
</dataflow>
<dataflow id="4365" from="zext_ln27_6" to="transition_0_addr_7" fromId="214" toId="215">
</dataflow>
<dataflow id="4366" from="transition_0_addr_7" to="transition_0_load_7" fromId="215" toId="216">
</dataflow>
<dataflow id="4367" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_92" fromId="4260" toId="217">
</dataflow>
<dataflow id="4368" from="transition_0_load_4" to="tmp_92" fromId="205" toId="217">
</dataflow>
<dataflow id="4369" from="StgValue_4263" to="tmp_92" fromId="4263" toId="217">
</dataflow>
<dataflow id="4370" from="StgValue_4265" to="tmp_92" fromId="4265" toId="217">
</dataflow>
<dataflow id="4371" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_97" fromId="4260" toId="218">
</dataflow>
<dataflow id="4372" from="transition_0_load_5" to="tmp_97" fromId="207" toId="218">
</dataflow>
<dataflow id="4373" from="StgValue_4263" to="tmp_97" fromId="4263" toId="218">
</dataflow>
<dataflow id="4374" from="StgValue_4265" to="tmp_97" fromId="4265" toId="218">
</dataflow>
<dataflow id="4375" from="transition_1_addr_4" to="transition_1_load_4" fromId="197" toId="219">
</dataflow>
<dataflow id="4376" from="transition_1_load_4" to="trunc_ln27_19" fromId="219" toId="220">
</dataflow>
<dataflow id="4377" from="transition_1_addr_5" to="transition_1_load_5" fromId="199" toId="221">
</dataflow>
<dataflow id="4378" from="transition_1_load_5" to="trunc_ln27_20" fromId="221" toId="222">
</dataflow>
<dataflow id="4379" from="transition_1" to="transition_1_addr_6" fromId="4032" toId="223">
</dataflow>
<dataflow id="4380" from="StgValue_4201" to="transition_1_addr_6" fromId="4201" toId="223">
</dataflow>
<dataflow id="4381" from="zext_ln27_5" to="transition_1_addr_6" fromId="210" toId="223">
</dataflow>
<dataflow id="4382" from="transition_1_addr_6" to="transition_1_load_6" fromId="223" toId="224">
</dataflow>
<dataflow id="4383" from="transition_1" to="transition_1_addr_7" fromId="4032" toId="225">
</dataflow>
<dataflow id="4384" from="StgValue_4201" to="transition_1_addr_7" fromId="4201" toId="225">
</dataflow>
<dataflow id="4385" from="zext_ln27_6" to="transition_1_addr_7" fromId="214" toId="225">
</dataflow>
<dataflow id="4386" from="transition_1_addr_7" to="transition_1_load_7" fromId="225" toId="226">
</dataflow>
<dataflow id="4387" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_236" fromId="4260" toId="227">
</dataflow>
<dataflow id="4388" from="transition_1_load_4" to="tmp_236" fromId="219" toId="227">
</dataflow>
<dataflow id="4389" from="StgValue_4263" to="tmp_236" fromId="4263" toId="227">
</dataflow>
<dataflow id="4390" from="StgValue_4265" to="tmp_236" fromId="4265" toId="227">
</dataflow>
<dataflow id="4391" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_241" fromId="4260" toId="228">
</dataflow>
<dataflow id="4392" from="transition_1_load_5" to="tmp_241" fromId="221" toId="228">
</dataflow>
<dataflow id="4393" from="StgValue_4263" to="tmp_241" fromId="4263" toId="228">
</dataflow>
<dataflow id="4394" from="StgValue_4265" to="tmp_241" fromId="4265" toId="228">
</dataflow>
<dataflow id="4395" from="empty_151" to="empty_152" fromId="126" toId="229">
</dataflow>
<dataflow id="4396" from="StgValue_4196" to="empty_152" fromId="4196" toId="229">
</dataflow>
<dataflow id="4397" from="select_ln18" to="empty_156" fromId="125" toId="230">
</dataflow>
<dataflow id="4398" from="StgValue_4196" to="empty_156" fromId="4196" toId="230">
</dataflow>
<dataflow id="4399" from="transition_0_addr_6" to="transition_0_load_6" fromId="211" toId="231">
</dataflow>
<dataflow id="4400" from="transition_0_load_6" to="trunc_ln27_5" fromId="231" toId="232">
</dataflow>
<dataflow id="4401" from="transition_0_addr_7" to="transition_0_load_7" fromId="215" toId="233">
</dataflow>
<dataflow id="4402" from="transition_0_load_7" to="trunc_ln27_6" fromId="233" toId="234">
</dataflow>
<dataflow id="4404" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln27_7_cast" fromId="4403" toId="235">
</dataflow>
<dataflow id="4406" from="StgValue_4405" to="zext_ln27_7_cast" fromId="4405" toId="235">
</dataflow>
<dataflow id="4407" from="trunc_ln23" to="zext_ln27_7_cast" fromId="131" toId="235">
</dataflow>
<dataflow id="4408" from="zext_ln27_7_cast" to="zext_ln27_7" fromId="235" toId="236">
</dataflow>
<dataflow id="4409" from="transition_0" to="transition_0_addr_8" fromId="4029" toId="237">
</dataflow>
<dataflow id="4410" from="StgValue_4201" to="transition_0_addr_8" fromId="4201" toId="237">
</dataflow>
<dataflow id="4411" from="zext_ln27_7" to="transition_0_addr_8" fromId="236" toId="237">
</dataflow>
<dataflow id="4412" from="transition_0_addr_8" to="transition_0_load_8" fromId="237" toId="238">
</dataflow>
<dataflow id="4413" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln27_8_cast" fromId="4403" toId="239">
</dataflow>
<dataflow id="4415" from="StgValue_4414" to="zext_ln27_8_cast" fromId="4414" toId="239">
</dataflow>
<dataflow id="4416" from="trunc_ln23" to="zext_ln27_8_cast" fromId="131" toId="239">
</dataflow>
<dataflow id="4417" from="zext_ln27_8_cast" to="zext_ln27_8" fromId="239" toId="240">
</dataflow>
<dataflow id="4418" from="transition_0" to="transition_0_addr_9" fromId="4029" toId="241">
</dataflow>
<dataflow id="4419" from="StgValue_4201" to="transition_0_addr_9" fromId="4201" toId="241">
</dataflow>
<dataflow id="4420" from="zext_ln27_8" to="transition_0_addr_9" fromId="240" toId="241">
</dataflow>
<dataflow id="4421" from="transition_0_addr_9" to="transition_0_load_9" fromId="241" toId="242">
</dataflow>
<dataflow id="4422" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_102" fromId="4260" toId="243">
</dataflow>
<dataflow id="4423" from="transition_0_load_6" to="tmp_102" fromId="231" toId="243">
</dataflow>
<dataflow id="4424" from="StgValue_4263" to="tmp_102" fromId="4263" toId="243">
</dataflow>
<dataflow id="4425" from="StgValue_4265" to="tmp_102" fromId="4265" toId="243">
</dataflow>
<dataflow id="4426" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_107" fromId="4260" toId="244">
</dataflow>
<dataflow id="4427" from="transition_0_load_7" to="tmp_107" fromId="233" toId="244">
</dataflow>
<dataflow id="4428" from="StgValue_4263" to="tmp_107" fromId="4263" toId="244">
</dataflow>
<dataflow id="4429" from="StgValue_4265" to="tmp_107" fromId="4265" toId="244">
</dataflow>
<dataflow id="4430" from="transition_1_addr_6" to="transition_1_load_6" fromId="223" toId="245">
</dataflow>
<dataflow id="4431" from="transition_1_load_6" to="trunc_ln27_21" fromId="245" toId="246">
</dataflow>
<dataflow id="4432" from="transition_1_addr_7" to="transition_1_load_7" fromId="225" toId="247">
</dataflow>
<dataflow id="4433" from="transition_1_load_7" to="trunc_ln27_22" fromId="247" toId="248">
</dataflow>
<dataflow id="4434" from="transition_1" to="transition_1_addr_8" fromId="4032" toId="249">
</dataflow>
<dataflow id="4435" from="StgValue_4201" to="transition_1_addr_8" fromId="4201" toId="249">
</dataflow>
<dataflow id="4436" from="zext_ln27_7" to="transition_1_addr_8" fromId="236" toId="249">
</dataflow>
<dataflow id="4437" from="transition_1_addr_8" to="transition_1_load_8" fromId="249" toId="250">
</dataflow>
<dataflow id="4438" from="transition_1" to="transition_1_addr_9" fromId="4032" toId="251">
</dataflow>
<dataflow id="4439" from="StgValue_4201" to="transition_1_addr_9" fromId="4201" toId="251">
</dataflow>
<dataflow id="4440" from="zext_ln27_8" to="transition_1_addr_9" fromId="240" toId="251">
</dataflow>
<dataflow id="4441" from="transition_1_addr_9" to="transition_1_load_9" fromId="251" toId="252">
</dataflow>
<dataflow id="4442" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_246" fromId="4260" toId="253">
</dataflow>
<dataflow id="4443" from="transition_1_load_6" to="tmp_246" fromId="245" toId="253">
</dataflow>
<dataflow id="4444" from="StgValue_4263" to="tmp_246" fromId="4263" toId="253">
</dataflow>
<dataflow id="4445" from="StgValue_4265" to="tmp_246" fromId="4265" toId="253">
</dataflow>
<dataflow id="4446" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_251" fromId="4260" toId="254">
</dataflow>
<dataflow id="4447" from="transition_1_load_7" to="tmp_251" fromId="247" toId="254">
</dataflow>
<dataflow id="4448" from="StgValue_4263" to="tmp_251" fromId="4263" toId="254">
</dataflow>
<dataflow id="4449" from="StgValue_4265" to="tmp_251" fromId="4265" toId="254">
</dataflow>
<dataflow id="4450" from="empty_151" to="empty_152" fromId="126" toId="255">
</dataflow>
<dataflow id="4451" from="StgValue_4196" to="empty_152" fromId="4196" toId="255">
</dataflow>
<dataflow id="4452" from="select_ln18" to="empty_156" fromId="125" toId="256">
</dataflow>
<dataflow id="4453" from="StgValue_4196" to="empty_156" fromId="4196" toId="256">
</dataflow>
<dataflow id="4454" from="transition_0_addr_8" to="transition_0_load_8" fromId="237" toId="257">
</dataflow>
<dataflow id="4455" from="transition_0_load_8" to="trunc_ln27_7" fromId="257" toId="258">
</dataflow>
<dataflow id="4456" from="transition_0_addr_9" to="transition_0_load_9" fromId="241" toId="259">
</dataflow>
<dataflow id="4457" from="transition_0_load_9" to="trunc_ln27_8" fromId="259" toId="260">
</dataflow>
<dataflow id="4458" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln27_9_cast" fromId="4403" toId="261">
</dataflow>
<dataflow id="4460" from="StgValue_4459" to="zext_ln27_9_cast" fromId="4459" toId="261">
</dataflow>
<dataflow id="4461" from="trunc_ln23" to="zext_ln27_9_cast" fromId="131" toId="261">
</dataflow>
<dataflow id="4462" from="zext_ln27_9_cast" to="zext_ln27_9" fromId="261" toId="262">
</dataflow>
<dataflow id="4463" from="transition_0" to="transition_0_addr_10" fromId="4029" toId="263">
</dataflow>
<dataflow id="4464" from="StgValue_4201" to="transition_0_addr_10" fromId="4201" toId="263">
</dataflow>
<dataflow id="4465" from="zext_ln27_9" to="transition_0_addr_10" fromId="262" toId="263">
</dataflow>
<dataflow id="4466" from="transition_0_addr_10" to="transition_0_load_10" fromId="263" toId="264">
</dataflow>
<dataflow id="4467" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln27_10_cast" fromId="4403" toId="265">
</dataflow>
<dataflow id="4469" from="StgValue_4468" to="zext_ln27_10_cast" fromId="4468" toId="265">
</dataflow>
<dataflow id="4470" from="trunc_ln23" to="zext_ln27_10_cast" fromId="131" toId="265">
</dataflow>
<dataflow id="4471" from="zext_ln27_10_cast" to="zext_ln27_10" fromId="265" toId="266">
</dataflow>
<dataflow id="4472" from="transition_0" to="transition_0_addr_11" fromId="4029" toId="267">
</dataflow>
<dataflow id="4473" from="StgValue_4201" to="transition_0_addr_11" fromId="4201" toId="267">
</dataflow>
<dataflow id="4474" from="zext_ln27_10" to="transition_0_addr_11" fromId="266" toId="267">
</dataflow>
<dataflow id="4475" from="transition_0_addr_11" to="transition_0_load_11" fromId="267" toId="268">
</dataflow>
<dataflow id="4476" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_112" fromId="4260" toId="269">
</dataflow>
<dataflow id="4477" from="transition_0_load_8" to="tmp_112" fromId="257" toId="269">
</dataflow>
<dataflow id="4478" from="StgValue_4263" to="tmp_112" fromId="4263" toId="269">
</dataflow>
<dataflow id="4479" from="StgValue_4265" to="tmp_112" fromId="4265" toId="269">
</dataflow>
<dataflow id="4480" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_117" fromId="4260" toId="270">
</dataflow>
<dataflow id="4481" from="transition_0_load_9" to="tmp_117" fromId="259" toId="270">
</dataflow>
<dataflow id="4482" from="StgValue_4263" to="tmp_117" fromId="4263" toId="270">
</dataflow>
<dataflow id="4483" from="StgValue_4265" to="tmp_117" fromId="4265" toId="270">
</dataflow>
<dataflow id="4484" from="transition_1_addr_8" to="transition_1_load_8" fromId="249" toId="271">
</dataflow>
<dataflow id="4485" from="transition_1_load_8" to="trunc_ln27_23" fromId="271" toId="272">
</dataflow>
<dataflow id="4486" from="transition_1_addr_9" to="transition_1_load_9" fromId="251" toId="273">
</dataflow>
<dataflow id="4487" from="transition_1_load_9" to="trunc_ln27_24" fromId="273" toId="274">
</dataflow>
<dataflow id="4488" from="transition_1" to="transition_1_addr_10" fromId="4032" toId="275">
</dataflow>
<dataflow id="4489" from="StgValue_4201" to="transition_1_addr_10" fromId="4201" toId="275">
</dataflow>
<dataflow id="4490" from="zext_ln27_9" to="transition_1_addr_10" fromId="262" toId="275">
</dataflow>
<dataflow id="4491" from="transition_1_addr_10" to="transition_1_load_10" fromId="275" toId="276">
</dataflow>
<dataflow id="4492" from="transition_1" to="transition_1_addr_11" fromId="4032" toId="277">
</dataflow>
<dataflow id="4493" from="StgValue_4201" to="transition_1_addr_11" fromId="4201" toId="277">
</dataflow>
<dataflow id="4494" from="zext_ln27_10" to="transition_1_addr_11" fromId="266" toId="277">
</dataflow>
<dataflow id="4495" from="transition_1_addr_11" to="transition_1_load_11" fromId="277" toId="278">
</dataflow>
<dataflow id="4496" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_256" fromId="4260" toId="279">
</dataflow>
<dataflow id="4497" from="transition_1_load_8" to="tmp_256" fromId="271" toId="279">
</dataflow>
<dataflow id="4498" from="StgValue_4263" to="tmp_256" fromId="4263" toId="279">
</dataflow>
<dataflow id="4499" from="StgValue_4265" to="tmp_256" fromId="4265" toId="279">
</dataflow>
<dataflow id="4500" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_261" fromId="4260" toId="280">
</dataflow>
<dataflow id="4501" from="transition_1_load_9" to="tmp_261" fromId="273" toId="280">
</dataflow>
<dataflow id="4502" from="StgValue_4263" to="tmp_261" fromId="4263" toId="280">
</dataflow>
<dataflow id="4503" from="StgValue_4265" to="tmp_261" fromId="4265" toId="280">
</dataflow>
<dataflow id="4504" from="empty_151" to="empty_152" fromId="126" toId="281">
</dataflow>
<dataflow id="4505" from="StgValue_4196" to="empty_152" fromId="4196" toId="281">
</dataflow>
<dataflow id="4506" from="select_ln18" to="empty_156" fromId="125" toId="282">
</dataflow>
<dataflow id="4507" from="StgValue_4196" to="empty_156" fromId="4196" toId="282">
</dataflow>
<dataflow id="4508" from="transition_0_addr_10" to="transition_0_load_10" fromId="263" toId="283">
</dataflow>
<dataflow id="4509" from="transition_0_load_10" to="trunc_ln27_9" fromId="283" toId="284">
</dataflow>
<dataflow id="4510" from="transition_0_addr_11" to="transition_0_load_11" fromId="267" toId="285">
</dataflow>
<dataflow id="4511" from="transition_0_load_11" to="trunc_ln27_10" fromId="285" toId="286">
</dataflow>
<dataflow id="4512" from="zext_ln27_3_cast" to="sext_ln27_3" fromId="183" toId="287">
</dataflow>
<dataflow id="4513" from="sext_ln27_3" to="zext_ln27_11" fromId="287" toId="288">
</dataflow>
<dataflow id="4514" from="transition_0" to="transition_0_addr_12" fromId="4029" toId="289">
</dataflow>
<dataflow id="4515" from="StgValue_4201" to="transition_0_addr_12" fromId="4201" toId="289">
</dataflow>
<dataflow id="4516" from="zext_ln27_11" to="transition_0_addr_12" fromId="288" toId="289">
</dataflow>
<dataflow id="4517" from="transition_0_addr_12" to="transition_0_load_12" fromId="289" toId="290">
</dataflow>
<dataflow id="4518" from="zext_ln27_4_cast" to="sext_ln27_4" fromId="187" toId="291">
</dataflow>
<dataflow id="4519" from="sext_ln27_4" to="zext_ln27_12" fromId="291" toId="292">
</dataflow>
<dataflow id="4520" from="transition_0" to="transition_0_addr_13" fromId="4029" toId="293">
</dataflow>
<dataflow id="4521" from="StgValue_4201" to="transition_0_addr_13" fromId="4201" toId="293">
</dataflow>
<dataflow id="4522" from="zext_ln27_12" to="transition_0_addr_13" fromId="292" toId="293">
</dataflow>
<dataflow id="4523" from="transition_0_addr_13" to="transition_0_load_13" fromId="293" toId="294">
</dataflow>
<dataflow id="4524" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_122" fromId="4260" toId="295">
</dataflow>
<dataflow id="4525" from="transition_0_load_10" to="tmp_122" fromId="283" toId="295">
</dataflow>
<dataflow id="4526" from="StgValue_4263" to="tmp_122" fromId="4263" toId="295">
</dataflow>
<dataflow id="4527" from="StgValue_4265" to="tmp_122" fromId="4265" toId="295">
</dataflow>
<dataflow id="4528" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_127" fromId="4260" toId="296">
</dataflow>
<dataflow id="4529" from="transition_0_load_11" to="tmp_127" fromId="285" toId="296">
</dataflow>
<dataflow id="4530" from="StgValue_4263" to="tmp_127" fromId="4263" toId="296">
</dataflow>
<dataflow id="4531" from="StgValue_4265" to="tmp_127" fromId="4265" toId="296">
</dataflow>
<dataflow id="4532" from="transition_1_addr_10" to="transition_1_load_10" fromId="275" toId="297">
</dataflow>
<dataflow id="4533" from="transition_1_load_10" to="trunc_ln27_25" fromId="297" toId="298">
</dataflow>
<dataflow id="4534" from="transition_1_addr_11" to="transition_1_load_11" fromId="277" toId="299">
</dataflow>
<dataflow id="4535" from="transition_1_load_11" to="trunc_ln27_26" fromId="299" toId="300">
</dataflow>
<dataflow id="4536" from="transition_1" to="transition_1_addr_12" fromId="4032" toId="301">
</dataflow>
<dataflow id="4537" from="StgValue_4201" to="transition_1_addr_12" fromId="4201" toId="301">
</dataflow>
<dataflow id="4538" from="zext_ln27_11" to="transition_1_addr_12" fromId="288" toId="301">
</dataflow>
<dataflow id="4539" from="transition_1_addr_12" to="transition_1_load_12" fromId="301" toId="302">
</dataflow>
<dataflow id="4540" from="transition_1" to="transition_1_addr_13" fromId="4032" toId="303">
</dataflow>
<dataflow id="4541" from="StgValue_4201" to="transition_1_addr_13" fromId="4201" toId="303">
</dataflow>
<dataflow id="4542" from="zext_ln27_12" to="transition_1_addr_13" fromId="292" toId="303">
</dataflow>
<dataflow id="4543" from="transition_1_addr_13" to="transition_1_load_13" fromId="303" toId="304">
</dataflow>
<dataflow id="4544" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_266" fromId="4260" toId="305">
</dataflow>
<dataflow id="4545" from="transition_1_load_10" to="tmp_266" fromId="297" toId="305">
</dataflow>
<dataflow id="4546" from="StgValue_4263" to="tmp_266" fromId="4263" toId="305">
</dataflow>
<dataflow id="4547" from="StgValue_4265" to="tmp_266" fromId="4265" toId="305">
</dataflow>
<dataflow id="4548" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_271" fromId="4260" toId="306">
</dataflow>
<dataflow id="4549" from="transition_1_load_11" to="tmp_271" fromId="299" toId="306">
</dataflow>
<dataflow id="4550" from="StgValue_4263" to="tmp_271" fromId="4263" toId="306">
</dataflow>
<dataflow id="4551" from="StgValue_4265" to="tmp_271" fromId="4265" toId="306">
</dataflow>
<dataflow id="4552" from="empty_151" to="empty_152" fromId="126" toId="307">
</dataflow>
<dataflow id="4553" from="StgValue_4196" to="empty_152" fromId="4196" toId="307">
</dataflow>
<dataflow id="4554" from="select_ln18" to="empty_156" fromId="125" toId="308">
</dataflow>
<dataflow id="4555" from="StgValue_4196" to="empty_156" fromId="4196" toId="308">
</dataflow>
<dataflow id="4556" from="transition_0_addr_12" to="transition_0_load_12" fromId="289" toId="309">
</dataflow>
<dataflow id="4557" from="transition_0_load_12" to="trunc_ln27_11" fromId="309" toId="310">
</dataflow>
<dataflow id="4558" from="transition_0_addr_13" to="transition_0_load_13" fromId="293" toId="311">
</dataflow>
<dataflow id="4559" from="transition_0_load_13" to="trunc_ln27_12" fromId="311" toId="312">
</dataflow>
<dataflow id="4560" from="zext_ln27_1_cast" to="sext_ln27_5" fromId="156" toId="313">
</dataflow>
<dataflow id="4561" from="sext_ln27_5" to="zext_ln27_13" fromId="313" toId="314">
</dataflow>
<dataflow id="4562" from="transition_0" to="transition_0_addr_14" fromId="4029" toId="315">
</dataflow>
<dataflow id="4563" from="StgValue_4201" to="transition_0_addr_14" fromId="4201" toId="315">
</dataflow>
<dataflow id="4564" from="zext_ln27_13" to="transition_0_addr_14" fromId="314" toId="315">
</dataflow>
<dataflow id="4565" from="transition_0_addr_14" to="transition_0_load_14" fromId="315" toId="316">
</dataflow>
<dataflow id="4566" from="zext_ln27_cast" to="sext_ln27_6" fromId="137" toId="317">
</dataflow>
<dataflow id="4567" from="sext_ln27_6" to="zext_ln27_14" fromId="317" toId="318">
</dataflow>
<dataflow id="4568" from="transition_0" to="transition_0_addr_15" fromId="4029" toId="319">
</dataflow>
<dataflow id="4569" from="StgValue_4201" to="transition_0_addr_15" fromId="4201" toId="319">
</dataflow>
<dataflow id="4570" from="zext_ln27_14" to="transition_0_addr_15" fromId="318" toId="319">
</dataflow>
<dataflow id="4571" from="transition_0_addr_15" to="transition_0_load_15" fromId="319" toId="320">
</dataflow>
<dataflow id="4572" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_132" fromId="4260" toId="321">
</dataflow>
<dataflow id="4573" from="transition_0_load_12" to="tmp_132" fromId="309" toId="321">
</dataflow>
<dataflow id="4574" from="StgValue_4263" to="tmp_132" fromId="4263" toId="321">
</dataflow>
<dataflow id="4575" from="StgValue_4265" to="tmp_132" fromId="4265" toId="321">
</dataflow>
<dataflow id="4576" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_137" fromId="4260" toId="322">
</dataflow>
<dataflow id="4577" from="transition_0_load_13" to="tmp_137" fromId="311" toId="322">
</dataflow>
<dataflow id="4578" from="StgValue_4263" to="tmp_137" fromId="4263" toId="322">
</dataflow>
<dataflow id="4579" from="StgValue_4265" to="tmp_137" fromId="4265" toId="322">
</dataflow>
<dataflow id="4580" from="transition_1_addr_12" to="transition_1_load_12" fromId="301" toId="323">
</dataflow>
<dataflow id="4581" from="transition_1_load_12" to="trunc_ln27_27" fromId="323" toId="324">
</dataflow>
<dataflow id="4582" from="transition_1_addr_13" to="transition_1_load_13" fromId="303" toId="325">
</dataflow>
<dataflow id="4583" from="transition_1_load_13" to="trunc_ln27_28" fromId="325" toId="326">
</dataflow>
<dataflow id="4584" from="transition_1" to="transition_1_addr_14" fromId="4032" toId="327">
</dataflow>
<dataflow id="4585" from="StgValue_4201" to="transition_1_addr_14" fromId="4201" toId="327">
</dataflow>
<dataflow id="4586" from="zext_ln27_13" to="transition_1_addr_14" fromId="314" toId="327">
</dataflow>
<dataflow id="4587" from="transition_1_addr_14" to="transition_1_load_14" fromId="327" toId="328">
</dataflow>
<dataflow id="4588" from="transition_1" to="transition_1_addr_15" fromId="4032" toId="329">
</dataflow>
<dataflow id="4589" from="StgValue_4201" to="transition_1_addr_15" fromId="4201" toId="329">
</dataflow>
<dataflow id="4590" from="zext_ln27_14" to="transition_1_addr_15" fromId="318" toId="329">
</dataflow>
<dataflow id="4591" from="transition_1_addr_15" to="transition_1_load_15" fromId="329" toId="330">
</dataflow>
<dataflow id="4592" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_276" fromId="4260" toId="331">
</dataflow>
<dataflow id="4593" from="transition_1_load_12" to="tmp_276" fromId="323" toId="331">
</dataflow>
<dataflow id="4594" from="StgValue_4263" to="tmp_276" fromId="4263" toId="331">
</dataflow>
<dataflow id="4595" from="StgValue_4265" to="tmp_276" fromId="4265" toId="331">
</dataflow>
<dataflow id="4596" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_281" fromId="4260" toId="332">
</dataflow>
<dataflow id="4597" from="transition_1_load_13" to="tmp_281" fromId="325" toId="332">
</dataflow>
<dataflow id="4598" from="StgValue_4263" to="tmp_281" fromId="4263" toId="332">
</dataflow>
<dataflow id="4599" from="StgValue_4265" to="tmp_281" fromId="4265" toId="332">
</dataflow>
<dataflow id="4600" from="empty_151" to="empty_152" fromId="126" toId="333">
</dataflow>
<dataflow id="4601" from="StgValue_4196" to="empty_152" fromId="4196" toId="333">
</dataflow>
<dataflow id="4602" from="select_ln18" to="empty_156" fromId="125" toId="334">
</dataflow>
<dataflow id="4603" from="StgValue_4196" to="empty_156" fromId="4196" toId="334">
</dataflow>
<dataflow id="4604" from="transition_0_addr_14" to="transition_0_load_14" fromId="315" toId="335">
</dataflow>
<dataflow id="4605" from="transition_0_load_14" to="trunc_ln27_13" fromId="335" toId="336">
</dataflow>
<dataflow id="4606" from="transition_0_addr_15" to="transition_0_load_15" fromId="319" toId="337">
</dataflow>
<dataflow id="4607" from="transition_0_load_15" to="trunc_ln27_14" fromId="337" toId="338">
</dataflow>
<dataflow id="4608" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_142" fromId="4260" toId="339">
</dataflow>
<dataflow id="4609" from="transition_0_load_14" to="tmp_142" fromId="335" toId="339">
</dataflow>
<dataflow id="4610" from="StgValue_4263" to="tmp_142" fromId="4263" toId="339">
</dataflow>
<dataflow id="4611" from="StgValue_4265" to="tmp_142" fromId="4265" toId="339">
</dataflow>
<dataflow id="4612" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_147" fromId="4260" toId="340">
</dataflow>
<dataflow id="4613" from="transition_0_load_15" to="tmp_147" fromId="337" toId="340">
</dataflow>
<dataflow id="4614" from="StgValue_4263" to="tmp_147" fromId="4263" toId="340">
</dataflow>
<dataflow id="4615" from="StgValue_4265" to="tmp_147" fromId="4265" toId="340">
</dataflow>
<dataflow id="4616" from="transition_1_addr_14" to="transition_1_load_14" fromId="327" toId="341">
</dataflow>
<dataflow id="4617" from="transition_1_load_14" to="trunc_ln27_29" fromId="341" toId="342">
</dataflow>
<dataflow id="4618" from="transition_1_addr_15" to="transition_1_load_15" fromId="329" toId="343">
</dataflow>
<dataflow id="4619" from="transition_1_load_15" to="trunc_ln27_30" fromId="343" toId="344">
</dataflow>
<dataflow id="4620" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_286" fromId="4260" toId="345">
</dataflow>
<dataflow id="4621" from="transition_1_load_14" to="tmp_286" fromId="341" toId="345">
</dataflow>
<dataflow id="4622" from="StgValue_4263" to="tmp_286" fromId="4263" toId="345">
</dataflow>
<dataflow id="4623" from="StgValue_4265" to="tmp_286" fromId="4265" toId="345">
</dataflow>
<dataflow id="4624" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_291" fromId="4260" toId="346">
</dataflow>
<dataflow id="4625" from="transition_1_load_15" to="tmp_291" fromId="343" toId="346">
</dataflow>
<dataflow id="4626" from="StgValue_4263" to="tmp_291" fromId="4263" toId="346">
</dataflow>
<dataflow id="4627" from="StgValue_4265" to="tmp_291" fromId="4265" toId="346">
</dataflow>
<dataflow id="4628" from="empty_151" to="empty_152" fromId="126" toId="347">
</dataflow>
<dataflow id="4629" from="StgValue_4196" to="empty_152" fromId="4196" toId="347">
</dataflow>
<dataflow id="4630" from="select_ln18" to="empty_156" fromId="125" toId="348">
</dataflow>
<dataflow id="4631" from="StgValue_4196" to="empty_156" fromId="4196" toId="348">
</dataflow>
<dataflow id="4632" from="empty_151" to="empty_152" fromId="126" toId="349">
</dataflow>
<dataflow id="4633" from="StgValue_4196" to="empty_152" fromId="4196" toId="349">
</dataflow>
<dataflow id="4634" from="select_ln18" to="empty_156" fromId="125" toId="350">
</dataflow>
<dataflow id="4635" from="StgValue_4196" to="empty_156" fromId="4196" toId="350">
</dataflow>
<dataflow id="4636" from="empty_151" to="empty_152" fromId="126" toId="351">
</dataflow>
<dataflow id="4637" from="StgValue_4196" to="empty_152" fromId="4196" toId="351">
</dataflow>
<dataflow id="4638" from="empty_152" to="empty_153" fromId="351" toId="352">
</dataflow>
<dataflow id="4639" from="empty_153" to="p_cast3_cast" fromId="352" toId="353">
</dataflow>
<dataflow id="4640" from="p_cast3_cast" to="mul6" fromId="353" toId="354">
</dataflow>
<dataflow id="4642" from="StgValue_4641" to="mul6" fromId="4641" toId="354">
</dataflow>
<dataflow id="4644" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp_1" fromId="4643" toId="355">
</dataflow>
<dataflow id="4645" from="mul6" to="tmp_1" fromId="354" toId="355">
</dataflow>
<dataflow id="4647" from="StgValue_4646" to="tmp_1" fromId="4646" toId="355">
</dataflow>
<dataflow id="4648" from="empty_153" to="empty_154" fromId="352" toId="356">
</dataflow>
<dataflow id="4650" from="StgValue_4649" to="empty_154" fromId="4649" toId="356">
</dataflow>
<dataflow id="4651" from="select_ln18" to="empty_156" fromId="125" toId="357">
</dataflow>
<dataflow id="4652" from="StgValue_4196" to="empty_156" fromId="4196" toId="357">
</dataflow>
<dataflow id="4653" from="empty_153" to="empty_154" fromId="352" toId="358">
</dataflow>
<dataflow id="4654" from="StgValue_4649" to="empty_154" fromId="4649" toId="358">
</dataflow>
<dataflow id="4655" from="select_ln18" to="empty_156" fromId="125" toId="359">
</dataflow>
<dataflow id="4656" from="StgValue_4196" to="empty_156" fromId="4196" toId="359">
</dataflow>
<dataflow id="4657" from="empty_156" to="p_cast29" fromId="359" toId="360">
</dataflow>
<dataflow id="4658" from="empty_156" to="empty_157" fromId="359" toId="361">
</dataflow>
<dataflow id="4659" from="empty_157" to="p_cast6_cast" fromId="361" toId="362">
</dataflow>
<dataflow id="4660" from="p_cast6_cast" to="mul" fromId="362" toId="363">
</dataflow>
<dataflow id="4661" from="StgValue_4641" to="mul" fromId="4641" toId="363">
</dataflow>
<dataflow id="4662" from="_ssdm_op_BitSelect.i1.i15.i32" to="tmp_5" fromId="4643" toId="364">
</dataflow>
<dataflow id="4663" from="mul" to="tmp_5" fromId="363" toId="364">
</dataflow>
<dataflow id="4664" from="StgValue_4646" to="tmp_5" fromId="4646" toId="364">
</dataflow>
<dataflow id="4665" from="empty_157" to="empty_158" fromId="361" toId="365">
</dataflow>
<dataflow id="4666" from="StgValue_4649" to="empty_158" fromId="4649" toId="365">
</dataflow>
<dataflow id="4667" from="obs" to="obs_addr" fromId="4028" toId="366">
</dataflow>
<dataflow id="4668" from="StgValue_4201" to="obs_addr" fromId="4201" toId="366">
</dataflow>
<dataflow id="4669" from="p_cast29" to="obs_addr" fromId="360" toId="366">
</dataflow>
<dataflow id="4670" from="obs_addr" to="obs_load" fromId="366" toId="367">
</dataflow>
<dataflow id="4672" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="udiv" fromId="4671" toId="368">
</dataflow>
<dataflow id="4673" from="tmp_5" to="udiv" fromId="364" toId="368">
</dataflow>
<dataflow id="4675" from="StgValue_4674" to="udiv" fromId="4674" toId="368">
</dataflow>
<dataflow id="4676" from="udiv" to="zext_ln33_4" fromId="368" toId="369">
</dataflow>
<dataflow id="4678" from="StgValue_4677" to="shl_ln33_2" fromId="4677" toId="370">
</dataflow>
<dataflow id="4679" from="zext_ln33_4" to="shl_ln33_2" fromId="369" toId="370">
</dataflow>
<dataflow id="4680" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="udiv1" fromId="4671" toId="371">
</dataflow>
<dataflow id="4681" from="tmp_5" to="udiv1" fromId="364" toId="371">
</dataflow>
<dataflow id="4682" from="StgValue_4674" to="udiv1" fromId="4674" toId="371">
</dataflow>
<dataflow id="4683" from="udiv1" to="zext_ln33_3" fromId="371" toId="372">
</dataflow>
<dataflow id="4684" from="StgValue_4677" to="shl_ln33_1" fromId="4677" toId="373">
</dataflow>
<dataflow id="4685" from="zext_ln33_3" to="shl_ln33_1" fromId="372" toId="373">
</dataflow>
<dataflow id="4686" from="empty_153" to="empty_154" fromId="352" toId="374">
</dataflow>
<dataflow id="4687" from="StgValue_4649" to="empty_154" fromId="4649" toId="374">
</dataflow>
<dataflow id="4688" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_4" fromId="4671" toId="375">
</dataflow>
<dataflow id="4689" from="tmp_3" to="tmp_4" fromId="150" toId="375">
</dataflow>
<dataflow id="4690" from="StgValue_4674" to="tmp_4" fromId="4674" toId="375">
</dataflow>
<dataflow id="4691" from="empty_157" to="empty_158" fromId="361" toId="376">
</dataflow>
<dataflow id="4692" from="StgValue_4649" to="empty_158" fromId="4649" toId="376">
</dataflow>
<dataflow id="4693" from="obs_addr" to="obs_load" fromId="366" toId="377">
</dataflow>
<dataflow id="4695" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="shl_ln" fromId="4694" toId="378">
</dataflow>
<dataflow id="4696" from="trunc_ln23" to="shl_ln" fromId="131" toId="378">
</dataflow>
<dataflow id="4698" from="StgValue_4697" to="shl_ln" fromId="4697" toId="378">
</dataflow>
<dataflow id="4699" from="shl_ln" to="zext_ln24" fromId="378" toId="379">
</dataflow>
<dataflow id="4700" from="tmp_4" to="zext_ln24_5" fromId="375" toId="380">
</dataflow>
<dataflow id="4701" from="obs_load" to="lshr_ln24" fromId="377" toId="381">
</dataflow>
<dataflow id="4702" from="zext_ln24_5" to="lshr_ln24" fromId="380" toId="381">
</dataflow>
<dataflow id="4703" from="lshr_ln24" to="trunc_ln24" fromId="381" toId="382">
</dataflow>
<dataflow id="4704" from="trunc_ln24" to="zext_ln24_1" fromId="382" toId="383">
</dataflow>
<dataflow id="4705" from="trunc_ln24" to="zext_ln24_3" fromId="382" toId="384">
</dataflow>
<dataflow id="4707" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="trunc_ln1" fromId="4706" toId="385">
</dataflow>
<dataflow id="4708" from="trunc_ln24_2" to="trunc_ln1" fromId="135" toId="385">
</dataflow>
<dataflow id="4709" from="StgValue_4697" to="trunc_ln1" fromId="4697" toId="385">
</dataflow>
<dataflow id="4710" from="trunc_ln24" to="zext_ln24_4" fromId="382" toId="386">
</dataflow>
<dataflow id="4711" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="trunc_ln24_1" fromId="4403" toId="387">
</dataflow>
<dataflow id="4712" from="trunc_ln24_3" to="trunc_ln24_1" fromId="136" toId="387">
</dataflow>
<dataflow id="4713" from="StgValue_4697" to="trunc_ln24_1" fromId="4697" toId="387">
</dataflow>
<dataflow id="4714" from="zext_ln24" to="add_ln24" fromId="379" toId="388">
</dataflow>
<dataflow id="4715" from="zext_ln24_1" to="add_ln24" fromId="383" toId="388">
</dataflow>
<dataflow id="4716" from="trunc_ln24_1" to="add_ln24_1" fromId="387" toId="389">
</dataflow>
<dataflow id="4717" from="zext_ln24_4" to="add_ln24_1" fromId="386" toId="389">
</dataflow>
<dataflow id="4718" from="trunc_ln1" to="add_ln24_2" fromId="385" toId="390">
</dataflow>
<dataflow id="4719" from="zext_ln24_3" to="add_ln24_2" fromId="384" toId="390">
</dataflow>
<dataflow id="4721" from="_ssdm_op_PartSelect.i2.i13.i32.i32" to="lshr_ln1" fromId="4720" toId="391">
</dataflow>
<dataflow id="4722" from="add_ln24" to="lshr_ln1" fromId="388" toId="391">
</dataflow>
<dataflow id="4724" from="StgValue_4723" to="lshr_ln1" fromId="4723" toId="391">
</dataflow>
<dataflow id="4726" from="StgValue_4725" to="lshr_ln1" fromId="4725" toId="391">
</dataflow>
<dataflow id="4728" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_9" fromId="4727" toId="392">
</dataflow>
<dataflow id="4729" from="add_ln24_2" to="tmp_9" fromId="390" toId="392">
</dataflow>
<dataflow id="4731" from="StgValue_4730" to="tmp_9" fromId="4730" toId="392">
</dataflow>
<dataflow id="4732" from="empty_153" to="empty_154" fromId="352" toId="393">
</dataflow>
<dataflow id="4733" from="StgValue_4649" to="empty_154" fromId="4649" toId="393">
</dataflow>
<dataflow id="4734" from="empty_157" to="empty_158" fromId="361" toId="394">
</dataflow>
<dataflow id="4735" from="StgValue_4649" to="empty_158" fromId="4649" toId="394">
</dataflow>
<dataflow id="4736" from="add_ln24_1" to="zext_ln24_2" fromId="389" toId="395">
</dataflow>
<dataflow id="4737" from="emission_0" to="emission_0_addr" fromId="4030" toId="396">
</dataflow>
<dataflow id="4738" from="StgValue_4201" to="emission_0_addr" fromId="4201" toId="396">
</dataflow>
<dataflow id="4739" from="zext_ln24_2" to="emission_0_addr" fromId="395" toId="396">
</dataflow>
<dataflow id="4740" from="emission_0_addr" to="emission_0_load" fromId="396" toId="397">
</dataflow>
<dataflow id="4741" from="emission_1" to="emission_1_addr" fromId="4031" toId="398">
</dataflow>
<dataflow id="4742" from="StgValue_4201" to="emission_1_addr" fromId="4201" toId="398">
</dataflow>
<dataflow id="4743" from="zext_ln24_2" to="emission_1_addr" fromId="395" toId="398">
</dataflow>
<dataflow id="4744" from="emission_1_addr" to="emission_1_load" fromId="398" toId="399">
</dataflow>
<dataflow id="4745" from="empty_153" to="empty_154" fromId="352" toId="400">
</dataflow>
<dataflow id="4746" from="StgValue_4649" to="empty_154" fromId="4649" toId="400">
</dataflow>
<dataflow id="4747" from="empty_157" to="empty_158" fromId="361" toId="401">
</dataflow>
<dataflow id="4748" from="StgValue_4649" to="empty_158" fromId="4649" toId="401">
</dataflow>
<dataflow id="4749" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln24_1" fromId="4207" toId="402">
</dataflow>
<dataflow id="4750" from="tmp_9" to="shl_ln24_1" fromId="392" toId="402">
</dataflow>
<dataflow id="4751" from="StgValue_4697" to="shl_ln24_1" fromId="4697" toId="402">
</dataflow>
<dataflow id="4752" from="emission_0_addr" to="emission_0_load" fromId="396" toId="403">
</dataflow>
<dataflow id="4753" from="shl_ln24_1" to="zext_ln24_6" fromId="402" toId="404">
</dataflow>
<dataflow id="4754" from="emission_0_load" to="lshr_ln24_1" fromId="403" toId="405">
</dataflow>
<dataflow id="4755" from="zext_ln24_6" to="lshr_ln24_1" fromId="404" toId="405">
</dataflow>
<dataflow id="4756" from="lshr_ln24_1" to="trunc_ln24_4" fromId="405" toId="406">
</dataflow>
<dataflow id="4757" from="trunc_ln24_4" to="bitcast_ln24" fromId="406" toId="407">
</dataflow>
<dataflow id="4758" from="emission_1_addr" to="emission_1_load" fromId="398" toId="408">
</dataflow>
<dataflow id="4759" from="shl_ln24_1" to="zext_ln24_7" fromId="402" toId="409">
</dataflow>
<dataflow id="4760" from="emission_1_load" to="lshr_ln24_2" fromId="408" toId="410">
</dataflow>
<dataflow id="4761" from="zext_ln24_7" to="lshr_ln24_2" fromId="409" toId="410">
</dataflow>
<dataflow id="4762" from="lshr_ln24_2" to="trunc_ln24_5" fromId="410" toId="411">
</dataflow>
<dataflow id="4763" from="trunc_ln24_5" to="bitcast_ln24_1" fromId="411" toId="412">
</dataflow>
<dataflow id="4765" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_10" fromId="4764" toId="413">
</dataflow>
<dataflow id="4766" from="bitcast_ln24" to="tmp_10" fromId="407" toId="413">
</dataflow>
<dataflow id="4767" from="bitcast_ln24_1" to="tmp_10" fromId="412" toId="413">
</dataflow>
<dataflow id="4768" from="lshr_ln1" to="tmp_10" fromId="391" toId="413">
</dataflow>
<dataflow id="4769" from="empty_153" to="empty_154" fromId="352" toId="414">
</dataflow>
<dataflow id="4770" from="StgValue_4649" to="empty_154" fromId="4649" toId="414">
</dataflow>
<dataflow id="4771" from="empty_157" to="empty_158" fromId="361" toId="415">
</dataflow>
<dataflow id="4772" from="StgValue_4649" to="empty_158" fromId="4649" toId="415">
</dataflow>
<dataflow id="4773" from="empty_153" to="empty_154" fromId="352" toId="416">
</dataflow>
<dataflow id="4774" from="StgValue_4649" to="empty_154" fromId="4649" toId="416">
</dataflow>
<dataflow id="4775" from="empty_157" to="empty_158" fromId="361" toId="417">
</dataflow>
<dataflow id="4776" from="StgValue_4649" to="empty_158" fromId="4649" toId="417">
</dataflow>
<dataflow id="4777" from="empty_153" to="empty_154" fromId="352" toId="418">
</dataflow>
<dataflow id="4778" from="StgValue_4649" to="empty_154" fromId="4649" toId="418">
</dataflow>
<dataflow id="4779" from="empty_157" to="empty_158" fromId="361" toId="419">
</dataflow>
<dataflow id="4780" from="StgValue_4649" to="empty_158" fromId="4649" toId="419">
</dataflow>
<dataflow id="4781" from="empty_153" to="empty_154" fromId="352" toId="420">
</dataflow>
<dataflow id="4782" from="StgValue_4649" to="empty_154" fromId="4649" toId="420">
</dataflow>
<dataflow id="4783" from="empty_157" to="empty_158" fromId="361" toId="421">
</dataflow>
<dataflow id="4784" from="StgValue_4649" to="empty_158" fromId="4649" toId="421">
</dataflow>
<dataflow id="4785" from="empty_153" to="empty_154" fromId="352" toId="422">
</dataflow>
<dataflow id="4786" from="StgValue_4649" to="empty_154" fromId="4649" toId="422">
</dataflow>
<dataflow id="4787" from="empty_157" to="empty_158" fromId="361" toId="423">
</dataflow>
<dataflow id="4788" from="StgValue_4649" to="empty_158" fromId="4649" toId="423">
</dataflow>
<dataflow id="4789" from="empty_153" to="empty_154" fromId="352" toId="424">
</dataflow>
<dataflow id="4790" from="StgValue_4649" to="empty_154" fromId="4649" toId="424">
</dataflow>
<dataflow id="4791" from="empty_154" to="empty_155" fromId="424" toId="425">
</dataflow>
<dataflow id="4792" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_2" fromId="4694" toId="426">
</dataflow>
<dataflow id="4793" from="empty_155" to="tmp_2" fromId="425" toId="426">
</dataflow>
<dataflow id="4794" from="StgValue_4697" to="tmp_2" fromId="4697" toId="426">
</dataflow>
<dataflow id="4795" from="tmp_2" to="tmp_925_cast" fromId="426" toId="427">
</dataflow>
<dataflow id="4796" from="llike" to="llike_addr" fromId="4026" toId="428">
</dataflow>
<dataflow id="4797" from="StgValue_4201" to="llike_addr" fromId="4201" toId="428">
</dataflow>
<dataflow id="4798" from="tmp_925_cast" to="llike_addr" fromId="427" toId="428">
</dataflow>
<dataflow id="4799" from="llike_1" to="llike_1_addr" fromId="4027" toId="429">
</dataflow>
<dataflow id="4800" from="StgValue_4201" to="llike_1_addr" fromId="4201" toId="429">
</dataflow>
<dataflow id="4801" from="tmp_925_cast" to="llike_1_addr" fromId="427" toId="429">
</dataflow>
<dataflow id="4802" from="empty_157" to="empty_158" fromId="361" toId="430">
</dataflow>
<dataflow id="4803" from="StgValue_4649" to="empty_158" fromId="4649" toId="430">
</dataflow>
<dataflow id="4804" from="llike_addr" to="llike_load" fromId="428" toId="431">
</dataflow>
<dataflow id="4805" from="llike_1_addr" to="llike_1_load" fromId="429" toId="432">
</dataflow>
<dataflow id="4806" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="tmp_s" fromId="4207" toId="433">
</dataflow>
<dataflow id="4807" from="tmp_1" to="tmp_s" fromId="355" toId="433">
</dataflow>
<dataflow id="4808" from="StgValue_4697" to="tmp_s" fromId="4697" toId="433">
</dataflow>
<dataflow id="4809" from="tmp_2" to="tmp_926" fromId="426" toId="434">
</dataflow>
<dataflow id="4811" from="StgValue_4810" to="tmp_926" fromId="4810" toId="434">
</dataflow>
<dataflow id="4812" from="tmp_926" to="tmp_926_cast" fromId="434" toId="435">
</dataflow>
<dataflow id="4813" from="llike" to="llike_addr_1" fromId="4026" toId="436">
</dataflow>
<dataflow id="4814" from="StgValue_4201" to="llike_addr_1" fromId="4201" toId="436">
</dataflow>
<dataflow id="4815" from="tmp_926_cast" to="llike_addr_1" fromId="435" toId="436">
</dataflow>
<dataflow id="4816" from="llike_1" to="llike_1_addr_1" fromId="4027" toId="437">
</dataflow>
<dataflow id="4817" from="StgValue_4201" to="llike_1_addr_1" fromId="4201" toId="437">
</dataflow>
<dataflow id="4818" from="tmp_926_cast" to="llike_1_addr_1" fromId="435" toId="437">
</dataflow>
<dataflow id="4819" from="empty_157" to="empty_158" fromId="361" toId="438">
</dataflow>
<dataflow id="4820" from="StgValue_4649" to="empty_158" fromId="4649" toId="438">
</dataflow>
<dataflow id="4821" from="llike_addr" to="llike_load" fromId="428" toId="439">
</dataflow>
<dataflow id="4822" from="tmp_s" to="zext_ln22" fromId="433" toId="440">
</dataflow>
<dataflow id="4823" from="llike_load" to="lshr_ln22" fromId="439" toId="441">
</dataflow>
<dataflow id="4824" from="zext_ln22" to="lshr_ln22" fromId="440" toId="441">
</dataflow>
<dataflow id="4825" from="lshr_ln22" to="trunc_ln22" fromId="441" toId="442">
</dataflow>
<dataflow id="4826" from="trunc_ln22" to="bitcast_ln22" fromId="442" toId="443">
</dataflow>
<dataflow id="4827" from="llike_1_addr" to="llike_1_load" fromId="429" toId="444">
</dataflow>
<dataflow id="4828" from="tmp_s" to="zext_ln22_1" fromId="433" toId="445">
</dataflow>
<dataflow id="4829" from="llike_1_load" to="lshr_ln22_1" fromId="444" toId="446">
</dataflow>
<dataflow id="4830" from="zext_ln22_1" to="lshr_ln22_1" fromId="445" toId="446">
</dataflow>
<dataflow id="4831" from="lshr_ln22_1" to="trunc_ln22_1" fromId="446" toId="447">
</dataflow>
<dataflow id="4832" from="trunc_ln22_1" to="bitcast_ln22_1" fromId="447" toId="448">
</dataflow>
<dataflow id="4833" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_8" fromId="4764" toId="449">
</dataflow>
<dataflow id="4834" from="bitcast_ln22" to="tmp_8" fromId="443" toId="449">
</dataflow>
<dataflow id="4835" from="bitcast_ln22_1" to="tmp_8" fromId="448" toId="449">
</dataflow>
<dataflow id="4836" from="tmp" to="tmp_8" fromId="129" toId="449">
</dataflow>
<dataflow id="4837" from="llike_addr_1" to="llike_load_1" fromId="436" toId="450">
</dataflow>
<dataflow id="4838" from="llike_1_addr_1" to="llike_1_load_1" fromId="437" toId="451">
</dataflow>
<dataflow id="4839" from="tmp_2" to="tmp_927" fromId="426" toId="452">
</dataflow>
<dataflow id="4841" from="StgValue_4840" to="tmp_927" fromId="4840" toId="452">
</dataflow>
<dataflow id="4842" from="tmp_927" to="tmp_927_cast" fromId="452" toId="453">
</dataflow>
<dataflow id="4843" from="llike" to="llike_addr_2" fromId="4026" toId="454">
</dataflow>
<dataflow id="4844" from="StgValue_4201" to="llike_addr_2" fromId="4201" toId="454">
</dataflow>
<dataflow id="4845" from="tmp_927_cast" to="llike_addr_2" fromId="453" toId="454">
</dataflow>
<dataflow id="4846" from="llike_1" to="llike_1_addr_2" fromId="4027" toId="455">
</dataflow>
<dataflow id="4847" from="StgValue_4201" to="llike_1_addr_2" fromId="4201" toId="455">
</dataflow>
<dataflow id="4848" from="tmp_927_cast" to="llike_1_addr_2" fromId="453" toId="455">
</dataflow>
<dataflow id="4849" from="trunc_ln23_1" to="bitcast_ln23" fromId="153" toId="456">
</dataflow>
<dataflow id="4850" from="tmp_8" to="add" fromId="449" toId="457">
</dataflow>
<dataflow id="4851" from="bitcast_ln23" to="add" fromId="456" toId="457">
</dataflow>
<dataflow id="4852" from="llike_addr_1" to="llike_load_1" fromId="436" toId="458">
</dataflow>
<dataflow id="4853" from="tmp_s" to="zext_ln26" fromId="433" toId="459">
</dataflow>
<dataflow id="4854" from="llike_load_1" to="lshr_ln26" fromId="458" toId="460">
</dataflow>
<dataflow id="4855" from="zext_ln26" to="lshr_ln26" fromId="459" toId="460">
</dataflow>
<dataflow id="4856" from="lshr_ln26" to="trunc_ln26" fromId="460" toId="461">
</dataflow>
<dataflow id="4857" from="trunc_ln26" to="bitcast_ln26" fromId="461" toId="462">
</dataflow>
<dataflow id="4858" from="llike_1_addr_1" to="llike_1_load_1" fromId="437" toId="463">
</dataflow>
<dataflow id="4859" from="tmp_s" to="zext_ln26_1" fromId="433" toId="464">
</dataflow>
<dataflow id="4860" from="llike_1_load_1" to="lshr_ln26_1" fromId="463" toId="465">
</dataflow>
<dataflow id="4861" from="zext_ln26_1" to="lshr_ln26_1" fromId="464" toId="465">
</dataflow>
<dataflow id="4862" from="lshr_ln26_1" to="trunc_ln26_1" fromId="465" toId="466">
</dataflow>
<dataflow id="4863" from="trunc_ln26_1" to="bitcast_ln26_1" fromId="466" toId="467">
</dataflow>
<dataflow id="4864" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_11" fromId="4764" toId="468">
</dataflow>
<dataflow id="4865" from="bitcast_ln26" to="tmp_11" fromId="462" toId="468">
</dataflow>
<dataflow id="4866" from="bitcast_ln26_1" to="tmp_11" fromId="467" toId="468">
</dataflow>
<dataflow id="4867" from="tmp" to="tmp_11" fromId="129" toId="468">
</dataflow>
<dataflow id="4868" from="llike_addr_2" to="llike_load_2" fromId="454" toId="469">
</dataflow>
<dataflow id="4869" from="llike_1_addr_2" to="llike_1_load_2" fromId="455" toId="470">
</dataflow>
<dataflow id="4870" from="tmp_2" to="tmp_928" fromId="426" toId="471">
</dataflow>
<dataflow id="4872" from="StgValue_4871" to="tmp_928" fromId="4871" toId="471">
</dataflow>
<dataflow id="4873" from="tmp_928" to="tmp_928_cast" fromId="471" toId="472">
</dataflow>
<dataflow id="4874" from="llike" to="llike_addr_3" fromId="4026" toId="473">
</dataflow>
<dataflow id="4875" from="StgValue_4201" to="llike_addr_3" fromId="4201" toId="473">
</dataflow>
<dataflow id="4876" from="tmp_928_cast" to="llike_addr_3" fromId="472" toId="473">
</dataflow>
<dataflow id="4877" from="llike_1" to="llike_1_addr_3" fromId="4027" toId="474">
</dataflow>
<dataflow id="4878" from="StgValue_4201" to="llike_1_addr_3" fromId="4201" toId="474">
</dataflow>
<dataflow id="4879" from="tmp_928_cast" to="llike_1_addr_3" fromId="472" toId="474">
</dataflow>
<dataflow id="4880" from="tmp_8" to="add" fromId="449" toId="475">
</dataflow>
<dataflow id="4881" from="bitcast_ln23" to="add" fromId="456" toId="475">
</dataflow>
<dataflow id="4882" from="trunc_ln27" to="bitcast_ln27" fromId="155" toId="476">
</dataflow>
<dataflow id="4883" from="tmp_11" to="add2" fromId="468" toId="477">
</dataflow>
<dataflow id="4884" from="bitcast_ln27" to="add2" fromId="476" toId="477">
</dataflow>
<dataflow id="4885" from="llike_addr_2" to="llike_load_2" fromId="454" toId="478">
</dataflow>
<dataflow id="4886" from="tmp_s" to="zext_ln26_2" fromId="433" toId="479">
</dataflow>
<dataflow id="4887" from="llike_load_2" to="lshr_ln26_2" fromId="478" toId="480">
</dataflow>
<dataflow id="4888" from="zext_ln26_2" to="lshr_ln26_2" fromId="479" toId="480">
</dataflow>
<dataflow id="4889" from="lshr_ln26_2" to="trunc_ln26_2" fromId="480" toId="481">
</dataflow>
<dataflow id="4890" from="trunc_ln26_2" to="bitcast_ln26_2" fromId="481" toId="482">
</dataflow>
<dataflow id="4891" from="llike_1_addr_2" to="llike_1_load_2" fromId="455" toId="483">
</dataflow>
<dataflow id="4892" from="tmp_s" to="zext_ln26_3" fromId="433" toId="484">
</dataflow>
<dataflow id="4893" from="llike_1_load_2" to="lshr_ln26_3" fromId="483" toId="485">
</dataflow>
<dataflow id="4894" from="zext_ln26_3" to="lshr_ln26_3" fromId="484" toId="485">
</dataflow>
<dataflow id="4895" from="lshr_ln26_3" to="trunc_ln26_3" fromId="485" toId="486">
</dataflow>
<dataflow id="4896" from="trunc_ln26_3" to="bitcast_ln26_3" fromId="486" toId="487">
</dataflow>
<dataflow id="4897" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_15" fromId="4764" toId="488">
</dataflow>
<dataflow id="4898" from="bitcast_ln26_2" to="tmp_15" fromId="482" toId="488">
</dataflow>
<dataflow id="4899" from="bitcast_ln26_3" to="tmp_15" fromId="487" toId="488">
</dataflow>
<dataflow id="4900" from="tmp" to="tmp_15" fromId="129" toId="488">
</dataflow>
<dataflow id="4901" from="llike_addr_3" to="llike_load_3" fromId="473" toId="489">
</dataflow>
<dataflow id="4902" from="llike_1_addr_3" to="llike_1_load_3" fromId="474" toId="490">
</dataflow>
<dataflow id="4903" from="tmp_2" to="tmp_929" fromId="426" toId="491">
</dataflow>
<dataflow id="4905" from="StgValue_4904" to="tmp_929" fromId="4904" toId="491">
</dataflow>
<dataflow id="4906" from="tmp_929" to="tmp_929_cast" fromId="491" toId="492">
</dataflow>
<dataflow id="4907" from="llike" to="llike_addr_4" fromId="4026" toId="493">
</dataflow>
<dataflow id="4908" from="StgValue_4201" to="llike_addr_4" fromId="4201" toId="493">
</dataflow>
<dataflow id="4909" from="tmp_929_cast" to="llike_addr_4" fromId="492" toId="493">
</dataflow>
<dataflow id="4910" from="llike_1" to="llike_1_addr_4" fromId="4027" toId="494">
</dataflow>
<dataflow id="4911" from="StgValue_4201" to="llike_1_addr_4" fromId="4201" toId="494">
</dataflow>
<dataflow id="4912" from="tmp_929_cast" to="llike_1_addr_4" fromId="492" toId="494">
</dataflow>
<dataflow id="4913" from="tmp_8" to="add" fromId="449" toId="495">
</dataflow>
<dataflow id="4914" from="bitcast_ln23" to="add" fromId="456" toId="495">
</dataflow>
<dataflow id="4915" from="tmp_11" to="add2" fromId="468" toId="496">
</dataflow>
<dataflow id="4916" from="bitcast_ln27" to="add2" fromId="476" toId="496">
</dataflow>
<dataflow id="4917" from="trunc_ln27_1" to="bitcast_ln27_1" fromId="180" toId="497">
</dataflow>
<dataflow id="4918" from="tmp_15" to="add52_1" fromId="488" toId="498">
</dataflow>
<dataflow id="4919" from="bitcast_ln27_1" to="add52_1" fromId="497" toId="498">
</dataflow>
<dataflow id="4920" from="llike_addr_3" to="llike_load_3" fromId="473" toId="499">
</dataflow>
<dataflow id="4921" from="tmp_s" to="zext_ln26_4" fromId="433" toId="500">
</dataflow>
<dataflow id="4922" from="llike_load_3" to="lshr_ln26_4" fromId="499" toId="501">
</dataflow>
<dataflow id="4923" from="zext_ln26_4" to="lshr_ln26_4" fromId="500" toId="501">
</dataflow>
<dataflow id="4924" from="lshr_ln26_4" to="trunc_ln26_4" fromId="501" toId="502">
</dataflow>
<dataflow id="4925" from="trunc_ln26_4" to="bitcast_ln26_4" fromId="502" toId="503">
</dataflow>
<dataflow id="4926" from="llike_1_addr_3" to="llike_1_load_3" fromId="474" toId="504">
</dataflow>
<dataflow id="4927" from="tmp_s" to="zext_ln26_5" fromId="433" toId="505">
</dataflow>
<dataflow id="4928" from="llike_1_load_3" to="lshr_ln26_5" fromId="504" toId="506">
</dataflow>
<dataflow id="4929" from="zext_ln26_5" to="lshr_ln26_5" fromId="505" toId="506">
</dataflow>
<dataflow id="4930" from="lshr_ln26_5" to="trunc_ln26_5" fromId="506" toId="507">
</dataflow>
<dataflow id="4931" from="trunc_ln26_5" to="bitcast_ln26_5" fromId="507" toId="508">
</dataflow>
<dataflow id="4932" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_19" fromId="4764" toId="509">
</dataflow>
<dataflow id="4933" from="bitcast_ln26_4" to="tmp_19" fromId="503" toId="509">
</dataflow>
<dataflow id="4934" from="bitcast_ln26_5" to="tmp_19" fromId="508" toId="509">
</dataflow>
<dataflow id="4935" from="tmp" to="tmp_19" fromId="129" toId="509">
</dataflow>
<dataflow id="4936" from="llike_addr_4" to="llike_load_4" fromId="493" toId="510">
</dataflow>
<dataflow id="4937" from="llike_1_addr_4" to="llike_1_load_4" fromId="494" toId="511">
</dataflow>
<dataflow id="4938" from="tmp_2" to="tmp_930" fromId="426" toId="512">
</dataflow>
<dataflow id="4940" from="StgValue_4939" to="tmp_930" fromId="4939" toId="512">
</dataflow>
<dataflow id="4941" from="tmp_930" to="tmp_930_cast" fromId="512" toId="513">
</dataflow>
<dataflow id="4942" from="llike" to="llike_addr_5" fromId="4026" toId="514">
</dataflow>
<dataflow id="4943" from="StgValue_4201" to="llike_addr_5" fromId="4201" toId="514">
</dataflow>
<dataflow id="4944" from="tmp_930_cast" to="llike_addr_5" fromId="513" toId="514">
</dataflow>
<dataflow id="4945" from="llike_1" to="llike_1_addr_5" fromId="4027" toId="515">
</dataflow>
<dataflow id="4946" from="StgValue_4201" to="llike_1_addr_5" fromId="4201" toId="515">
</dataflow>
<dataflow id="4947" from="tmp_930_cast" to="llike_1_addr_5" fromId="513" toId="515">
</dataflow>
<dataflow id="4948" from="tmp_8" to="add" fromId="449" toId="516">
</dataflow>
<dataflow id="4949" from="bitcast_ln23" to="add" fromId="456" toId="516">
</dataflow>
<dataflow id="4950" from="tmp_11" to="add2" fromId="468" toId="517">
</dataflow>
<dataflow id="4951" from="bitcast_ln27" to="add2" fromId="476" toId="517">
</dataflow>
<dataflow id="4952" from="tmp_15" to="add52_1" fromId="488" toId="518">
</dataflow>
<dataflow id="4953" from="bitcast_ln27_1" to="add52_1" fromId="497" toId="518">
</dataflow>
<dataflow id="4954" from="trunc_ln27_2" to="bitcast_ln27_2" fromId="182" toId="519">
</dataflow>
<dataflow id="4955" from="tmp_19" to="add52_2" fromId="509" toId="520">
</dataflow>
<dataflow id="4956" from="bitcast_ln27_2" to="add52_2" fromId="519" toId="520">
</dataflow>
<dataflow id="4957" from="llike_addr_4" to="llike_load_4" fromId="493" toId="521">
</dataflow>
<dataflow id="4958" from="tmp_s" to="zext_ln26_6" fromId="433" toId="522">
</dataflow>
<dataflow id="4959" from="llike_load_4" to="lshr_ln26_6" fromId="521" toId="523">
</dataflow>
<dataflow id="4960" from="zext_ln26_6" to="lshr_ln26_6" fromId="522" toId="523">
</dataflow>
<dataflow id="4961" from="lshr_ln26_6" to="trunc_ln26_6" fromId="523" toId="524">
</dataflow>
<dataflow id="4962" from="trunc_ln26_6" to="bitcast_ln26_6" fromId="524" toId="525">
</dataflow>
<dataflow id="4963" from="llike_1_addr_4" to="llike_1_load_4" fromId="494" toId="526">
</dataflow>
<dataflow id="4964" from="tmp_s" to="zext_ln26_7" fromId="433" toId="527">
</dataflow>
<dataflow id="4965" from="llike_1_load_4" to="lshr_ln26_7" fromId="526" toId="528">
</dataflow>
<dataflow id="4966" from="zext_ln26_7" to="lshr_ln26_7" fromId="527" toId="528">
</dataflow>
<dataflow id="4967" from="lshr_ln26_7" to="trunc_ln26_7" fromId="528" toId="529">
</dataflow>
<dataflow id="4968" from="trunc_ln26_7" to="bitcast_ln26_7" fromId="529" toId="530">
</dataflow>
<dataflow id="4969" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_23" fromId="4764" toId="531">
</dataflow>
<dataflow id="4970" from="bitcast_ln26_6" to="tmp_23" fromId="525" toId="531">
</dataflow>
<dataflow id="4971" from="bitcast_ln26_7" to="tmp_23" fromId="530" toId="531">
</dataflow>
<dataflow id="4972" from="tmp" to="tmp_23" fromId="129" toId="531">
</dataflow>
<dataflow id="4973" from="llike_addr_5" to="llike_load_5" fromId="514" toId="532">
</dataflow>
<dataflow id="4974" from="llike_1_addr_5" to="llike_1_load_5" fromId="515" toId="533">
</dataflow>
<dataflow id="4975" from="tmp_2" to="tmp_931" fromId="426" toId="534">
</dataflow>
<dataflow id="4977" from="StgValue_4976" to="tmp_931" fromId="4976" toId="534">
</dataflow>
<dataflow id="4978" from="tmp_931" to="tmp_931_cast" fromId="534" toId="535">
</dataflow>
<dataflow id="4979" from="llike" to="llike_addr_6" fromId="4026" toId="536">
</dataflow>
<dataflow id="4980" from="StgValue_4201" to="llike_addr_6" fromId="4201" toId="536">
</dataflow>
<dataflow id="4981" from="tmp_931_cast" to="llike_addr_6" fromId="535" toId="536">
</dataflow>
<dataflow id="4982" from="llike_1" to="llike_1_addr_6" fromId="4027" toId="537">
</dataflow>
<dataflow id="4983" from="StgValue_4201" to="llike_1_addr_6" fromId="4201" toId="537">
</dataflow>
<dataflow id="4984" from="tmp_931_cast" to="llike_1_addr_6" fromId="535" toId="537">
</dataflow>
<dataflow id="4985" from="tmp_8" to="add" fromId="449" toId="538">
</dataflow>
<dataflow id="4986" from="bitcast_ln23" to="add" fromId="456" toId="538">
</dataflow>
<dataflow id="4988" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="4987" toId="539">
</dataflow>
<dataflow id="4989" from="add" to="specfucore_ln24" fromId="538" toId="539">
</dataflow>
<dataflow id="4991" from="StgValue_4990" to="specfucore_ln24" fromId="4990" toId="539">
</dataflow>
<dataflow id="4993" from="StgValue_4992" to="specfucore_ln24" fromId="4992" toId="539">
</dataflow>
<dataflow id="4994" from="StgValue_4044" to="specfucore_ln24" fromId="4044" toId="539">
</dataflow>
<dataflow id="4995" from="tmp_11" to="add2" fromId="468" toId="540">
</dataflow>
<dataflow id="4996" from="bitcast_ln27" to="add2" fromId="476" toId="540">
</dataflow>
<dataflow id="4997" from="tmp_15" to="add52_1" fromId="488" toId="541">
</dataflow>
<dataflow id="4998" from="bitcast_ln27_1" to="add52_1" fromId="497" toId="541">
</dataflow>
<dataflow id="4999" from="tmp_19" to="add52_2" fromId="509" toId="542">
</dataflow>
<dataflow id="5000" from="bitcast_ln27_2" to="add52_2" fromId="519" toId="542">
</dataflow>
<dataflow id="5001" from="trunc_ln27_3" to="bitcast_ln27_3" fromId="206" toId="543">
</dataflow>
<dataflow id="5002" from="tmp_23" to="add52_3" fromId="531" toId="544">
</dataflow>
<dataflow id="5003" from="bitcast_ln27_3" to="add52_3" fromId="543" toId="544">
</dataflow>
<dataflow id="5004" from="llike_addr_5" to="llike_load_5" fromId="514" toId="545">
</dataflow>
<dataflow id="5005" from="tmp_s" to="zext_ln26_8" fromId="433" toId="546">
</dataflow>
<dataflow id="5006" from="llike_load_5" to="lshr_ln26_8" fromId="545" toId="547">
</dataflow>
<dataflow id="5007" from="zext_ln26_8" to="lshr_ln26_8" fromId="546" toId="547">
</dataflow>
<dataflow id="5008" from="lshr_ln26_8" to="trunc_ln26_8" fromId="547" toId="548">
</dataflow>
<dataflow id="5009" from="trunc_ln26_8" to="bitcast_ln26_8" fromId="548" toId="549">
</dataflow>
<dataflow id="5010" from="llike_1_addr_5" to="llike_1_load_5" fromId="515" toId="550">
</dataflow>
<dataflow id="5011" from="tmp_s" to="zext_ln26_9" fromId="433" toId="551">
</dataflow>
<dataflow id="5012" from="llike_1_load_5" to="lshr_ln26_9" fromId="550" toId="552">
</dataflow>
<dataflow id="5013" from="zext_ln26_9" to="lshr_ln26_9" fromId="551" toId="552">
</dataflow>
<dataflow id="5014" from="lshr_ln26_9" to="trunc_ln26_9" fromId="552" toId="553">
</dataflow>
<dataflow id="5015" from="trunc_ln26_9" to="bitcast_ln26_9" fromId="553" toId="554">
</dataflow>
<dataflow id="5016" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_27" fromId="4764" toId="555">
</dataflow>
<dataflow id="5017" from="bitcast_ln26_8" to="tmp_27" fromId="549" toId="555">
</dataflow>
<dataflow id="5018" from="bitcast_ln26_9" to="tmp_27" fromId="554" toId="555">
</dataflow>
<dataflow id="5019" from="tmp" to="tmp_27" fromId="129" toId="555">
</dataflow>
<dataflow id="5020" from="llike_addr_6" to="llike_load_6" fromId="536" toId="556">
</dataflow>
<dataflow id="5021" from="llike_1_addr_6" to="llike_1_load_6" fromId="537" toId="557">
</dataflow>
<dataflow id="5022" from="tmp_2" to="tmp_932" fromId="426" toId="558">
</dataflow>
<dataflow id="5024" from="StgValue_5023" to="tmp_932" fromId="5023" toId="558">
</dataflow>
<dataflow id="5025" from="tmp_932" to="tmp_932_cast" fromId="558" toId="559">
</dataflow>
<dataflow id="5026" from="llike" to="llike_addr_7" fromId="4026" toId="560">
</dataflow>
<dataflow id="5027" from="StgValue_4201" to="llike_addr_7" fromId="4201" toId="560">
</dataflow>
<dataflow id="5028" from="tmp_932_cast" to="llike_addr_7" fromId="559" toId="560">
</dataflow>
<dataflow id="5029" from="llike_1" to="llike_1_addr_7" fromId="4027" toId="561">
</dataflow>
<dataflow id="5030" from="StgValue_4201" to="llike_1_addr_7" fromId="4201" toId="561">
</dataflow>
<dataflow id="5031" from="tmp_932_cast" to="llike_1_addr_7" fromId="559" toId="561">
</dataflow>
<dataflow id="5032" from="add" to="min_p" fromId="538" toId="562">
</dataflow>
<dataflow id="5033" from="tmp_10" to="min_p" fromId="413" toId="562">
</dataflow>
<dataflow id="5034" from="tmp_11" to="add2" fromId="468" toId="563">
</dataflow>
<dataflow id="5035" from="bitcast_ln27" to="add2" fromId="476" toId="563">
</dataflow>
<dataflow id="5036" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="564">
</dataflow>
<dataflow id="5037" from="add2" to="specfucore_ln28" fromId="563" toId="564">
</dataflow>
<dataflow id="5038" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="564">
</dataflow>
<dataflow id="5039" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="564">
</dataflow>
<dataflow id="5040" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="564">
</dataflow>
<dataflow id="5041" from="tmp_15" to="add52_1" fromId="488" toId="565">
</dataflow>
<dataflow id="5042" from="bitcast_ln27_1" to="add52_1" fromId="497" toId="565">
</dataflow>
<dataflow id="5043" from="tmp_19" to="add52_2" fromId="509" toId="566">
</dataflow>
<dataflow id="5044" from="bitcast_ln27_2" to="add52_2" fromId="519" toId="566">
</dataflow>
<dataflow id="5045" from="tmp_23" to="add52_3" fromId="531" toId="567">
</dataflow>
<dataflow id="5046" from="bitcast_ln27_3" to="add52_3" fromId="543" toId="567">
</dataflow>
<dataflow id="5047" from="trunc_ln27_4" to="bitcast_ln27_4" fromId="208" toId="568">
</dataflow>
<dataflow id="5048" from="tmp_27" to="add52_4" fromId="555" toId="569">
</dataflow>
<dataflow id="5049" from="bitcast_ln27_4" to="add52_4" fromId="568" toId="569">
</dataflow>
<dataflow id="5050" from="llike_addr_6" to="llike_load_6" fromId="536" toId="570">
</dataflow>
<dataflow id="5051" from="tmp_s" to="zext_ln26_10" fromId="433" toId="571">
</dataflow>
<dataflow id="5052" from="llike_load_6" to="lshr_ln26_10" fromId="570" toId="572">
</dataflow>
<dataflow id="5053" from="zext_ln26_10" to="lshr_ln26_10" fromId="571" toId="572">
</dataflow>
<dataflow id="5054" from="lshr_ln26_10" to="trunc_ln26_10" fromId="572" toId="573">
</dataflow>
<dataflow id="5055" from="trunc_ln26_10" to="bitcast_ln26_10" fromId="573" toId="574">
</dataflow>
<dataflow id="5056" from="llike_1_addr_6" to="llike_1_load_6" fromId="537" toId="575">
</dataflow>
<dataflow id="5057" from="tmp_s" to="zext_ln26_11" fromId="433" toId="576">
</dataflow>
<dataflow id="5058" from="llike_1_load_6" to="lshr_ln26_11" fromId="575" toId="577">
</dataflow>
<dataflow id="5059" from="zext_ln26_11" to="lshr_ln26_11" fromId="576" toId="577">
</dataflow>
<dataflow id="5060" from="lshr_ln26_11" to="trunc_ln26_11" fromId="577" toId="578">
</dataflow>
<dataflow id="5061" from="trunc_ln26_11" to="bitcast_ln26_11" fromId="578" toId="579">
</dataflow>
<dataflow id="5062" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_31" fromId="4764" toId="580">
</dataflow>
<dataflow id="5063" from="bitcast_ln26_10" to="tmp_31" fromId="574" toId="580">
</dataflow>
<dataflow id="5064" from="bitcast_ln26_11" to="tmp_31" fromId="579" toId="580">
</dataflow>
<dataflow id="5065" from="tmp" to="tmp_31" fromId="129" toId="580">
</dataflow>
<dataflow id="5066" from="llike_addr_7" to="llike_load_7" fromId="560" toId="581">
</dataflow>
<dataflow id="5067" from="llike_1_addr_7" to="llike_1_load_7" fromId="561" toId="582">
</dataflow>
<dataflow id="5068" from="tmp_2" to="tmp_933" fromId="426" toId="583">
</dataflow>
<dataflow id="5070" from="StgValue_5069" to="tmp_933" fromId="5069" toId="583">
</dataflow>
<dataflow id="5071" from="tmp_933" to="tmp_933_cast" fromId="583" toId="584">
</dataflow>
<dataflow id="5072" from="llike" to="llike_addr_8" fromId="4026" toId="585">
</dataflow>
<dataflow id="5073" from="StgValue_4201" to="llike_addr_8" fromId="4201" toId="585">
</dataflow>
<dataflow id="5074" from="tmp_933_cast" to="llike_addr_8" fromId="584" toId="585">
</dataflow>
<dataflow id="5075" from="llike_1" to="llike_1_addr_8" fromId="4027" toId="586">
</dataflow>
<dataflow id="5076" from="StgValue_4201" to="llike_1_addr_8" fromId="4201" toId="586">
</dataflow>
<dataflow id="5077" from="tmp_933_cast" to="llike_1_addr_8" fromId="584" toId="586">
</dataflow>
<dataflow id="5078" from="add" to="min_p" fromId="538" toId="587">
</dataflow>
<dataflow id="5079" from="tmp_10" to="min_p" fromId="413" toId="587">
</dataflow>
<dataflow id="5080" from="add2" to="p" fromId="563" toId="588">
</dataflow>
<dataflow id="5081" from="tmp_10" to="p" fromId="413" toId="588">
</dataflow>
<dataflow id="5082" from="tmp_15" to="add52_1" fromId="488" toId="589">
</dataflow>
<dataflow id="5083" from="bitcast_ln27_1" to="add52_1" fromId="497" toId="589">
</dataflow>
<dataflow id="5084" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="590">
</dataflow>
<dataflow id="5085" from="add52_1" to="specfucore_ln28" fromId="589" toId="590">
</dataflow>
<dataflow id="5086" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="590">
</dataflow>
<dataflow id="5087" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="590">
</dataflow>
<dataflow id="5088" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="590">
</dataflow>
<dataflow id="5089" from="tmp_19" to="add52_2" fromId="509" toId="591">
</dataflow>
<dataflow id="5090" from="bitcast_ln27_2" to="add52_2" fromId="519" toId="591">
</dataflow>
<dataflow id="5091" from="tmp_23" to="add52_3" fromId="531" toId="592">
</dataflow>
<dataflow id="5092" from="bitcast_ln27_3" to="add52_3" fromId="543" toId="592">
</dataflow>
<dataflow id="5093" from="tmp_27" to="add52_4" fromId="555" toId="593">
</dataflow>
<dataflow id="5094" from="bitcast_ln27_4" to="add52_4" fromId="568" toId="593">
</dataflow>
<dataflow id="5095" from="trunc_ln27_5" to="bitcast_ln27_5" fromId="232" toId="594">
</dataflow>
<dataflow id="5096" from="tmp_31" to="add52_5" fromId="580" toId="595">
</dataflow>
<dataflow id="5097" from="bitcast_ln27_5" to="add52_5" fromId="594" toId="595">
</dataflow>
<dataflow id="5098" from="llike_addr_7" to="llike_load_7" fromId="560" toId="596">
</dataflow>
<dataflow id="5099" from="tmp_s" to="zext_ln26_12" fromId="433" toId="597">
</dataflow>
<dataflow id="5100" from="llike_load_7" to="lshr_ln26_12" fromId="596" toId="598">
</dataflow>
<dataflow id="5101" from="zext_ln26_12" to="lshr_ln26_12" fromId="597" toId="598">
</dataflow>
<dataflow id="5102" from="lshr_ln26_12" to="trunc_ln26_12" fromId="598" toId="599">
</dataflow>
<dataflow id="5103" from="trunc_ln26_12" to="bitcast_ln26_12" fromId="599" toId="600">
</dataflow>
<dataflow id="5104" from="llike_1_addr_7" to="llike_1_load_7" fromId="561" toId="601">
</dataflow>
<dataflow id="5105" from="tmp_s" to="zext_ln26_13" fromId="433" toId="602">
</dataflow>
<dataflow id="5106" from="llike_1_load_7" to="lshr_ln26_13" fromId="601" toId="603">
</dataflow>
<dataflow id="5107" from="zext_ln26_13" to="lshr_ln26_13" fromId="602" toId="603">
</dataflow>
<dataflow id="5108" from="lshr_ln26_13" to="trunc_ln26_13" fromId="603" toId="604">
</dataflow>
<dataflow id="5109" from="trunc_ln26_13" to="bitcast_ln26_13" fromId="604" toId="605">
</dataflow>
<dataflow id="5110" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_35" fromId="4764" toId="606">
</dataflow>
<dataflow id="5111" from="bitcast_ln26_12" to="tmp_35" fromId="600" toId="606">
</dataflow>
<dataflow id="5112" from="bitcast_ln26_13" to="tmp_35" fromId="605" toId="606">
</dataflow>
<dataflow id="5113" from="tmp" to="tmp_35" fromId="129" toId="606">
</dataflow>
<dataflow id="5114" from="llike_addr_8" to="llike_load_8" fromId="585" toId="607">
</dataflow>
<dataflow id="5115" from="llike_1_addr_8" to="llike_1_load_8" fromId="586" toId="608">
</dataflow>
<dataflow id="5116" from="tmp_2" to="tmp_934" fromId="426" toId="609">
</dataflow>
<dataflow id="5118" from="StgValue_5117" to="tmp_934" fromId="5117" toId="609">
</dataflow>
<dataflow id="5119" from="tmp_934" to="tmp_934_cast" fromId="609" toId="610">
</dataflow>
<dataflow id="5120" from="llike" to="llike_addr_9" fromId="4026" toId="611">
</dataflow>
<dataflow id="5121" from="StgValue_4201" to="llike_addr_9" fromId="4201" toId="611">
</dataflow>
<dataflow id="5122" from="tmp_934_cast" to="llike_addr_9" fromId="610" toId="611">
</dataflow>
<dataflow id="5123" from="llike_1" to="llike_1_addr_9" fromId="4027" toId="612">
</dataflow>
<dataflow id="5124" from="StgValue_4201" to="llike_1_addr_9" fromId="4201" toId="612">
</dataflow>
<dataflow id="5125" from="tmp_934_cast" to="llike_1_addr_9" fromId="610" toId="612">
</dataflow>
<dataflow id="5126" from="add" to="min_p" fromId="538" toId="613">
</dataflow>
<dataflow id="5127" from="tmp_10" to="min_p" fromId="413" toId="613">
</dataflow>
<dataflow id="5128" from="add2" to="p" fromId="563" toId="614">
</dataflow>
<dataflow id="5129" from="tmp_10" to="p" fromId="413" toId="614">
</dataflow>
<dataflow id="5130" from="add52_1" to="p_1" fromId="589" toId="615">
</dataflow>
<dataflow id="5131" from="tmp_10" to="p_1" fromId="413" toId="615">
</dataflow>
<dataflow id="5132" from="tmp_19" to="add52_2" fromId="509" toId="616">
</dataflow>
<dataflow id="5133" from="bitcast_ln27_2" to="add52_2" fromId="519" toId="616">
</dataflow>
<dataflow id="5134" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="617">
</dataflow>
<dataflow id="5135" from="add52_2" to="specfucore_ln28" fromId="616" toId="617">
</dataflow>
<dataflow id="5136" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="617">
</dataflow>
<dataflow id="5137" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="617">
</dataflow>
<dataflow id="5138" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="617">
</dataflow>
<dataflow id="5139" from="tmp_23" to="add52_3" fromId="531" toId="618">
</dataflow>
<dataflow id="5140" from="bitcast_ln27_3" to="add52_3" fromId="543" toId="618">
</dataflow>
<dataflow id="5141" from="tmp_27" to="add52_4" fromId="555" toId="619">
</dataflow>
<dataflow id="5142" from="bitcast_ln27_4" to="add52_4" fromId="568" toId="619">
</dataflow>
<dataflow id="5143" from="tmp_31" to="add52_5" fromId="580" toId="620">
</dataflow>
<dataflow id="5144" from="bitcast_ln27_5" to="add52_5" fromId="594" toId="620">
</dataflow>
<dataflow id="5145" from="trunc_ln27_6" to="bitcast_ln27_6" fromId="234" toId="621">
</dataflow>
<dataflow id="5146" from="tmp_35" to="add52_6" fromId="606" toId="622">
</dataflow>
<dataflow id="5147" from="bitcast_ln27_6" to="add52_6" fromId="621" toId="622">
</dataflow>
<dataflow id="5148" from="llike_addr_8" to="llike_load_8" fromId="585" toId="623">
</dataflow>
<dataflow id="5149" from="tmp_s" to="zext_ln26_14" fromId="433" toId="624">
</dataflow>
<dataflow id="5150" from="llike_load_8" to="lshr_ln26_14" fromId="623" toId="625">
</dataflow>
<dataflow id="5151" from="zext_ln26_14" to="lshr_ln26_14" fromId="624" toId="625">
</dataflow>
<dataflow id="5152" from="lshr_ln26_14" to="trunc_ln26_14" fromId="625" toId="626">
</dataflow>
<dataflow id="5153" from="trunc_ln26_14" to="bitcast_ln26_14" fromId="626" toId="627">
</dataflow>
<dataflow id="5154" from="llike_1_addr_8" to="llike_1_load_8" fromId="586" toId="628">
</dataflow>
<dataflow id="5155" from="tmp_s" to="zext_ln26_15" fromId="433" toId="629">
</dataflow>
<dataflow id="5156" from="llike_1_load_8" to="lshr_ln26_15" fromId="628" toId="630">
</dataflow>
<dataflow id="5157" from="zext_ln26_15" to="lshr_ln26_15" fromId="629" toId="630">
</dataflow>
<dataflow id="5158" from="lshr_ln26_15" to="trunc_ln26_15" fromId="630" toId="631">
</dataflow>
<dataflow id="5159" from="trunc_ln26_15" to="bitcast_ln26_15" fromId="631" toId="632">
</dataflow>
<dataflow id="5160" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_39" fromId="4764" toId="633">
</dataflow>
<dataflow id="5161" from="bitcast_ln26_14" to="tmp_39" fromId="627" toId="633">
</dataflow>
<dataflow id="5162" from="bitcast_ln26_15" to="tmp_39" fromId="632" toId="633">
</dataflow>
<dataflow id="5163" from="tmp" to="tmp_39" fromId="129" toId="633">
</dataflow>
<dataflow id="5164" from="llike_addr_9" to="llike_load_9" fromId="611" toId="634">
</dataflow>
<dataflow id="5165" from="llike_1_addr_9" to="llike_1_load_9" fromId="612" toId="635">
</dataflow>
<dataflow id="5166" from="tmp_2" to="tmp_935" fromId="426" toId="636">
</dataflow>
<dataflow id="5168" from="StgValue_5167" to="tmp_935" fromId="5167" toId="636">
</dataflow>
<dataflow id="5169" from="tmp_935" to="tmp_935_cast" fromId="636" toId="637">
</dataflow>
<dataflow id="5170" from="llike" to="llike_addr_10" fromId="4026" toId="638">
</dataflow>
<dataflow id="5171" from="StgValue_4201" to="llike_addr_10" fromId="4201" toId="638">
</dataflow>
<dataflow id="5172" from="tmp_935_cast" to="llike_addr_10" fromId="637" toId="638">
</dataflow>
<dataflow id="5173" from="llike_1" to="llike_1_addr_10" fromId="4027" toId="639">
</dataflow>
<dataflow id="5174" from="StgValue_4201" to="llike_1_addr_10" fromId="4201" toId="639">
</dataflow>
<dataflow id="5175" from="tmp_935_cast" to="llike_1_addr_10" fromId="637" toId="639">
</dataflow>
<dataflow id="5176" from="add" to="min_p" fromId="538" toId="640">
</dataflow>
<dataflow id="5177" from="tmp_10" to="min_p" fromId="413" toId="640">
</dataflow>
<dataflow id="5178" from="add2" to="p" fromId="563" toId="641">
</dataflow>
<dataflow id="5179" from="tmp_10" to="p" fromId="413" toId="641">
</dataflow>
<dataflow id="5180" from="add52_1" to="p_1" fromId="589" toId="642">
</dataflow>
<dataflow id="5181" from="tmp_10" to="p_1" fromId="413" toId="642">
</dataflow>
<dataflow id="5182" from="add52_2" to="p_2" fromId="616" toId="643">
</dataflow>
<dataflow id="5183" from="tmp_10" to="p_2" fromId="413" toId="643">
</dataflow>
<dataflow id="5184" from="tmp_23" to="add52_3" fromId="531" toId="644">
</dataflow>
<dataflow id="5185" from="bitcast_ln27_3" to="add52_3" fromId="543" toId="644">
</dataflow>
<dataflow id="5186" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="645">
</dataflow>
<dataflow id="5187" from="add52_3" to="specfucore_ln28" fromId="644" toId="645">
</dataflow>
<dataflow id="5188" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="645">
</dataflow>
<dataflow id="5189" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="645">
</dataflow>
<dataflow id="5190" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="645">
</dataflow>
<dataflow id="5191" from="tmp_27" to="add52_4" fromId="555" toId="646">
</dataflow>
<dataflow id="5192" from="bitcast_ln27_4" to="add52_4" fromId="568" toId="646">
</dataflow>
<dataflow id="5193" from="tmp_31" to="add52_5" fromId="580" toId="647">
</dataflow>
<dataflow id="5194" from="bitcast_ln27_5" to="add52_5" fromId="594" toId="647">
</dataflow>
<dataflow id="5195" from="tmp_35" to="add52_6" fromId="606" toId="648">
</dataflow>
<dataflow id="5196" from="bitcast_ln27_6" to="add52_6" fromId="621" toId="648">
</dataflow>
<dataflow id="5197" from="trunc_ln27_7" to="bitcast_ln27_7" fromId="258" toId="649">
</dataflow>
<dataflow id="5198" from="tmp_39" to="add52_7" fromId="633" toId="650">
</dataflow>
<dataflow id="5199" from="bitcast_ln27_7" to="add52_7" fromId="649" toId="650">
</dataflow>
<dataflow id="5200" from="llike_addr_9" to="llike_load_9" fromId="611" toId="651">
</dataflow>
<dataflow id="5201" from="tmp_s" to="zext_ln26_16" fromId="433" toId="652">
</dataflow>
<dataflow id="5202" from="llike_load_9" to="lshr_ln26_16" fromId="651" toId="653">
</dataflow>
<dataflow id="5203" from="zext_ln26_16" to="lshr_ln26_16" fromId="652" toId="653">
</dataflow>
<dataflow id="5204" from="lshr_ln26_16" to="trunc_ln26_16" fromId="653" toId="654">
</dataflow>
<dataflow id="5205" from="trunc_ln26_16" to="bitcast_ln26_16" fromId="654" toId="655">
</dataflow>
<dataflow id="5206" from="llike_1_addr_9" to="llike_1_load_9" fromId="612" toId="656">
</dataflow>
<dataflow id="5207" from="tmp_s" to="zext_ln26_17" fromId="433" toId="657">
</dataflow>
<dataflow id="5208" from="llike_1_load_9" to="lshr_ln26_17" fromId="656" toId="658">
</dataflow>
<dataflow id="5209" from="zext_ln26_17" to="lshr_ln26_17" fromId="657" toId="658">
</dataflow>
<dataflow id="5210" from="lshr_ln26_17" to="trunc_ln26_17" fromId="658" toId="659">
</dataflow>
<dataflow id="5211" from="trunc_ln26_17" to="bitcast_ln26_17" fromId="659" toId="660">
</dataflow>
<dataflow id="5212" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_43" fromId="4764" toId="661">
</dataflow>
<dataflow id="5213" from="bitcast_ln26_16" to="tmp_43" fromId="655" toId="661">
</dataflow>
<dataflow id="5214" from="bitcast_ln26_17" to="tmp_43" fromId="660" toId="661">
</dataflow>
<dataflow id="5215" from="tmp" to="tmp_43" fromId="129" toId="661">
</dataflow>
<dataflow id="5216" from="llike_addr_10" to="llike_load_10" fromId="638" toId="662">
</dataflow>
<dataflow id="5217" from="llike_1_addr_10" to="llike_1_load_10" fromId="639" toId="663">
</dataflow>
<dataflow id="5218" from="tmp_2" to="tmp_936" fromId="426" toId="664">
</dataflow>
<dataflow id="5220" from="StgValue_5219" to="tmp_936" fromId="5219" toId="664">
</dataflow>
<dataflow id="5221" from="tmp_936" to="tmp_936_cast" fromId="664" toId="665">
</dataflow>
<dataflow id="5222" from="llike" to="llike_addr_11" fromId="4026" toId="666">
</dataflow>
<dataflow id="5223" from="StgValue_4201" to="llike_addr_11" fromId="4201" toId="666">
</dataflow>
<dataflow id="5224" from="tmp_936_cast" to="llike_addr_11" fromId="665" toId="666">
</dataflow>
<dataflow id="5225" from="llike_1" to="llike_1_addr_11" fromId="4027" toId="667">
</dataflow>
<dataflow id="5226" from="StgValue_4201" to="llike_1_addr_11" fromId="4201" toId="667">
</dataflow>
<dataflow id="5227" from="tmp_936_cast" to="llike_1_addr_11" fromId="665" toId="667">
</dataflow>
<dataflow id="5228" from="add" to="min_p" fromId="538" toId="668">
</dataflow>
<dataflow id="5229" from="tmp_10" to="min_p" fromId="413" toId="668">
</dataflow>
<dataflow id="5230" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="669">
</dataflow>
<dataflow id="5231" from="min_p" to="specfucore_ln8" fromId="668" toId="669">
</dataflow>
<dataflow id="5232" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="669">
</dataflow>
<dataflow id="5233" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="669">
</dataflow>
<dataflow id="5234" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="669">
</dataflow>
<dataflow id="5235" from="add2" to="p" fromId="563" toId="670">
</dataflow>
<dataflow id="5236" from="tmp_10" to="p" fromId="413" toId="670">
</dataflow>
<dataflow id="5237" from="add52_1" to="p_1" fromId="589" toId="671">
</dataflow>
<dataflow id="5238" from="tmp_10" to="p_1" fromId="413" toId="671">
</dataflow>
<dataflow id="5239" from="add52_2" to="p_2" fromId="616" toId="672">
</dataflow>
<dataflow id="5240" from="tmp_10" to="p_2" fromId="413" toId="672">
</dataflow>
<dataflow id="5241" from="add52_3" to="p_3" fromId="644" toId="673">
</dataflow>
<dataflow id="5242" from="tmp_10" to="p_3" fromId="413" toId="673">
</dataflow>
<dataflow id="5243" from="tmp_27" to="add52_4" fromId="555" toId="674">
</dataflow>
<dataflow id="5244" from="bitcast_ln27_4" to="add52_4" fromId="568" toId="674">
</dataflow>
<dataflow id="5245" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="675">
</dataflow>
<dataflow id="5246" from="add52_4" to="specfucore_ln28" fromId="674" toId="675">
</dataflow>
<dataflow id="5247" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="675">
</dataflow>
<dataflow id="5248" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="675">
</dataflow>
<dataflow id="5249" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="675">
</dataflow>
<dataflow id="5250" from="tmp_31" to="add52_5" fromId="580" toId="676">
</dataflow>
<dataflow id="5251" from="bitcast_ln27_5" to="add52_5" fromId="594" toId="676">
</dataflow>
<dataflow id="5252" from="tmp_35" to="add52_6" fromId="606" toId="677">
</dataflow>
<dataflow id="5253" from="bitcast_ln27_6" to="add52_6" fromId="621" toId="677">
</dataflow>
<dataflow id="5254" from="tmp_39" to="add52_7" fromId="633" toId="678">
</dataflow>
<dataflow id="5255" from="bitcast_ln27_7" to="add52_7" fromId="649" toId="678">
</dataflow>
<dataflow id="5256" from="trunc_ln27_8" to="bitcast_ln27_8" fromId="260" toId="679">
</dataflow>
<dataflow id="5257" from="tmp_43" to="add52_8" fromId="661" toId="680">
</dataflow>
<dataflow id="5258" from="bitcast_ln27_8" to="add52_8" fromId="679" toId="680">
</dataflow>
<dataflow id="5259" from="llike_addr_10" to="llike_load_10" fromId="638" toId="681">
</dataflow>
<dataflow id="5260" from="tmp_s" to="zext_ln26_18" fromId="433" toId="682">
</dataflow>
<dataflow id="5261" from="llike_load_10" to="lshr_ln26_18" fromId="681" toId="683">
</dataflow>
<dataflow id="5262" from="zext_ln26_18" to="lshr_ln26_18" fromId="682" toId="683">
</dataflow>
<dataflow id="5263" from="lshr_ln26_18" to="trunc_ln26_18" fromId="683" toId="684">
</dataflow>
<dataflow id="5264" from="trunc_ln26_18" to="bitcast_ln26_18" fromId="684" toId="685">
</dataflow>
<dataflow id="5265" from="llike_1_addr_10" to="llike_1_load_10" fromId="639" toId="686">
</dataflow>
<dataflow id="5266" from="tmp_s" to="zext_ln26_19" fromId="433" toId="687">
</dataflow>
<dataflow id="5267" from="llike_1_load_10" to="lshr_ln26_19" fromId="686" toId="688">
</dataflow>
<dataflow id="5268" from="zext_ln26_19" to="lshr_ln26_19" fromId="687" toId="688">
</dataflow>
<dataflow id="5269" from="lshr_ln26_19" to="trunc_ln26_19" fromId="688" toId="689">
</dataflow>
<dataflow id="5270" from="trunc_ln26_19" to="bitcast_ln26_19" fromId="689" toId="690">
</dataflow>
<dataflow id="5271" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_47" fromId="4764" toId="691">
</dataflow>
<dataflow id="5272" from="bitcast_ln26_18" to="tmp_47" fromId="685" toId="691">
</dataflow>
<dataflow id="5273" from="bitcast_ln26_19" to="tmp_47" fromId="690" toId="691">
</dataflow>
<dataflow id="5274" from="tmp" to="tmp_47" fromId="129" toId="691">
</dataflow>
<dataflow id="5275" from="llike_addr_11" to="llike_load_11" fromId="666" toId="692">
</dataflow>
<dataflow id="5276" from="llike_1_addr_11" to="llike_1_load_11" fromId="667" toId="693">
</dataflow>
<dataflow id="5277" from="tmp_2" to="tmp_937" fromId="426" toId="694">
</dataflow>
<dataflow id="5279" from="StgValue_5278" to="tmp_937" fromId="5278" toId="694">
</dataflow>
<dataflow id="5280" from="tmp_937" to="tmp_937_cast" fromId="694" toId="695">
</dataflow>
<dataflow id="5281" from="llike" to="llike_addr_12" fromId="4026" toId="696">
</dataflow>
<dataflow id="5282" from="StgValue_4201" to="llike_addr_12" fromId="4201" toId="696">
</dataflow>
<dataflow id="5283" from="tmp_937_cast" to="llike_addr_12" fromId="695" toId="696">
</dataflow>
<dataflow id="5284" from="llike_1" to="llike_1_addr_12" fromId="4027" toId="697">
</dataflow>
<dataflow id="5285" from="StgValue_4201" to="llike_1_addr_12" fromId="4201" toId="697">
</dataflow>
<dataflow id="5286" from="tmp_937_cast" to="llike_1_addr_12" fromId="695" toId="697">
</dataflow>
<dataflow id="5287" from="add2" to="p" fromId="563" toId="698">
</dataflow>
<dataflow id="5288" from="tmp_10" to="p" fromId="413" toId="698">
</dataflow>
<dataflow id="5289" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="699">
</dataflow>
<dataflow id="5290" from="p" to="specfucore_ln8" fromId="698" toId="699">
</dataflow>
<dataflow id="5291" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="699">
</dataflow>
<dataflow id="5292" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="699">
</dataflow>
<dataflow id="5293" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="699">
</dataflow>
<dataflow id="5294" from="add52_1" to="p_1" fromId="589" toId="700">
</dataflow>
<dataflow id="5295" from="tmp_10" to="p_1" fromId="413" toId="700">
</dataflow>
<dataflow id="5296" from="add52_2" to="p_2" fromId="616" toId="701">
</dataflow>
<dataflow id="5297" from="tmp_10" to="p_2" fromId="413" toId="701">
</dataflow>
<dataflow id="5298" from="add52_3" to="p_3" fromId="644" toId="702">
</dataflow>
<dataflow id="5299" from="tmp_10" to="p_3" fromId="413" toId="702">
</dataflow>
<dataflow id="5300" from="add52_4" to="p_4" fromId="674" toId="703">
</dataflow>
<dataflow id="5301" from="tmp_10" to="p_4" fromId="413" toId="703">
</dataflow>
<dataflow id="5302" from="tmp_31" to="add52_5" fromId="580" toId="704">
</dataflow>
<dataflow id="5303" from="bitcast_ln27_5" to="add52_5" fromId="594" toId="704">
</dataflow>
<dataflow id="5304" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="705">
</dataflow>
<dataflow id="5305" from="add52_5" to="specfucore_ln28" fromId="704" toId="705">
</dataflow>
<dataflow id="5306" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="705">
</dataflow>
<dataflow id="5307" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="705">
</dataflow>
<dataflow id="5308" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="705">
</dataflow>
<dataflow id="5309" from="tmp_35" to="add52_6" fromId="606" toId="706">
</dataflow>
<dataflow id="5310" from="bitcast_ln27_6" to="add52_6" fromId="621" toId="706">
</dataflow>
<dataflow id="5311" from="tmp_39" to="add52_7" fromId="633" toId="707">
</dataflow>
<dataflow id="5312" from="bitcast_ln27_7" to="add52_7" fromId="649" toId="707">
</dataflow>
<dataflow id="5313" from="tmp_43" to="add52_8" fromId="661" toId="708">
</dataflow>
<dataflow id="5314" from="bitcast_ln27_8" to="add52_8" fromId="679" toId="708">
</dataflow>
<dataflow id="5315" from="trunc_ln27_9" to="bitcast_ln27_9" fromId="284" toId="709">
</dataflow>
<dataflow id="5316" from="tmp_47" to="add52_9" fromId="691" toId="710">
</dataflow>
<dataflow id="5317" from="bitcast_ln27_9" to="add52_9" fromId="709" toId="710">
</dataflow>
<dataflow id="5318" from="llike_addr_11" to="llike_load_11" fromId="666" toId="711">
</dataflow>
<dataflow id="5319" from="tmp_s" to="zext_ln26_20" fromId="433" toId="712">
</dataflow>
<dataflow id="5320" from="llike_load_11" to="lshr_ln26_20" fromId="711" toId="713">
</dataflow>
<dataflow id="5321" from="zext_ln26_20" to="lshr_ln26_20" fromId="712" toId="713">
</dataflow>
<dataflow id="5322" from="lshr_ln26_20" to="trunc_ln26_20" fromId="713" toId="714">
</dataflow>
<dataflow id="5323" from="trunc_ln26_20" to="bitcast_ln26_20" fromId="714" toId="715">
</dataflow>
<dataflow id="5324" from="llike_1_addr_11" to="llike_1_load_11" fromId="667" toId="716">
</dataflow>
<dataflow id="5325" from="tmp_s" to="zext_ln26_21" fromId="433" toId="717">
</dataflow>
<dataflow id="5326" from="llike_1_load_11" to="lshr_ln26_21" fromId="716" toId="718">
</dataflow>
<dataflow id="5327" from="zext_ln26_21" to="lshr_ln26_21" fromId="717" toId="718">
</dataflow>
<dataflow id="5328" from="lshr_ln26_21" to="trunc_ln26_21" fromId="718" toId="719">
</dataflow>
<dataflow id="5329" from="trunc_ln26_21" to="bitcast_ln26_21" fromId="719" toId="720">
</dataflow>
<dataflow id="5330" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_51" fromId="4764" toId="721">
</dataflow>
<dataflow id="5331" from="bitcast_ln26_20" to="tmp_51" fromId="715" toId="721">
</dataflow>
<dataflow id="5332" from="bitcast_ln26_21" to="tmp_51" fromId="720" toId="721">
</dataflow>
<dataflow id="5333" from="tmp" to="tmp_51" fromId="129" toId="721">
</dataflow>
<dataflow id="5334" from="llike_addr_12" to="llike_load_12" fromId="696" toId="722">
</dataflow>
<dataflow id="5335" from="llike_1_addr_12" to="llike_1_load_12" fromId="697" toId="723">
</dataflow>
<dataflow id="5336" from="tmp_2" to="tmp_938" fromId="426" toId="724">
</dataflow>
<dataflow id="5338" from="StgValue_5337" to="tmp_938" fromId="5337" toId="724">
</dataflow>
<dataflow id="5339" from="tmp_938" to="tmp_938_cast" fromId="724" toId="725">
</dataflow>
<dataflow id="5340" from="llike" to="llike_addr_13" fromId="4026" toId="726">
</dataflow>
<dataflow id="5341" from="StgValue_4201" to="llike_addr_13" fromId="4201" toId="726">
</dataflow>
<dataflow id="5342" from="tmp_938_cast" to="llike_addr_13" fromId="725" toId="726">
</dataflow>
<dataflow id="5343" from="llike_1" to="llike_1_addr_13" fromId="4027" toId="727">
</dataflow>
<dataflow id="5344" from="StgValue_4201" to="llike_1_addr_13" fromId="4201" toId="727">
</dataflow>
<dataflow id="5345" from="tmp_938_cast" to="llike_1_addr_13" fromId="725" toId="727">
</dataflow>
<dataflow id="5346" from="p" to="tmp_14" fromId="698" toId="728">
</dataflow>
<dataflow id="5347" from="min_p" to="tmp_14" fromId="668" toId="728">
</dataflow>
<dataflow id="5348" from="add52_1" to="p_1" fromId="589" toId="729">
</dataflow>
<dataflow id="5349" from="tmp_10" to="p_1" fromId="413" toId="729">
</dataflow>
<dataflow id="5350" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="730">
</dataflow>
<dataflow id="5351" from="p_1" to="specfucore_ln8" fromId="729" toId="730">
</dataflow>
<dataflow id="5352" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="730">
</dataflow>
<dataflow id="5353" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="730">
</dataflow>
<dataflow id="5354" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="730">
</dataflow>
<dataflow id="5355" from="add52_2" to="p_2" fromId="616" toId="731">
</dataflow>
<dataflow id="5356" from="tmp_10" to="p_2" fromId="413" toId="731">
</dataflow>
<dataflow id="5357" from="add52_3" to="p_3" fromId="644" toId="732">
</dataflow>
<dataflow id="5358" from="tmp_10" to="p_3" fromId="413" toId="732">
</dataflow>
<dataflow id="5359" from="add52_4" to="p_4" fromId="674" toId="733">
</dataflow>
<dataflow id="5360" from="tmp_10" to="p_4" fromId="413" toId="733">
</dataflow>
<dataflow id="5361" from="add52_5" to="p_5" fromId="704" toId="734">
</dataflow>
<dataflow id="5362" from="tmp_10" to="p_5" fromId="413" toId="734">
</dataflow>
<dataflow id="5363" from="tmp_35" to="add52_6" fromId="606" toId="735">
</dataflow>
<dataflow id="5364" from="bitcast_ln27_6" to="add52_6" fromId="621" toId="735">
</dataflow>
<dataflow id="5365" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="736">
</dataflow>
<dataflow id="5366" from="add52_6" to="specfucore_ln28" fromId="735" toId="736">
</dataflow>
<dataflow id="5367" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="736">
</dataflow>
<dataflow id="5368" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="736">
</dataflow>
<dataflow id="5369" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="736">
</dataflow>
<dataflow id="5370" from="tmp_39" to="add52_7" fromId="633" toId="737">
</dataflow>
<dataflow id="5371" from="bitcast_ln27_7" to="add52_7" fromId="649" toId="737">
</dataflow>
<dataflow id="5372" from="tmp_43" to="add52_8" fromId="661" toId="738">
</dataflow>
<dataflow id="5373" from="bitcast_ln27_8" to="add52_8" fromId="679" toId="738">
</dataflow>
<dataflow id="5374" from="tmp_47" to="add52_9" fromId="691" toId="739">
</dataflow>
<dataflow id="5375" from="bitcast_ln27_9" to="add52_9" fromId="709" toId="739">
</dataflow>
<dataflow id="5376" from="trunc_ln27_10" to="bitcast_ln27_10" fromId="286" toId="740">
</dataflow>
<dataflow id="5377" from="tmp_51" to="add52_s" fromId="721" toId="741">
</dataflow>
<dataflow id="5378" from="bitcast_ln27_10" to="add52_s" fromId="740" toId="741">
</dataflow>
<dataflow id="5379" from="llike_addr_12" to="llike_load_12" fromId="696" toId="742">
</dataflow>
<dataflow id="5380" from="tmp_s" to="zext_ln26_22" fromId="433" toId="743">
</dataflow>
<dataflow id="5381" from="llike_load_12" to="lshr_ln26_22" fromId="742" toId="744">
</dataflow>
<dataflow id="5382" from="zext_ln26_22" to="lshr_ln26_22" fromId="743" toId="744">
</dataflow>
<dataflow id="5383" from="lshr_ln26_22" to="trunc_ln26_22" fromId="744" toId="745">
</dataflow>
<dataflow id="5384" from="trunc_ln26_22" to="bitcast_ln26_22" fromId="745" toId="746">
</dataflow>
<dataflow id="5385" from="llike_1_addr_12" to="llike_1_load_12" fromId="697" toId="747">
</dataflow>
<dataflow id="5386" from="tmp_s" to="zext_ln26_23" fromId="433" toId="748">
</dataflow>
<dataflow id="5387" from="llike_1_load_12" to="lshr_ln26_23" fromId="747" toId="749">
</dataflow>
<dataflow id="5388" from="zext_ln26_23" to="lshr_ln26_23" fromId="748" toId="749">
</dataflow>
<dataflow id="5389" from="lshr_ln26_23" to="trunc_ln26_23" fromId="749" toId="750">
</dataflow>
<dataflow id="5390" from="trunc_ln26_23" to="bitcast_ln26_23" fromId="750" toId="751">
</dataflow>
<dataflow id="5391" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_55" fromId="4764" toId="752">
</dataflow>
<dataflow id="5392" from="bitcast_ln26_22" to="tmp_55" fromId="746" toId="752">
</dataflow>
<dataflow id="5393" from="bitcast_ln26_23" to="tmp_55" fromId="751" toId="752">
</dataflow>
<dataflow id="5394" from="tmp" to="tmp_55" fromId="129" toId="752">
</dataflow>
<dataflow id="5395" from="llike_addr_13" to="llike_load_13" fromId="726" toId="753">
</dataflow>
<dataflow id="5396" from="llike_1_addr_13" to="llike_1_load_13" fromId="727" toId="754">
</dataflow>
<dataflow id="5397" from="tmp_2" to="tmp_939" fromId="426" toId="755">
</dataflow>
<dataflow id="5399" from="StgValue_5398" to="tmp_939" fromId="5398" toId="755">
</dataflow>
<dataflow id="5400" from="tmp_939" to="tmp_939_cast" fromId="755" toId="756">
</dataflow>
<dataflow id="5401" from="llike" to="llike_addr_14" fromId="4026" toId="757">
</dataflow>
<dataflow id="5402" from="StgValue_4201" to="llike_addr_14" fromId="4201" toId="757">
</dataflow>
<dataflow id="5403" from="tmp_939_cast" to="llike_addr_14" fromId="756" toId="757">
</dataflow>
<dataflow id="5404" from="llike_1" to="llike_1_addr_14" fromId="4027" toId="758">
</dataflow>
<dataflow id="5405" from="StgValue_4201" to="llike_1_addr_14" fromId="4201" toId="758">
</dataflow>
<dataflow id="5406" from="tmp_939_cast" to="llike_1_addr_14" fromId="756" toId="758">
</dataflow>
<dataflow id="5407" from="p" to="bitcast_ln29" fromId="698" toId="759">
</dataflow>
<dataflow id="5409" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_12" fromId="5408" toId="760">
</dataflow>
<dataflow id="5410" from="bitcast_ln29" to="tmp_12" fromId="759" toId="760">
</dataflow>
<dataflow id="5412" from="StgValue_5411" to="tmp_12" fromId="5411" toId="760">
</dataflow>
<dataflow id="5414" from="StgValue_5413" to="tmp_12" fromId="5413" toId="760">
</dataflow>
<dataflow id="5415" from="bitcast_ln29" to="trunc_ln29" fromId="759" toId="761">
</dataflow>
<dataflow id="5416" from="min_p" to="bitcast_ln29_1" fromId="668" toId="762">
</dataflow>
<dataflow id="5417" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_13" fromId="5408" toId="763">
</dataflow>
<dataflow id="5418" from="bitcast_ln29_1" to="tmp_13" fromId="762" toId="763">
</dataflow>
<dataflow id="5419" from="StgValue_5411" to="tmp_13" fromId="5411" toId="763">
</dataflow>
<dataflow id="5420" from="StgValue_5413" to="tmp_13" fromId="5413" toId="763">
</dataflow>
<dataflow id="5421" from="bitcast_ln29_1" to="trunc_ln29_1" fromId="762" toId="764">
</dataflow>
<dataflow id="5422" from="tmp_12" to="icmp_ln29" fromId="760" toId="765">
</dataflow>
<dataflow id="5424" from="StgValue_5423" to="icmp_ln29" fromId="5423" toId="765">
</dataflow>
<dataflow id="5425" from="trunc_ln29" to="icmp_ln29_1" fromId="761" toId="766">
</dataflow>
<dataflow id="5427" from="StgValue_5426" to="icmp_ln29_1" fromId="5426" toId="766">
</dataflow>
<dataflow id="5428" from="icmp_ln29_1" to="or_ln29" fromId="766" toId="767">
</dataflow>
<dataflow id="5429" from="icmp_ln29" to="or_ln29" fromId="765" toId="767">
</dataflow>
<dataflow id="5430" from="tmp_13" to="icmp_ln29_2" fromId="763" toId="768">
</dataflow>
<dataflow id="5431" from="StgValue_5423" to="icmp_ln29_2" fromId="5423" toId="768">
</dataflow>
<dataflow id="5432" from="trunc_ln29_1" to="icmp_ln29_3" fromId="764" toId="769">
</dataflow>
<dataflow id="5433" from="StgValue_5426" to="icmp_ln29_3" fromId="5426" toId="769">
</dataflow>
<dataflow id="5434" from="icmp_ln29_3" to="or_ln29_1" fromId="769" toId="770">
</dataflow>
<dataflow id="5435" from="icmp_ln29_2" to="or_ln29_1" fromId="768" toId="770">
</dataflow>
<dataflow id="5436" from="or_ln29" to="and_ln29" fromId="767" toId="771">
</dataflow>
<dataflow id="5437" from="or_ln29_1" to="and_ln29" fromId="770" toId="771">
</dataflow>
<dataflow id="5438" from="p" to="tmp_14" fromId="698" toId="772">
</dataflow>
<dataflow id="5439" from="min_p" to="tmp_14" fromId="668" toId="772">
</dataflow>
<dataflow id="5440" from="and_ln29" to="and_ln29_1" fromId="771" toId="773">
</dataflow>
<dataflow id="5441" from="tmp_14" to="and_ln29_1" fromId="772" toId="773">
</dataflow>
<dataflow id="5442" from="and_ln29_1" to="min_p_2" fromId="773" toId="774">
</dataflow>
<dataflow id="5443" from="p" to="min_p_2" fromId="698" toId="774">
</dataflow>
<dataflow id="5444" from="min_p" to="min_p_2" fromId="668" toId="774">
</dataflow>
<dataflow id="5445" from="p_1" to="tmp_18" fromId="729" toId="775">
</dataflow>
<dataflow id="5446" from="min_p_2" to="tmp_18" fromId="774" toId="775">
</dataflow>
<dataflow id="5447" from="add52_2" to="p_2" fromId="616" toId="776">
</dataflow>
<dataflow id="5448" from="tmp_10" to="p_2" fromId="413" toId="776">
</dataflow>
<dataflow id="5449" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="777">
</dataflow>
<dataflow id="5450" from="p_2" to="specfucore_ln8" fromId="776" toId="777">
</dataflow>
<dataflow id="5451" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="777">
</dataflow>
<dataflow id="5452" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="777">
</dataflow>
<dataflow id="5453" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="777">
</dataflow>
<dataflow id="5454" from="add52_3" to="p_3" fromId="644" toId="778">
</dataflow>
<dataflow id="5455" from="tmp_10" to="p_3" fromId="413" toId="778">
</dataflow>
<dataflow id="5456" from="add52_4" to="p_4" fromId="674" toId="779">
</dataflow>
<dataflow id="5457" from="tmp_10" to="p_4" fromId="413" toId="779">
</dataflow>
<dataflow id="5458" from="add52_5" to="p_5" fromId="704" toId="780">
</dataflow>
<dataflow id="5459" from="tmp_10" to="p_5" fromId="413" toId="780">
</dataflow>
<dataflow id="5460" from="add52_6" to="p_6" fromId="735" toId="781">
</dataflow>
<dataflow id="5461" from="tmp_10" to="p_6" fromId="413" toId="781">
</dataflow>
<dataflow id="5462" from="tmp_39" to="add52_7" fromId="633" toId="782">
</dataflow>
<dataflow id="5463" from="bitcast_ln27_7" to="add52_7" fromId="649" toId="782">
</dataflow>
<dataflow id="5464" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="783">
</dataflow>
<dataflow id="5465" from="add52_7" to="specfucore_ln28" fromId="782" toId="783">
</dataflow>
<dataflow id="5466" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="783">
</dataflow>
<dataflow id="5467" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="783">
</dataflow>
<dataflow id="5468" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="783">
</dataflow>
<dataflow id="5469" from="tmp_43" to="add52_8" fromId="661" toId="784">
</dataflow>
<dataflow id="5470" from="bitcast_ln27_8" to="add52_8" fromId="679" toId="784">
</dataflow>
<dataflow id="5471" from="tmp_47" to="add52_9" fromId="691" toId="785">
</dataflow>
<dataflow id="5472" from="bitcast_ln27_9" to="add52_9" fromId="709" toId="785">
</dataflow>
<dataflow id="5473" from="tmp_51" to="add52_s" fromId="721" toId="786">
</dataflow>
<dataflow id="5474" from="bitcast_ln27_10" to="add52_s" fromId="740" toId="786">
</dataflow>
<dataflow id="5475" from="trunc_ln27_11" to="bitcast_ln27_11" fromId="310" toId="787">
</dataflow>
<dataflow id="5476" from="tmp_55" to="add52_10" fromId="752" toId="788">
</dataflow>
<dataflow id="5477" from="bitcast_ln27_11" to="add52_10" fromId="787" toId="788">
</dataflow>
<dataflow id="5478" from="llike_addr_13" to="llike_load_13" fromId="726" toId="789">
</dataflow>
<dataflow id="5479" from="tmp_s" to="zext_ln26_24" fromId="433" toId="790">
</dataflow>
<dataflow id="5480" from="llike_load_13" to="lshr_ln26_24" fromId="789" toId="791">
</dataflow>
<dataflow id="5481" from="zext_ln26_24" to="lshr_ln26_24" fromId="790" toId="791">
</dataflow>
<dataflow id="5482" from="lshr_ln26_24" to="trunc_ln26_24" fromId="791" toId="792">
</dataflow>
<dataflow id="5483" from="trunc_ln26_24" to="bitcast_ln26_24" fromId="792" toId="793">
</dataflow>
<dataflow id="5484" from="llike_1_addr_13" to="llike_1_load_13" fromId="727" toId="794">
</dataflow>
<dataflow id="5485" from="tmp_s" to="zext_ln26_25" fromId="433" toId="795">
</dataflow>
<dataflow id="5486" from="llike_1_load_13" to="lshr_ln26_25" fromId="794" toId="796">
</dataflow>
<dataflow id="5487" from="zext_ln26_25" to="lshr_ln26_25" fromId="795" toId="796">
</dataflow>
<dataflow id="5488" from="lshr_ln26_25" to="trunc_ln26_25" fromId="796" toId="797">
</dataflow>
<dataflow id="5489" from="trunc_ln26_25" to="bitcast_ln26_25" fromId="797" toId="798">
</dataflow>
<dataflow id="5490" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_59" fromId="4764" toId="799">
</dataflow>
<dataflow id="5491" from="bitcast_ln26_24" to="tmp_59" fromId="793" toId="799">
</dataflow>
<dataflow id="5492" from="bitcast_ln26_25" to="tmp_59" fromId="798" toId="799">
</dataflow>
<dataflow id="5493" from="tmp" to="tmp_59" fromId="129" toId="799">
</dataflow>
<dataflow id="5494" from="llike_addr_14" to="llike_load_14" fromId="757" toId="800">
</dataflow>
<dataflow id="5495" from="llike_1_addr_14" to="llike_1_load_14" fromId="758" toId="801">
</dataflow>
<dataflow id="5496" from="tmp_2" to="tmp_940" fromId="426" toId="802">
</dataflow>
<dataflow id="5498" from="StgValue_5497" to="tmp_940" fromId="5497" toId="802">
</dataflow>
<dataflow id="5499" from="tmp_940" to="tmp_940_cast" fromId="802" toId="803">
</dataflow>
<dataflow id="5500" from="llike" to="llike_addr_15" fromId="4026" toId="804">
</dataflow>
<dataflow id="5501" from="StgValue_4201" to="llike_addr_15" fromId="4201" toId="804">
</dataflow>
<dataflow id="5502" from="tmp_940_cast" to="llike_addr_15" fromId="803" toId="804">
</dataflow>
<dataflow id="5503" from="llike_1" to="llike_1_addr_15" fromId="4027" toId="805">
</dataflow>
<dataflow id="5504" from="StgValue_4201" to="llike_1_addr_15" fromId="4201" toId="805">
</dataflow>
<dataflow id="5505" from="tmp_940_cast" to="llike_1_addr_15" fromId="803" toId="805">
</dataflow>
<dataflow id="5506" from="p_1" to="bitcast_ln29_2" fromId="729" toId="806">
</dataflow>
<dataflow id="5507" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_16" fromId="5408" toId="807">
</dataflow>
<dataflow id="5508" from="bitcast_ln29_2" to="tmp_16" fromId="806" toId="807">
</dataflow>
<dataflow id="5509" from="StgValue_5411" to="tmp_16" fromId="5411" toId="807">
</dataflow>
<dataflow id="5510" from="StgValue_5413" to="tmp_16" fromId="5413" toId="807">
</dataflow>
<dataflow id="5511" from="bitcast_ln29_2" to="trunc_ln29_2" fromId="806" toId="808">
</dataflow>
<dataflow id="5512" from="min_p_2" to="bitcast_ln29_3" fromId="774" toId="809">
</dataflow>
<dataflow id="5513" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_17" fromId="5408" toId="810">
</dataflow>
<dataflow id="5514" from="bitcast_ln29_3" to="tmp_17" fromId="809" toId="810">
</dataflow>
<dataflow id="5515" from="StgValue_5411" to="tmp_17" fromId="5411" toId="810">
</dataflow>
<dataflow id="5516" from="StgValue_5413" to="tmp_17" fromId="5413" toId="810">
</dataflow>
<dataflow id="5517" from="bitcast_ln29_3" to="trunc_ln29_3" fromId="809" toId="811">
</dataflow>
<dataflow id="5518" from="tmp_16" to="icmp_ln29_4" fromId="807" toId="812">
</dataflow>
<dataflow id="5519" from="StgValue_5423" to="icmp_ln29_4" fromId="5423" toId="812">
</dataflow>
<dataflow id="5520" from="trunc_ln29_2" to="icmp_ln29_5" fromId="808" toId="813">
</dataflow>
<dataflow id="5521" from="StgValue_5426" to="icmp_ln29_5" fromId="5426" toId="813">
</dataflow>
<dataflow id="5522" from="icmp_ln29_5" to="or_ln29_2" fromId="813" toId="814">
</dataflow>
<dataflow id="5523" from="icmp_ln29_4" to="or_ln29_2" fromId="812" toId="814">
</dataflow>
<dataflow id="5524" from="tmp_17" to="icmp_ln29_6" fromId="810" toId="815">
</dataflow>
<dataflow id="5525" from="StgValue_5423" to="icmp_ln29_6" fromId="5423" toId="815">
</dataflow>
<dataflow id="5526" from="trunc_ln29_3" to="icmp_ln29_7" fromId="811" toId="816">
</dataflow>
<dataflow id="5527" from="StgValue_5426" to="icmp_ln29_7" fromId="5426" toId="816">
</dataflow>
<dataflow id="5528" from="icmp_ln29_7" to="or_ln29_3" fromId="816" toId="817">
</dataflow>
<dataflow id="5529" from="icmp_ln29_6" to="or_ln29_3" fromId="815" toId="817">
</dataflow>
<dataflow id="5530" from="or_ln29_2" to="and_ln29_2" fromId="814" toId="818">
</dataflow>
<dataflow id="5531" from="or_ln29_3" to="and_ln29_2" fromId="817" toId="818">
</dataflow>
<dataflow id="5532" from="p_1" to="tmp_18" fromId="729" toId="819">
</dataflow>
<dataflow id="5533" from="min_p_2" to="tmp_18" fromId="774" toId="819">
</dataflow>
<dataflow id="5534" from="and_ln29_2" to="and_ln29_3" fromId="818" toId="820">
</dataflow>
<dataflow id="5535" from="tmp_18" to="and_ln29_3" fromId="819" toId="820">
</dataflow>
<dataflow id="5536" from="and_ln29_3" to="min_p_4" fromId="820" toId="821">
</dataflow>
<dataflow id="5537" from="p_1" to="min_p_4" fromId="729" toId="821">
</dataflow>
<dataflow id="5538" from="min_p_2" to="min_p_4" fromId="774" toId="821">
</dataflow>
<dataflow id="5539" from="p_2" to="tmp_22" fromId="776" toId="822">
</dataflow>
<dataflow id="5540" from="min_p_4" to="tmp_22" fromId="821" toId="822">
</dataflow>
<dataflow id="5541" from="add52_3" to="p_3" fromId="644" toId="823">
</dataflow>
<dataflow id="5542" from="tmp_10" to="p_3" fromId="413" toId="823">
</dataflow>
<dataflow id="5543" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="824">
</dataflow>
<dataflow id="5544" from="p_3" to="specfucore_ln8" fromId="823" toId="824">
</dataflow>
<dataflow id="5545" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="824">
</dataflow>
<dataflow id="5546" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="824">
</dataflow>
<dataflow id="5547" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="824">
</dataflow>
<dataflow id="5548" from="add52_4" to="p_4" fromId="674" toId="825">
</dataflow>
<dataflow id="5549" from="tmp_10" to="p_4" fromId="413" toId="825">
</dataflow>
<dataflow id="5550" from="add52_5" to="p_5" fromId="704" toId="826">
</dataflow>
<dataflow id="5551" from="tmp_10" to="p_5" fromId="413" toId="826">
</dataflow>
<dataflow id="5552" from="add52_6" to="p_6" fromId="735" toId="827">
</dataflow>
<dataflow id="5553" from="tmp_10" to="p_6" fromId="413" toId="827">
</dataflow>
<dataflow id="5554" from="add52_7" to="p_7" fromId="782" toId="828">
</dataflow>
<dataflow id="5555" from="tmp_10" to="p_7" fromId="413" toId="828">
</dataflow>
<dataflow id="5556" from="tmp_43" to="add52_8" fromId="661" toId="829">
</dataflow>
<dataflow id="5557" from="bitcast_ln27_8" to="add52_8" fromId="679" toId="829">
</dataflow>
<dataflow id="5558" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="830">
</dataflow>
<dataflow id="5559" from="add52_8" to="specfucore_ln28" fromId="829" toId="830">
</dataflow>
<dataflow id="5560" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="830">
</dataflow>
<dataflow id="5561" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="830">
</dataflow>
<dataflow id="5562" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="830">
</dataflow>
<dataflow id="5563" from="tmp_47" to="add52_9" fromId="691" toId="831">
</dataflow>
<dataflow id="5564" from="bitcast_ln27_9" to="add52_9" fromId="709" toId="831">
</dataflow>
<dataflow id="5565" from="tmp_51" to="add52_s" fromId="721" toId="832">
</dataflow>
<dataflow id="5566" from="bitcast_ln27_10" to="add52_s" fromId="740" toId="832">
</dataflow>
<dataflow id="5567" from="tmp_55" to="add52_10" fromId="752" toId="833">
</dataflow>
<dataflow id="5568" from="bitcast_ln27_11" to="add52_10" fromId="787" toId="833">
</dataflow>
<dataflow id="5569" from="trunc_ln27_12" to="bitcast_ln27_12" fromId="312" toId="834">
</dataflow>
<dataflow id="5570" from="tmp_59" to="add52_11" fromId="799" toId="835">
</dataflow>
<dataflow id="5571" from="bitcast_ln27_12" to="add52_11" fromId="834" toId="835">
</dataflow>
<dataflow id="5572" from="llike_addr_14" to="llike_load_14" fromId="757" toId="836">
</dataflow>
<dataflow id="5573" from="tmp_s" to="zext_ln26_26" fromId="433" toId="837">
</dataflow>
<dataflow id="5574" from="llike_load_14" to="lshr_ln26_26" fromId="836" toId="838">
</dataflow>
<dataflow id="5575" from="zext_ln26_26" to="lshr_ln26_26" fromId="837" toId="838">
</dataflow>
<dataflow id="5576" from="lshr_ln26_26" to="trunc_ln26_26" fromId="838" toId="839">
</dataflow>
<dataflow id="5577" from="trunc_ln26_26" to="bitcast_ln26_26" fromId="839" toId="840">
</dataflow>
<dataflow id="5578" from="llike_1_addr_14" to="llike_1_load_14" fromId="758" toId="841">
</dataflow>
<dataflow id="5579" from="tmp_s" to="zext_ln26_27" fromId="433" toId="842">
</dataflow>
<dataflow id="5580" from="llike_1_load_14" to="lshr_ln26_27" fromId="841" toId="843">
</dataflow>
<dataflow id="5581" from="zext_ln26_27" to="lshr_ln26_27" fromId="842" toId="843">
</dataflow>
<dataflow id="5582" from="lshr_ln26_27" to="trunc_ln26_27" fromId="843" toId="844">
</dataflow>
<dataflow id="5583" from="trunc_ln26_27" to="bitcast_ln26_27" fromId="844" toId="845">
</dataflow>
<dataflow id="5584" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_63" fromId="4764" toId="846">
</dataflow>
<dataflow id="5585" from="bitcast_ln26_26" to="tmp_63" fromId="840" toId="846">
</dataflow>
<dataflow id="5586" from="bitcast_ln26_27" to="tmp_63" fromId="845" toId="846">
</dataflow>
<dataflow id="5587" from="tmp" to="tmp_63" fromId="129" toId="846">
</dataflow>
<dataflow id="5588" from="llike_addr_15" to="llike_load_15" fromId="804" toId="847">
</dataflow>
<dataflow id="5589" from="llike_1_addr_15" to="llike_1_load_15" fromId="805" toId="848">
</dataflow>
<dataflow id="5590" from="tmp_2" to="tmp_941" fromId="426" toId="849">
</dataflow>
<dataflow id="5592" from="StgValue_5591" to="tmp_941" fromId="5591" toId="849">
</dataflow>
<dataflow id="5593" from="tmp_941" to="tmp_941_cast" fromId="849" toId="850">
</dataflow>
<dataflow id="5594" from="llike" to="llike_addr_16" fromId="4026" toId="851">
</dataflow>
<dataflow id="5595" from="StgValue_4201" to="llike_addr_16" fromId="4201" toId="851">
</dataflow>
<dataflow id="5596" from="tmp_941_cast" to="llike_addr_16" fromId="850" toId="851">
</dataflow>
<dataflow id="5597" from="llike_1" to="llike_1_addr_16" fromId="4027" toId="852">
</dataflow>
<dataflow id="5598" from="StgValue_4201" to="llike_1_addr_16" fromId="4201" toId="852">
</dataflow>
<dataflow id="5599" from="tmp_941_cast" to="llike_1_addr_16" fromId="850" toId="852">
</dataflow>
<dataflow id="5600" from="p_2" to="bitcast_ln29_4" fromId="776" toId="853">
</dataflow>
<dataflow id="5601" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_20" fromId="5408" toId="854">
</dataflow>
<dataflow id="5602" from="bitcast_ln29_4" to="tmp_20" fromId="853" toId="854">
</dataflow>
<dataflow id="5603" from="StgValue_5411" to="tmp_20" fromId="5411" toId="854">
</dataflow>
<dataflow id="5604" from="StgValue_5413" to="tmp_20" fromId="5413" toId="854">
</dataflow>
<dataflow id="5605" from="bitcast_ln29_4" to="trunc_ln29_4" fromId="853" toId="855">
</dataflow>
<dataflow id="5606" from="min_p_4" to="bitcast_ln29_5" fromId="821" toId="856">
</dataflow>
<dataflow id="5607" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_21" fromId="5408" toId="857">
</dataflow>
<dataflow id="5608" from="bitcast_ln29_5" to="tmp_21" fromId="856" toId="857">
</dataflow>
<dataflow id="5609" from="StgValue_5411" to="tmp_21" fromId="5411" toId="857">
</dataflow>
<dataflow id="5610" from="StgValue_5413" to="tmp_21" fromId="5413" toId="857">
</dataflow>
<dataflow id="5611" from="bitcast_ln29_5" to="trunc_ln29_5" fromId="856" toId="858">
</dataflow>
<dataflow id="5612" from="tmp_20" to="icmp_ln29_8" fromId="854" toId="859">
</dataflow>
<dataflow id="5613" from="StgValue_5423" to="icmp_ln29_8" fromId="5423" toId="859">
</dataflow>
<dataflow id="5614" from="trunc_ln29_4" to="icmp_ln29_9" fromId="855" toId="860">
</dataflow>
<dataflow id="5615" from="StgValue_5426" to="icmp_ln29_9" fromId="5426" toId="860">
</dataflow>
<dataflow id="5616" from="icmp_ln29_9" to="or_ln29_4" fromId="860" toId="861">
</dataflow>
<dataflow id="5617" from="icmp_ln29_8" to="or_ln29_4" fromId="859" toId="861">
</dataflow>
<dataflow id="5618" from="tmp_21" to="icmp_ln29_10" fromId="857" toId="862">
</dataflow>
<dataflow id="5619" from="StgValue_5423" to="icmp_ln29_10" fromId="5423" toId="862">
</dataflow>
<dataflow id="5620" from="trunc_ln29_5" to="icmp_ln29_11" fromId="858" toId="863">
</dataflow>
<dataflow id="5621" from="StgValue_5426" to="icmp_ln29_11" fromId="5426" toId="863">
</dataflow>
<dataflow id="5622" from="icmp_ln29_11" to="or_ln29_5" fromId="863" toId="864">
</dataflow>
<dataflow id="5623" from="icmp_ln29_10" to="or_ln29_5" fromId="862" toId="864">
</dataflow>
<dataflow id="5624" from="or_ln29_4" to="and_ln29_4" fromId="861" toId="865">
</dataflow>
<dataflow id="5625" from="or_ln29_5" to="and_ln29_4" fromId="864" toId="865">
</dataflow>
<dataflow id="5626" from="p_2" to="tmp_22" fromId="776" toId="866">
</dataflow>
<dataflow id="5627" from="min_p_4" to="tmp_22" fromId="821" toId="866">
</dataflow>
<dataflow id="5628" from="and_ln29_4" to="and_ln29_5" fromId="865" toId="867">
</dataflow>
<dataflow id="5629" from="tmp_22" to="and_ln29_5" fromId="866" toId="867">
</dataflow>
<dataflow id="5630" from="and_ln29_5" to="min_p_6" fromId="867" toId="868">
</dataflow>
<dataflow id="5631" from="p_2" to="min_p_6" fromId="776" toId="868">
</dataflow>
<dataflow id="5632" from="min_p_4" to="min_p_6" fromId="821" toId="868">
</dataflow>
<dataflow id="5633" from="p_3" to="tmp_26" fromId="823" toId="869">
</dataflow>
<dataflow id="5634" from="min_p_6" to="tmp_26" fromId="868" toId="869">
</dataflow>
<dataflow id="5635" from="add52_4" to="p_4" fromId="674" toId="870">
</dataflow>
<dataflow id="5636" from="tmp_10" to="p_4" fromId="413" toId="870">
</dataflow>
<dataflow id="5637" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="871">
</dataflow>
<dataflow id="5638" from="p_4" to="specfucore_ln8" fromId="870" toId="871">
</dataflow>
<dataflow id="5639" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="871">
</dataflow>
<dataflow id="5640" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="871">
</dataflow>
<dataflow id="5641" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="871">
</dataflow>
<dataflow id="5642" from="add52_5" to="p_5" fromId="704" toId="872">
</dataflow>
<dataflow id="5643" from="tmp_10" to="p_5" fromId="413" toId="872">
</dataflow>
<dataflow id="5644" from="add52_6" to="p_6" fromId="735" toId="873">
</dataflow>
<dataflow id="5645" from="tmp_10" to="p_6" fromId="413" toId="873">
</dataflow>
<dataflow id="5646" from="add52_7" to="p_7" fromId="782" toId="874">
</dataflow>
<dataflow id="5647" from="tmp_10" to="p_7" fromId="413" toId="874">
</dataflow>
<dataflow id="5648" from="add52_8" to="p_8" fromId="829" toId="875">
</dataflow>
<dataflow id="5649" from="tmp_10" to="p_8" fromId="413" toId="875">
</dataflow>
<dataflow id="5650" from="tmp_47" to="add52_9" fromId="691" toId="876">
</dataflow>
<dataflow id="5651" from="bitcast_ln27_9" to="add52_9" fromId="709" toId="876">
</dataflow>
<dataflow id="5652" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="877">
</dataflow>
<dataflow id="5653" from="add52_9" to="specfucore_ln28" fromId="876" toId="877">
</dataflow>
<dataflow id="5654" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="877">
</dataflow>
<dataflow id="5655" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="877">
</dataflow>
<dataflow id="5656" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="877">
</dataflow>
<dataflow id="5657" from="tmp_51" to="add52_s" fromId="721" toId="878">
</dataflow>
<dataflow id="5658" from="bitcast_ln27_10" to="add52_s" fromId="740" toId="878">
</dataflow>
<dataflow id="5659" from="tmp_55" to="add52_10" fromId="752" toId="879">
</dataflow>
<dataflow id="5660" from="bitcast_ln27_11" to="add52_10" fromId="787" toId="879">
</dataflow>
<dataflow id="5661" from="tmp_59" to="add52_11" fromId="799" toId="880">
</dataflow>
<dataflow id="5662" from="bitcast_ln27_12" to="add52_11" fromId="834" toId="880">
</dataflow>
<dataflow id="5663" from="trunc_ln27_13" to="bitcast_ln27_13" fromId="336" toId="881">
</dataflow>
<dataflow id="5664" from="tmp_63" to="add52_12" fromId="846" toId="882">
</dataflow>
<dataflow id="5665" from="bitcast_ln27_13" to="add52_12" fromId="881" toId="882">
</dataflow>
<dataflow id="5666" from="llike_addr_15" to="llike_load_15" fromId="804" toId="883">
</dataflow>
<dataflow id="5667" from="tmp_s" to="zext_ln26_28" fromId="433" toId="884">
</dataflow>
<dataflow id="5668" from="llike_load_15" to="lshr_ln26_28" fromId="883" toId="885">
</dataflow>
<dataflow id="5669" from="zext_ln26_28" to="lshr_ln26_28" fromId="884" toId="885">
</dataflow>
<dataflow id="5670" from="lshr_ln26_28" to="trunc_ln26_28" fromId="885" toId="886">
</dataflow>
<dataflow id="5671" from="trunc_ln26_28" to="bitcast_ln26_28" fromId="886" toId="887">
</dataflow>
<dataflow id="5672" from="llike_1_addr_15" to="llike_1_load_15" fromId="805" toId="888">
</dataflow>
<dataflow id="5673" from="tmp_s" to="zext_ln26_29" fromId="433" toId="889">
</dataflow>
<dataflow id="5674" from="llike_1_load_15" to="lshr_ln26_29" fromId="888" toId="890">
</dataflow>
<dataflow id="5675" from="zext_ln26_29" to="lshr_ln26_29" fromId="889" toId="890">
</dataflow>
<dataflow id="5676" from="lshr_ln26_29" to="trunc_ln26_29" fromId="890" toId="891">
</dataflow>
<dataflow id="5677" from="trunc_ln26_29" to="bitcast_ln26_29" fromId="891" toId="892">
</dataflow>
<dataflow id="5678" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_67" fromId="4764" toId="893">
</dataflow>
<dataflow id="5679" from="bitcast_ln26_28" to="tmp_67" fromId="887" toId="893">
</dataflow>
<dataflow id="5680" from="bitcast_ln26_29" to="tmp_67" fromId="892" toId="893">
</dataflow>
<dataflow id="5681" from="tmp" to="tmp_67" fromId="129" toId="893">
</dataflow>
<dataflow id="5682" from="llike_addr_16" to="llike_load_16" fromId="851" toId="894">
</dataflow>
<dataflow id="5683" from="llike_1_addr_16" to="llike_1_load_16" fromId="852" toId="895">
</dataflow>
<dataflow id="5684" from="tmp_2" to="tmp_942" fromId="426" toId="896">
</dataflow>
<dataflow id="5686" from="StgValue_5685" to="tmp_942" fromId="5685" toId="896">
</dataflow>
<dataflow id="5687" from="tmp_942" to="tmp_942_cast" fromId="896" toId="897">
</dataflow>
<dataflow id="5688" from="llike" to="llike_addr_17" fromId="4026" toId="898">
</dataflow>
<dataflow id="5689" from="StgValue_4201" to="llike_addr_17" fromId="4201" toId="898">
</dataflow>
<dataflow id="5690" from="tmp_942_cast" to="llike_addr_17" fromId="897" toId="898">
</dataflow>
<dataflow id="5691" from="llike_1" to="llike_1_addr_17" fromId="4027" toId="899">
</dataflow>
<dataflow id="5692" from="StgValue_4201" to="llike_1_addr_17" fromId="4201" toId="899">
</dataflow>
<dataflow id="5693" from="tmp_942_cast" to="llike_1_addr_17" fromId="897" toId="899">
</dataflow>
<dataflow id="5694" from="p_3" to="bitcast_ln29_6" fromId="823" toId="900">
</dataflow>
<dataflow id="5695" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_24" fromId="5408" toId="901">
</dataflow>
<dataflow id="5696" from="bitcast_ln29_6" to="tmp_24" fromId="900" toId="901">
</dataflow>
<dataflow id="5697" from="StgValue_5411" to="tmp_24" fromId="5411" toId="901">
</dataflow>
<dataflow id="5698" from="StgValue_5413" to="tmp_24" fromId="5413" toId="901">
</dataflow>
<dataflow id="5699" from="bitcast_ln29_6" to="trunc_ln29_6" fromId="900" toId="902">
</dataflow>
<dataflow id="5700" from="min_p_6" to="bitcast_ln29_7" fromId="868" toId="903">
</dataflow>
<dataflow id="5701" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_25" fromId="5408" toId="904">
</dataflow>
<dataflow id="5702" from="bitcast_ln29_7" to="tmp_25" fromId="903" toId="904">
</dataflow>
<dataflow id="5703" from="StgValue_5411" to="tmp_25" fromId="5411" toId="904">
</dataflow>
<dataflow id="5704" from="StgValue_5413" to="tmp_25" fromId="5413" toId="904">
</dataflow>
<dataflow id="5705" from="bitcast_ln29_7" to="trunc_ln29_7" fromId="903" toId="905">
</dataflow>
<dataflow id="5706" from="tmp_24" to="icmp_ln29_12" fromId="901" toId="906">
</dataflow>
<dataflow id="5707" from="StgValue_5423" to="icmp_ln29_12" fromId="5423" toId="906">
</dataflow>
<dataflow id="5708" from="trunc_ln29_6" to="icmp_ln29_13" fromId="902" toId="907">
</dataflow>
<dataflow id="5709" from="StgValue_5426" to="icmp_ln29_13" fromId="5426" toId="907">
</dataflow>
<dataflow id="5710" from="icmp_ln29_13" to="or_ln29_6" fromId="907" toId="908">
</dataflow>
<dataflow id="5711" from="icmp_ln29_12" to="or_ln29_6" fromId="906" toId="908">
</dataflow>
<dataflow id="5712" from="tmp_25" to="icmp_ln29_14" fromId="904" toId="909">
</dataflow>
<dataflow id="5713" from="StgValue_5423" to="icmp_ln29_14" fromId="5423" toId="909">
</dataflow>
<dataflow id="5714" from="trunc_ln29_7" to="icmp_ln29_15" fromId="905" toId="910">
</dataflow>
<dataflow id="5715" from="StgValue_5426" to="icmp_ln29_15" fromId="5426" toId="910">
</dataflow>
<dataflow id="5716" from="icmp_ln29_15" to="or_ln29_7" fromId="910" toId="911">
</dataflow>
<dataflow id="5717" from="icmp_ln29_14" to="or_ln29_7" fromId="909" toId="911">
</dataflow>
<dataflow id="5718" from="or_ln29_6" to="and_ln29_6" fromId="908" toId="912">
</dataflow>
<dataflow id="5719" from="or_ln29_7" to="and_ln29_6" fromId="911" toId="912">
</dataflow>
<dataflow id="5720" from="p_3" to="tmp_26" fromId="823" toId="913">
</dataflow>
<dataflow id="5721" from="min_p_6" to="tmp_26" fromId="868" toId="913">
</dataflow>
<dataflow id="5722" from="and_ln29_6" to="and_ln29_7" fromId="912" toId="914">
</dataflow>
<dataflow id="5723" from="tmp_26" to="and_ln29_7" fromId="913" toId="914">
</dataflow>
<dataflow id="5724" from="and_ln29_7" to="min_p_8" fromId="914" toId="915">
</dataflow>
<dataflow id="5725" from="p_3" to="min_p_8" fromId="823" toId="915">
</dataflow>
<dataflow id="5726" from="min_p_6" to="min_p_8" fromId="868" toId="915">
</dataflow>
<dataflow id="5727" from="p_4" to="tmp_30" fromId="870" toId="916">
</dataflow>
<dataflow id="5728" from="min_p_8" to="tmp_30" fromId="915" toId="916">
</dataflow>
<dataflow id="5729" from="add52_5" to="p_5" fromId="704" toId="917">
</dataflow>
<dataflow id="5730" from="tmp_10" to="p_5" fromId="413" toId="917">
</dataflow>
<dataflow id="5731" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="918">
</dataflow>
<dataflow id="5732" from="p_5" to="specfucore_ln8" fromId="917" toId="918">
</dataflow>
<dataflow id="5733" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="918">
</dataflow>
<dataflow id="5734" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="918">
</dataflow>
<dataflow id="5735" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="918">
</dataflow>
<dataflow id="5736" from="add52_6" to="p_6" fromId="735" toId="919">
</dataflow>
<dataflow id="5737" from="tmp_10" to="p_6" fromId="413" toId="919">
</dataflow>
<dataflow id="5738" from="add52_7" to="p_7" fromId="782" toId="920">
</dataflow>
<dataflow id="5739" from="tmp_10" to="p_7" fromId="413" toId="920">
</dataflow>
<dataflow id="5740" from="add52_8" to="p_8" fromId="829" toId="921">
</dataflow>
<dataflow id="5741" from="tmp_10" to="p_8" fromId="413" toId="921">
</dataflow>
<dataflow id="5742" from="add52_9" to="p_9" fromId="876" toId="922">
</dataflow>
<dataflow id="5743" from="tmp_10" to="p_9" fromId="413" toId="922">
</dataflow>
<dataflow id="5744" from="tmp_51" to="add52_s" fromId="721" toId="923">
</dataflow>
<dataflow id="5745" from="bitcast_ln27_10" to="add52_s" fromId="740" toId="923">
</dataflow>
<dataflow id="5746" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="924">
</dataflow>
<dataflow id="5747" from="add52_s" to="specfucore_ln28" fromId="923" toId="924">
</dataflow>
<dataflow id="5748" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="924">
</dataflow>
<dataflow id="5749" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="924">
</dataflow>
<dataflow id="5750" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="924">
</dataflow>
<dataflow id="5751" from="tmp_55" to="add52_10" fromId="752" toId="925">
</dataflow>
<dataflow id="5752" from="bitcast_ln27_11" to="add52_10" fromId="787" toId="925">
</dataflow>
<dataflow id="5753" from="tmp_59" to="add52_11" fromId="799" toId="926">
</dataflow>
<dataflow id="5754" from="bitcast_ln27_12" to="add52_11" fromId="834" toId="926">
</dataflow>
<dataflow id="5755" from="tmp_63" to="add52_12" fromId="846" toId="927">
</dataflow>
<dataflow id="5756" from="bitcast_ln27_13" to="add52_12" fromId="881" toId="927">
</dataflow>
<dataflow id="5757" from="trunc_ln27_14" to="bitcast_ln27_14" fromId="338" toId="928">
</dataflow>
<dataflow id="5758" from="tmp_67" to="add52_13" fromId="893" toId="929">
</dataflow>
<dataflow id="5759" from="bitcast_ln27_14" to="add52_13" fromId="928" toId="929">
</dataflow>
<dataflow id="5760" from="llike_addr_16" to="llike_load_16" fromId="851" toId="930">
</dataflow>
<dataflow id="5761" from="tmp_s" to="zext_ln26_30" fromId="433" toId="931">
</dataflow>
<dataflow id="5762" from="llike_load_16" to="lshr_ln26_30" fromId="930" toId="932">
</dataflow>
<dataflow id="5763" from="zext_ln26_30" to="lshr_ln26_30" fromId="931" toId="932">
</dataflow>
<dataflow id="5764" from="lshr_ln26_30" to="trunc_ln26_30" fromId="932" toId="933">
</dataflow>
<dataflow id="5765" from="trunc_ln26_30" to="bitcast_ln26_30" fromId="933" toId="934">
</dataflow>
<dataflow id="5766" from="llike_1_addr_16" to="llike_1_load_16" fromId="852" toId="935">
</dataflow>
<dataflow id="5767" from="tmp_s" to="zext_ln26_31" fromId="433" toId="936">
</dataflow>
<dataflow id="5768" from="llike_1_load_16" to="lshr_ln26_31" fromId="935" toId="937">
</dataflow>
<dataflow id="5769" from="zext_ln26_31" to="lshr_ln26_31" fromId="936" toId="937">
</dataflow>
<dataflow id="5770" from="lshr_ln26_31" to="trunc_ln26_31" fromId="937" toId="938">
</dataflow>
<dataflow id="5771" from="trunc_ln26_31" to="bitcast_ln26_31" fromId="938" toId="939">
</dataflow>
<dataflow id="5772" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_71" fromId="4764" toId="940">
</dataflow>
<dataflow id="5773" from="bitcast_ln26_30" to="tmp_71" fromId="934" toId="940">
</dataflow>
<dataflow id="5774" from="bitcast_ln26_31" to="tmp_71" fromId="939" toId="940">
</dataflow>
<dataflow id="5775" from="tmp" to="tmp_71" fromId="129" toId="940">
</dataflow>
<dataflow id="5776" from="llike_addr_17" to="llike_load_17" fromId="898" toId="941">
</dataflow>
<dataflow id="5777" from="llike_1_addr_17" to="llike_1_load_17" fromId="899" toId="942">
</dataflow>
<dataflow id="5778" from="tmp_2" to="tmp_943" fromId="426" toId="943">
</dataflow>
<dataflow id="5780" from="StgValue_5779" to="tmp_943" fromId="5779" toId="943">
</dataflow>
<dataflow id="5781" from="tmp_943" to="tmp_943_cast" fromId="943" toId="944">
</dataflow>
<dataflow id="5782" from="llike" to="llike_addr_18" fromId="4026" toId="945">
</dataflow>
<dataflow id="5783" from="StgValue_4201" to="llike_addr_18" fromId="4201" toId="945">
</dataflow>
<dataflow id="5784" from="tmp_943_cast" to="llike_addr_18" fromId="944" toId="945">
</dataflow>
<dataflow id="5785" from="llike_1" to="llike_1_addr_18" fromId="4027" toId="946">
</dataflow>
<dataflow id="5786" from="StgValue_4201" to="llike_1_addr_18" fromId="4201" toId="946">
</dataflow>
<dataflow id="5787" from="tmp_943_cast" to="llike_1_addr_18" fromId="944" toId="946">
</dataflow>
<dataflow id="5788" from="p_4" to="bitcast_ln29_8" fromId="870" toId="947">
</dataflow>
<dataflow id="5789" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_28" fromId="5408" toId="948">
</dataflow>
<dataflow id="5790" from="bitcast_ln29_8" to="tmp_28" fromId="947" toId="948">
</dataflow>
<dataflow id="5791" from="StgValue_5411" to="tmp_28" fromId="5411" toId="948">
</dataflow>
<dataflow id="5792" from="StgValue_5413" to="tmp_28" fromId="5413" toId="948">
</dataflow>
<dataflow id="5793" from="bitcast_ln29_8" to="trunc_ln29_8" fromId="947" toId="949">
</dataflow>
<dataflow id="5794" from="min_p_8" to="bitcast_ln29_9" fromId="915" toId="950">
</dataflow>
<dataflow id="5795" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_29" fromId="5408" toId="951">
</dataflow>
<dataflow id="5796" from="bitcast_ln29_9" to="tmp_29" fromId="950" toId="951">
</dataflow>
<dataflow id="5797" from="StgValue_5411" to="tmp_29" fromId="5411" toId="951">
</dataflow>
<dataflow id="5798" from="StgValue_5413" to="tmp_29" fromId="5413" toId="951">
</dataflow>
<dataflow id="5799" from="bitcast_ln29_9" to="trunc_ln29_9" fromId="950" toId="952">
</dataflow>
<dataflow id="5800" from="tmp_28" to="icmp_ln29_16" fromId="948" toId="953">
</dataflow>
<dataflow id="5801" from="StgValue_5423" to="icmp_ln29_16" fromId="5423" toId="953">
</dataflow>
<dataflow id="5802" from="trunc_ln29_8" to="icmp_ln29_17" fromId="949" toId="954">
</dataflow>
<dataflow id="5803" from="StgValue_5426" to="icmp_ln29_17" fromId="5426" toId="954">
</dataflow>
<dataflow id="5804" from="icmp_ln29_17" to="or_ln29_8" fromId="954" toId="955">
</dataflow>
<dataflow id="5805" from="icmp_ln29_16" to="or_ln29_8" fromId="953" toId="955">
</dataflow>
<dataflow id="5806" from="tmp_29" to="icmp_ln29_18" fromId="951" toId="956">
</dataflow>
<dataflow id="5807" from="StgValue_5423" to="icmp_ln29_18" fromId="5423" toId="956">
</dataflow>
<dataflow id="5808" from="trunc_ln29_9" to="icmp_ln29_19" fromId="952" toId="957">
</dataflow>
<dataflow id="5809" from="StgValue_5426" to="icmp_ln29_19" fromId="5426" toId="957">
</dataflow>
<dataflow id="5810" from="icmp_ln29_19" to="or_ln29_9" fromId="957" toId="958">
</dataflow>
<dataflow id="5811" from="icmp_ln29_18" to="or_ln29_9" fromId="956" toId="958">
</dataflow>
<dataflow id="5812" from="or_ln29_8" to="and_ln29_8" fromId="955" toId="959">
</dataflow>
<dataflow id="5813" from="or_ln29_9" to="and_ln29_8" fromId="958" toId="959">
</dataflow>
<dataflow id="5814" from="p_4" to="tmp_30" fromId="870" toId="960">
</dataflow>
<dataflow id="5815" from="min_p_8" to="tmp_30" fromId="915" toId="960">
</dataflow>
<dataflow id="5816" from="and_ln29_8" to="and_ln29_9" fromId="959" toId="961">
</dataflow>
<dataflow id="5817" from="tmp_30" to="and_ln29_9" fromId="960" toId="961">
</dataflow>
<dataflow id="5818" from="and_ln29_9" to="min_p_10" fromId="961" toId="962">
</dataflow>
<dataflow id="5819" from="p_4" to="min_p_10" fromId="870" toId="962">
</dataflow>
<dataflow id="5820" from="min_p_8" to="min_p_10" fromId="915" toId="962">
</dataflow>
<dataflow id="5821" from="p_5" to="tmp_34" fromId="917" toId="963">
</dataflow>
<dataflow id="5822" from="min_p_10" to="tmp_34" fromId="962" toId="963">
</dataflow>
<dataflow id="5823" from="add52_6" to="p_6" fromId="735" toId="964">
</dataflow>
<dataflow id="5824" from="tmp_10" to="p_6" fromId="413" toId="964">
</dataflow>
<dataflow id="5825" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="965">
</dataflow>
<dataflow id="5826" from="p_6" to="specfucore_ln8" fromId="964" toId="965">
</dataflow>
<dataflow id="5827" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="965">
</dataflow>
<dataflow id="5828" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="965">
</dataflow>
<dataflow id="5829" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="965">
</dataflow>
<dataflow id="5830" from="add52_7" to="p_7" fromId="782" toId="966">
</dataflow>
<dataflow id="5831" from="tmp_10" to="p_7" fromId="413" toId="966">
</dataflow>
<dataflow id="5832" from="add52_8" to="p_8" fromId="829" toId="967">
</dataflow>
<dataflow id="5833" from="tmp_10" to="p_8" fromId="413" toId="967">
</dataflow>
<dataflow id="5834" from="add52_9" to="p_9" fromId="876" toId="968">
</dataflow>
<dataflow id="5835" from="tmp_10" to="p_9" fromId="413" toId="968">
</dataflow>
<dataflow id="5836" from="add52_s" to="p_10" fromId="923" toId="969">
</dataflow>
<dataflow id="5837" from="tmp_10" to="p_10" fromId="413" toId="969">
</dataflow>
<dataflow id="5838" from="tmp_55" to="add52_10" fromId="752" toId="970">
</dataflow>
<dataflow id="5839" from="bitcast_ln27_11" to="add52_10" fromId="787" toId="970">
</dataflow>
<dataflow id="5840" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="971">
</dataflow>
<dataflow id="5841" from="add52_10" to="specfucore_ln28" fromId="970" toId="971">
</dataflow>
<dataflow id="5842" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="971">
</dataflow>
<dataflow id="5843" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="971">
</dataflow>
<dataflow id="5844" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="971">
</dataflow>
<dataflow id="5845" from="tmp_59" to="add52_11" fromId="799" toId="972">
</dataflow>
<dataflow id="5846" from="bitcast_ln27_12" to="add52_11" fromId="834" toId="972">
</dataflow>
<dataflow id="5847" from="tmp_63" to="add52_12" fromId="846" toId="973">
</dataflow>
<dataflow id="5848" from="bitcast_ln27_13" to="add52_12" fromId="881" toId="973">
</dataflow>
<dataflow id="5849" from="tmp_67" to="add52_13" fromId="893" toId="974">
</dataflow>
<dataflow id="5850" from="bitcast_ln27_14" to="add52_13" fromId="928" toId="974">
</dataflow>
<dataflow id="5851" from="tmp_72" to="bitcast_ln27_15" fromId="164" toId="975">
</dataflow>
<dataflow id="5852" from="tmp_71" to="add52_14" fromId="940" toId="976">
</dataflow>
<dataflow id="5853" from="bitcast_ln27_15" to="add52_14" fromId="975" toId="976">
</dataflow>
<dataflow id="5854" from="llike_addr_17" to="llike_load_17" fromId="898" toId="977">
</dataflow>
<dataflow id="5855" from="tmp_s" to="zext_ln26_32" fromId="433" toId="978">
</dataflow>
<dataflow id="5856" from="llike_load_17" to="lshr_ln26_32" fromId="977" toId="979">
</dataflow>
<dataflow id="5857" from="zext_ln26_32" to="lshr_ln26_32" fromId="978" toId="979">
</dataflow>
<dataflow id="5858" from="lshr_ln26_32" to="trunc_ln26_32" fromId="979" toId="980">
</dataflow>
<dataflow id="5859" from="trunc_ln26_32" to="bitcast_ln26_32" fromId="980" toId="981">
</dataflow>
<dataflow id="5860" from="llike_1_addr_17" to="llike_1_load_17" fromId="899" toId="982">
</dataflow>
<dataflow id="5861" from="tmp_s" to="zext_ln26_33" fromId="433" toId="983">
</dataflow>
<dataflow id="5862" from="llike_1_load_17" to="lshr_ln26_33" fromId="982" toId="984">
</dataflow>
<dataflow id="5863" from="zext_ln26_33" to="lshr_ln26_33" fromId="983" toId="984">
</dataflow>
<dataflow id="5864" from="lshr_ln26_33" to="trunc_ln26_33" fromId="984" toId="985">
</dataflow>
<dataflow id="5865" from="trunc_ln26_33" to="bitcast_ln26_33" fromId="985" toId="986">
</dataflow>
<dataflow id="5866" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_76" fromId="4764" toId="987">
</dataflow>
<dataflow id="5867" from="bitcast_ln26_32" to="tmp_76" fromId="981" toId="987">
</dataflow>
<dataflow id="5868" from="bitcast_ln26_33" to="tmp_76" fromId="986" toId="987">
</dataflow>
<dataflow id="5869" from="tmp" to="tmp_76" fromId="129" toId="987">
</dataflow>
<dataflow id="5870" from="llike_addr_18" to="llike_load_18" fromId="945" toId="988">
</dataflow>
<dataflow id="5871" from="llike_1_addr_18" to="llike_1_load_18" fromId="946" toId="989">
</dataflow>
<dataflow id="5872" from="tmp_2" to="tmp_944" fromId="426" toId="990">
</dataflow>
<dataflow id="5874" from="StgValue_5873" to="tmp_944" fromId="5873" toId="990">
</dataflow>
<dataflow id="5875" from="tmp_944" to="tmp_944_cast" fromId="990" toId="991">
</dataflow>
<dataflow id="5876" from="llike" to="llike_addr_19" fromId="4026" toId="992">
</dataflow>
<dataflow id="5877" from="StgValue_4201" to="llike_addr_19" fromId="4201" toId="992">
</dataflow>
<dataflow id="5878" from="tmp_944_cast" to="llike_addr_19" fromId="991" toId="992">
</dataflow>
<dataflow id="5879" from="llike_1" to="llike_1_addr_19" fromId="4027" toId="993">
</dataflow>
<dataflow id="5880" from="StgValue_4201" to="llike_1_addr_19" fromId="4201" toId="993">
</dataflow>
<dataflow id="5881" from="tmp_944_cast" to="llike_1_addr_19" fromId="991" toId="993">
</dataflow>
<dataflow id="5882" from="p_5" to="bitcast_ln29_10" fromId="917" toId="994">
</dataflow>
<dataflow id="5883" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_32" fromId="5408" toId="995">
</dataflow>
<dataflow id="5884" from="bitcast_ln29_10" to="tmp_32" fromId="994" toId="995">
</dataflow>
<dataflow id="5885" from="StgValue_5411" to="tmp_32" fromId="5411" toId="995">
</dataflow>
<dataflow id="5886" from="StgValue_5413" to="tmp_32" fromId="5413" toId="995">
</dataflow>
<dataflow id="5887" from="bitcast_ln29_10" to="trunc_ln29_10" fromId="994" toId="996">
</dataflow>
<dataflow id="5888" from="min_p_10" to="bitcast_ln29_11" fromId="962" toId="997">
</dataflow>
<dataflow id="5889" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_33" fromId="5408" toId="998">
</dataflow>
<dataflow id="5890" from="bitcast_ln29_11" to="tmp_33" fromId="997" toId="998">
</dataflow>
<dataflow id="5891" from="StgValue_5411" to="tmp_33" fromId="5411" toId="998">
</dataflow>
<dataflow id="5892" from="StgValue_5413" to="tmp_33" fromId="5413" toId="998">
</dataflow>
<dataflow id="5893" from="bitcast_ln29_11" to="trunc_ln29_11" fromId="997" toId="999">
</dataflow>
<dataflow id="5894" from="tmp_32" to="icmp_ln29_20" fromId="995" toId="1000">
</dataflow>
<dataflow id="5895" from="StgValue_5423" to="icmp_ln29_20" fromId="5423" toId="1000">
</dataflow>
<dataflow id="5896" from="trunc_ln29_10" to="icmp_ln29_21" fromId="996" toId="1001">
</dataflow>
<dataflow id="5897" from="StgValue_5426" to="icmp_ln29_21" fromId="5426" toId="1001">
</dataflow>
<dataflow id="5898" from="icmp_ln29_21" to="or_ln29_10" fromId="1001" toId="1002">
</dataflow>
<dataflow id="5899" from="icmp_ln29_20" to="or_ln29_10" fromId="1000" toId="1002">
</dataflow>
<dataflow id="5900" from="tmp_33" to="icmp_ln29_22" fromId="998" toId="1003">
</dataflow>
<dataflow id="5901" from="StgValue_5423" to="icmp_ln29_22" fromId="5423" toId="1003">
</dataflow>
<dataflow id="5902" from="trunc_ln29_11" to="icmp_ln29_23" fromId="999" toId="1004">
</dataflow>
<dataflow id="5903" from="StgValue_5426" to="icmp_ln29_23" fromId="5426" toId="1004">
</dataflow>
<dataflow id="5904" from="icmp_ln29_23" to="or_ln29_11" fromId="1004" toId="1005">
</dataflow>
<dataflow id="5905" from="icmp_ln29_22" to="or_ln29_11" fromId="1003" toId="1005">
</dataflow>
<dataflow id="5906" from="or_ln29_10" to="and_ln29_10" fromId="1002" toId="1006">
</dataflow>
<dataflow id="5907" from="or_ln29_11" to="and_ln29_10" fromId="1005" toId="1006">
</dataflow>
<dataflow id="5908" from="p_5" to="tmp_34" fromId="917" toId="1007">
</dataflow>
<dataflow id="5909" from="min_p_10" to="tmp_34" fromId="962" toId="1007">
</dataflow>
<dataflow id="5910" from="and_ln29_10" to="and_ln29_11" fromId="1006" toId="1008">
</dataflow>
<dataflow id="5911" from="tmp_34" to="and_ln29_11" fromId="1007" toId="1008">
</dataflow>
<dataflow id="5912" from="and_ln29_11" to="min_p_12" fromId="1008" toId="1009">
</dataflow>
<dataflow id="5913" from="p_5" to="min_p_12" fromId="917" toId="1009">
</dataflow>
<dataflow id="5914" from="min_p_10" to="min_p_12" fromId="962" toId="1009">
</dataflow>
<dataflow id="5915" from="p_6" to="tmp_38" fromId="964" toId="1010">
</dataflow>
<dataflow id="5916" from="min_p_12" to="tmp_38" fromId="1009" toId="1010">
</dataflow>
<dataflow id="5917" from="add52_7" to="p_7" fromId="782" toId="1011">
</dataflow>
<dataflow id="5918" from="tmp_10" to="p_7" fromId="413" toId="1011">
</dataflow>
<dataflow id="5919" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1012">
</dataflow>
<dataflow id="5920" from="p_7" to="specfucore_ln8" fromId="1011" toId="1012">
</dataflow>
<dataflow id="5921" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1012">
</dataflow>
<dataflow id="5922" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1012">
</dataflow>
<dataflow id="5923" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1012">
</dataflow>
<dataflow id="5924" from="add52_8" to="p_8" fromId="829" toId="1013">
</dataflow>
<dataflow id="5925" from="tmp_10" to="p_8" fromId="413" toId="1013">
</dataflow>
<dataflow id="5926" from="add52_9" to="p_9" fromId="876" toId="1014">
</dataflow>
<dataflow id="5927" from="tmp_10" to="p_9" fromId="413" toId="1014">
</dataflow>
<dataflow id="5928" from="add52_s" to="p_10" fromId="923" toId="1015">
</dataflow>
<dataflow id="5929" from="tmp_10" to="p_10" fromId="413" toId="1015">
</dataflow>
<dataflow id="5930" from="add52_10" to="p_11" fromId="970" toId="1016">
</dataflow>
<dataflow id="5931" from="tmp_10" to="p_11" fromId="413" toId="1016">
</dataflow>
<dataflow id="5932" from="tmp_59" to="add52_11" fromId="799" toId="1017">
</dataflow>
<dataflow id="5933" from="bitcast_ln27_12" to="add52_11" fromId="834" toId="1017">
</dataflow>
<dataflow id="5934" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1018">
</dataflow>
<dataflow id="5935" from="add52_11" to="specfucore_ln28" fromId="1017" toId="1018">
</dataflow>
<dataflow id="5936" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1018">
</dataflow>
<dataflow id="5937" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1018">
</dataflow>
<dataflow id="5938" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1018">
</dataflow>
<dataflow id="5939" from="tmp_63" to="add52_12" fromId="846" toId="1019">
</dataflow>
<dataflow id="5940" from="bitcast_ln27_13" to="add52_12" fromId="881" toId="1019">
</dataflow>
<dataflow id="5941" from="tmp_67" to="add52_13" fromId="893" toId="1020">
</dataflow>
<dataflow id="5942" from="bitcast_ln27_14" to="add52_13" fromId="928" toId="1020">
</dataflow>
<dataflow id="5943" from="tmp_71" to="add52_14" fromId="940" toId="1021">
</dataflow>
<dataflow id="5944" from="bitcast_ln27_15" to="add52_14" fromId="975" toId="1021">
</dataflow>
<dataflow id="5945" from="tmp_77" to="bitcast_ln27_16" fromId="165" toId="1022">
</dataflow>
<dataflow id="5946" from="tmp_76" to="add52_15" fromId="987" toId="1023">
</dataflow>
<dataflow id="5947" from="bitcast_ln27_16" to="add52_15" fromId="1022" toId="1023">
</dataflow>
<dataflow id="5948" from="llike_addr_18" to="llike_load_18" fromId="945" toId="1024">
</dataflow>
<dataflow id="5949" from="tmp_s" to="zext_ln26_34" fromId="433" toId="1025">
</dataflow>
<dataflow id="5950" from="llike_load_18" to="lshr_ln26_34" fromId="1024" toId="1026">
</dataflow>
<dataflow id="5951" from="zext_ln26_34" to="lshr_ln26_34" fromId="1025" toId="1026">
</dataflow>
<dataflow id="5952" from="lshr_ln26_34" to="trunc_ln26_34" fromId="1026" toId="1027">
</dataflow>
<dataflow id="5953" from="trunc_ln26_34" to="bitcast_ln26_34" fromId="1027" toId="1028">
</dataflow>
<dataflow id="5954" from="llike_1_addr_18" to="llike_1_load_18" fromId="946" toId="1029">
</dataflow>
<dataflow id="5955" from="tmp_s" to="zext_ln26_35" fromId="433" toId="1030">
</dataflow>
<dataflow id="5956" from="llike_1_load_18" to="lshr_ln26_35" fromId="1029" toId="1031">
</dataflow>
<dataflow id="5957" from="zext_ln26_35" to="lshr_ln26_35" fromId="1030" toId="1031">
</dataflow>
<dataflow id="5958" from="lshr_ln26_35" to="trunc_ln26_35" fromId="1031" toId="1032">
</dataflow>
<dataflow id="5959" from="trunc_ln26_35" to="bitcast_ln26_35" fromId="1032" toId="1033">
</dataflow>
<dataflow id="5960" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_81" fromId="4764" toId="1034">
</dataflow>
<dataflow id="5961" from="bitcast_ln26_34" to="tmp_81" fromId="1028" toId="1034">
</dataflow>
<dataflow id="5962" from="bitcast_ln26_35" to="tmp_81" fromId="1033" toId="1034">
</dataflow>
<dataflow id="5963" from="tmp" to="tmp_81" fromId="129" toId="1034">
</dataflow>
<dataflow id="5964" from="llike_addr_19" to="llike_load_19" fromId="992" toId="1035">
</dataflow>
<dataflow id="5965" from="llike_1_addr_19" to="llike_1_load_19" fromId="993" toId="1036">
</dataflow>
<dataflow id="5966" from="tmp_2" to="tmp_945" fromId="426" toId="1037">
</dataflow>
<dataflow id="5968" from="StgValue_5967" to="tmp_945" fromId="5967" toId="1037">
</dataflow>
<dataflow id="5969" from="tmp_945" to="tmp_945_cast" fromId="1037" toId="1038">
</dataflow>
<dataflow id="5970" from="llike" to="llike_addr_20" fromId="4026" toId="1039">
</dataflow>
<dataflow id="5971" from="StgValue_4201" to="llike_addr_20" fromId="4201" toId="1039">
</dataflow>
<dataflow id="5972" from="tmp_945_cast" to="llike_addr_20" fromId="1038" toId="1039">
</dataflow>
<dataflow id="5973" from="llike_1" to="llike_1_addr_20" fromId="4027" toId="1040">
</dataflow>
<dataflow id="5974" from="StgValue_4201" to="llike_1_addr_20" fromId="4201" toId="1040">
</dataflow>
<dataflow id="5975" from="tmp_945_cast" to="llike_1_addr_20" fromId="1038" toId="1040">
</dataflow>
<dataflow id="5976" from="p_6" to="bitcast_ln29_12" fromId="964" toId="1041">
</dataflow>
<dataflow id="5977" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_36" fromId="5408" toId="1042">
</dataflow>
<dataflow id="5978" from="bitcast_ln29_12" to="tmp_36" fromId="1041" toId="1042">
</dataflow>
<dataflow id="5979" from="StgValue_5411" to="tmp_36" fromId="5411" toId="1042">
</dataflow>
<dataflow id="5980" from="StgValue_5413" to="tmp_36" fromId="5413" toId="1042">
</dataflow>
<dataflow id="5981" from="bitcast_ln29_12" to="trunc_ln29_12" fromId="1041" toId="1043">
</dataflow>
<dataflow id="5982" from="min_p_12" to="bitcast_ln29_13" fromId="1009" toId="1044">
</dataflow>
<dataflow id="5983" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_37" fromId="5408" toId="1045">
</dataflow>
<dataflow id="5984" from="bitcast_ln29_13" to="tmp_37" fromId="1044" toId="1045">
</dataflow>
<dataflow id="5985" from="StgValue_5411" to="tmp_37" fromId="5411" toId="1045">
</dataflow>
<dataflow id="5986" from="StgValue_5413" to="tmp_37" fromId="5413" toId="1045">
</dataflow>
<dataflow id="5987" from="bitcast_ln29_13" to="trunc_ln29_13" fromId="1044" toId="1046">
</dataflow>
<dataflow id="5988" from="tmp_36" to="icmp_ln29_24" fromId="1042" toId="1047">
</dataflow>
<dataflow id="5989" from="StgValue_5423" to="icmp_ln29_24" fromId="5423" toId="1047">
</dataflow>
<dataflow id="5990" from="trunc_ln29_12" to="icmp_ln29_25" fromId="1043" toId="1048">
</dataflow>
<dataflow id="5991" from="StgValue_5426" to="icmp_ln29_25" fromId="5426" toId="1048">
</dataflow>
<dataflow id="5992" from="icmp_ln29_25" to="or_ln29_12" fromId="1048" toId="1049">
</dataflow>
<dataflow id="5993" from="icmp_ln29_24" to="or_ln29_12" fromId="1047" toId="1049">
</dataflow>
<dataflow id="5994" from="tmp_37" to="icmp_ln29_26" fromId="1045" toId="1050">
</dataflow>
<dataflow id="5995" from="StgValue_5423" to="icmp_ln29_26" fromId="5423" toId="1050">
</dataflow>
<dataflow id="5996" from="trunc_ln29_13" to="icmp_ln29_27" fromId="1046" toId="1051">
</dataflow>
<dataflow id="5997" from="StgValue_5426" to="icmp_ln29_27" fromId="5426" toId="1051">
</dataflow>
<dataflow id="5998" from="icmp_ln29_27" to="or_ln29_13" fromId="1051" toId="1052">
</dataflow>
<dataflow id="5999" from="icmp_ln29_26" to="or_ln29_13" fromId="1050" toId="1052">
</dataflow>
<dataflow id="6000" from="or_ln29_12" to="and_ln29_12" fromId="1049" toId="1053">
</dataflow>
<dataflow id="6001" from="or_ln29_13" to="and_ln29_12" fromId="1052" toId="1053">
</dataflow>
<dataflow id="6002" from="p_6" to="tmp_38" fromId="964" toId="1054">
</dataflow>
<dataflow id="6003" from="min_p_12" to="tmp_38" fromId="1009" toId="1054">
</dataflow>
<dataflow id="6004" from="and_ln29_12" to="and_ln29_13" fromId="1053" toId="1055">
</dataflow>
<dataflow id="6005" from="tmp_38" to="and_ln29_13" fromId="1054" toId="1055">
</dataflow>
<dataflow id="6006" from="and_ln29_13" to="min_p_14" fromId="1055" toId="1056">
</dataflow>
<dataflow id="6007" from="p_6" to="min_p_14" fromId="964" toId="1056">
</dataflow>
<dataflow id="6008" from="min_p_12" to="min_p_14" fromId="1009" toId="1056">
</dataflow>
<dataflow id="6009" from="p_7" to="tmp_42" fromId="1011" toId="1057">
</dataflow>
<dataflow id="6010" from="min_p_14" to="tmp_42" fromId="1056" toId="1057">
</dataflow>
<dataflow id="6011" from="add52_8" to="p_8" fromId="829" toId="1058">
</dataflow>
<dataflow id="6012" from="tmp_10" to="p_8" fromId="413" toId="1058">
</dataflow>
<dataflow id="6013" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1059">
</dataflow>
<dataflow id="6014" from="p_8" to="specfucore_ln8" fromId="1058" toId="1059">
</dataflow>
<dataflow id="6015" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1059">
</dataflow>
<dataflow id="6016" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1059">
</dataflow>
<dataflow id="6017" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1059">
</dataflow>
<dataflow id="6018" from="add52_9" to="p_9" fromId="876" toId="1060">
</dataflow>
<dataflow id="6019" from="tmp_10" to="p_9" fromId="413" toId="1060">
</dataflow>
<dataflow id="6020" from="add52_s" to="p_10" fromId="923" toId="1061">
</dataflow>
<dataflow id="6021" from="tmp_10" to="p_10" fromId="413" toId="1061">
</dataflow>
<dataflow id="6022" from="add52_10" to="p_11" fromId="970" toId="1062">
</dataflow>
<dataflow id="6023" from="tmp_10" to="p_11" fromId="413" toId="1062">
</dataflow>
<dataflow id="6024" from="add52_11" to="p_12" fromId="1017" toId="1063">
</dataflow>
<dataflow id="6025" from="tmp_10" to="p_12" fromId="413" toId="1063">
</dataflow>
<dataflow id="6026" from="tmp_63" to="add52_12" fromId="846" toId="1064">
</dataflow>
<dataflow id="6027" from="bitcast_ln27_13" to="add52_12" fromId="881" toId="1064">
</dataflow>
<dataflow id="6028" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1065">
</dataflow>
<dataflow id="6029" from="add52_12" to="specfucore_ln28" fromId="1064" toId="1065">
</dataflow>
<dataflow id="6030" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1065">
</dataflow>
<dataflow id="6031" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1065">
</dataflow>
<dataflow id="6032" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1065">
</dataflow>
<dataflow id="6033" from="tmp_67" to="add52_13" fromId="893" toId="1066">
</dataflow>
<dataflow id="6034" from="bitcast_ln27_14" to="add52_13" fromId="928" toId="1066">
</dataflow>
<dataflow id="6035" from="tmp_71" to="add52_14" fromId="940" toId="1067">
</dataflow>
<dataflow id="6036" from="bitcast_ln27_15" to="add52_14" fromId="975" toId="1067">
</dataflow>
<dataflow id="6037" from="tmp_76" to="add52_15" fromId="987" toId="1068">
</dataflow>
<dataflow id="6038" from="bitcast_ln27_16" to="add52_15" fromId="1022" toId="1068">
</dataflow>
<dataflow id="6039" from="tmp_82" to="bitcast_ln27_17" fromId="191" toId="1069">
</dataflow>
<dataflow id="6040" from="tmp_81" to="add52_16" fromId="1034" toId="1070">
</dataflow>
<dataflow id="6041" from="bitcast_ln27_17" to="add52_16" fromId="1069" toId="1070">
</dataflow>
<dataflow id="6042" from="llike_addr_19" to="llike_load_19" fromId="992" toId="1071">
</dataflow>
<dataflow id="6043" from="tmp_s" to="zext_ln26_36" fromId="433" toId="1072">
</dataflow>
<dataflow id="6044" from="llike_load_19" to="lshr_ln26_36" fromId="1071" toId="1073">
</dataflow>
<dataflow id="6045" from="zext_ln26_36" to="lshr_ln26_36" fromId="1072" toId="1073">
</dataflow>
<dataflow id="6046" from="lshr_ln26_36" to="trunc_ln26_36" fromId="1073" toId="1074">
</dataflow>
<dataflow id="6047" from="trunc_ln26_36" to="bitcast_ln26_36" fromId="1074" toId="1075">
</dataflow>
<dataflow id="6048" from="llike_1_addr_19" to="llike_1_load_19" fromId="993" toId="1076">
</dataflow>
<dataflow id="6049" from="tmp_s" to="zext_ln26_37" fromId="433" toId="1077">
</dataflow>
<dataflow id="6050" from="llike_1_load_19" to="lshr_ln26_37" fromId="1076" toId="1078">
</dataflow>
<dataflow id="6051" from="zext_ln26_37" to="lshr_ln26_37" fromId="1077" toId="1078">
</dataflow>
<dataflow id="6052" from="lshr_ln26_37" to="trunc_ln26_37" fromId="1078" toId="1079">
</dataflow>
<dataflow id="6053" from="trunc_ln26_37" to="bitcast_ln26_37" fromId="1079" toId="1080">
</dataflow>
<dataflow id="6054" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_86" fromId="4764" toId="1081">
</dataflow>
<dataflow id="6055" from="bitcast_ln26_36" to="tmp_86" fromId="1075" toId="1081">
</dataflow>
<dataflow id="6056" from="bitcast_ln26_37" to="tmp_86" fromId="1080" toId="1081">
</dataflow>
<dataflow id="6057" from="tmp" to="tmp_86" fromId="129" toId="1081">
</dataflow>
<dataflow id="6058" from="llike_addr_20" to="llike_load_20" fromId="1039" toId="1082">
</dataflow>
<dataflow id="6059" from="llike_1_addr_20" to="llike_1_load_20" fromId="1040" toId="1083">
</dataflow>
<dataflow id="6060" from="tmp_2" to="tmp_946" fromId="426" toId="1084">
</dataflow>
<dataflow id="6062" from="StgValue_6061" to="tmp_946" fromId="6061" toId="1084">
</dataflow>
<dataflow id="6063" from="tmp_946" to="tmp_946_cast" fromId="1084" toId="1085">
</dataflow>
<dataflow id="6064" from="llike" to="llike_addr_21" fromId="4026" toId="1086">
</dataflow>
<dataflow id="6065" from="StgValue_4201" to="llike_addr_21" fromId="4201" toId="1086">
</dataflow>
<dataflow id="6066" from="tmp_946_cast" to="llike_addr_21" fromId="1085" toId="1086">
</dataflow>
<dataflow id="6067" from="llike_1" to="llike_1_addr_21" fromId="4027" toId="1087">
</dataflow>
<dataflow id="6068" from="StgValue_4201" to="llike_1_addr_21" fromId="4201" toId="1087">
</dataflow>
<dataflow id="6069" from="tmp_946_cast" to="llike_1_addr_21" fromId="1085" toId="1087">
</dataflow>
<dataflow id="6070" from="p_7" to="bitcast_ln29_14" fromId="1011" toId="1088">
</dataflow>
<dataflow id="6071" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_40" fromId="5408" toId="1089">
</dataflow>
<dataflow id="6072" from="bitcast_ln29_14" to="tmp_40" fromId="1088" toId="1089">
</dataflow>
<dataflow id="6073" from="StgValue_5411" to="tmp_40" fromId="5411" toId="1089">
</dataflow>
<dataflow id="6074" from="StgValue_5413" to="tmp_40" fromId="5413" toId="1089">
</dataflow>
<dataflow id="6075" from="bitcast_ln29_14" to="trunc_ln29_14" fromId="1088" toId="1090">
</dataflow>
<dataflow id="6076" from="min_p_14" to="bitcast_ln29_15" fromId="1056" toId="1091">
</dataflow>
<dataflow id="6077" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_41" fromId="5408" toId="1092">
</dataflow>
<dataflow id="6078" from="bitcast_ln29_15" to="tmp_41" fromId="1091" toId="1092">
</dataflow>
<dataflow id="6079" from="StgValue_5411" to="tmp_41" fromId="5411" toId="1092">
</dataflow>
<dataflow id="6080" from="StgValue_5413" to="tmp_41" fromId="5413" toId="1092">
</dataflow>
<dataflow id="6081" from="bitcast_ln29_15" to="trunc_ln29_15" fromId="1091" toId="1093">
</dataflow>
<dataflow id="6082" from="tmp_40" to="icmp_ln29_28" fromId="1089" toId="1094">
</dataflow>
<dataflow id="6083" from="StgValue_5423" to="icmp_ln29_28" fromId="5423" toId="1094">
</dataflow>
<dataflow id="6084" from="trunc_ln29_14" to="icmp_ln29_29" fromId="1090" toId="1095">
</dataflow>
<dataflow id="6085" from="StgValue_5426" to="icmp_ln29_29" fromId="5426" toId="1095">
</dataflow>
<dataflow id="6086" from="icmp_ln29_29" to="or_ln29_14" fromId="1095" toId="1096">
</dataflow>
<dataflow id="6087" from="icmp_ln29_28" to="or_ln29_14" fromId="1094" toId="1096">
</dataflow>
<dataflow id="6088" from="tmp_41" to="icmp_ln29_30" fromId="1092" toId="1097">
</dataflow>
<dataflow id="6089" from="StgValue_5423" to="icmp_ln29_30" fromId="5423" toId="1097">
</dataflow>
<dataflow id="6090" from="trunc_ln29_15" to="icmp_ln29_31" fromId="1093" toId="1098">
</dataflow>
<dataflow id="6091" from="StgValue_5426" to="icmp_ln29_31" fromId="5426" toId="1098">
</dataflow>
<dataflow id="6092" from="icmp_ln29_31" to="or_ln29_15" fromId="1098" toId="1099">
</dataflow>
<dataflow id="6093" from="icmp_ln29_30" to="or_ln29_15" fromId="1097" toId="1099">
</dataflow>
<dataflow id="6094" from="or_ln29_14" to="and_ln29_14" fromId="1096" toId="1100">
</dataflow>
<dataflow id="6095" from="or_ln29_15" to="and_ln29_14" fromId="1099" toId="1100">
</dataflow>
<dataflow id="6096" from="p_7" to="tmp_42" fromId="1011" toId="1101">
</dataflow>
<dataflow id="6097" from="min_p_14" to="tmp_42" fromId="1056" toId="1101">
</dataflow>
<dataflow id="6098" from="and_ln29_14" to="and_ln29_15" fromId="1100" toId="1102">
</dataflow>
<dataflow id="6099" from="tmp_42" to="and_ln29_15" fromId="1101" toId="1102">
</dataflow>
<dataflow id="6100" from="and_ln29_15" to="min_p_16" fromId="1102" toId="1103">
</dataflow>
<dataflow id="6101" from="p_7" to="min_p_16" fromId="1011" toId="1103">
</dataflow>
<dataflow id="6102" from="min_p_14" to="min_p_16" fromId="1056" toId="1103">
</dataflow>
<dataflow id="6103" from="p_8" to="tmp_46" fromId="1058" toId="1104">
</dataflow>
<dataflow id="6104" from="min_p_16" to="tmp_46" fromId="1103" toId="1104">
</dataflow>
<dataflow id="6105" from="add52_9" to="p_9" fromId="876" toId="1105">
</dataflow>
<dataflow id="6106" from="tmp_10" to="p_9" fromId="413" toId="1105">
</dataflow>
<dataflow id="6107" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1106">
</dataflow>
<dataflow id="6108" from="p_9" to="specfucore_ln8" fromId="1105" toId="1106">
</dataflow>
<dataflow id="6109" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1106">
</dataflow>
<dataflow id="6110" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1106">
</dataflow>
<dataflow id="6111" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1106">
</dataflow>
<dataflow id="6112" from="add52_s" to="p_10" fromId="923" toId="1107">
</dataflow>
<dataflow id="6113" from="tmp_10" to="p_10" fromId="413" toId="1107">
</dataflow>
<dataflow id="6114" from="add52_10" to="p_11" fromId="970" toId="1108">
</dataflow>
<dataflow id="6115" from="tmp_10" to="p_11" fromId="413" toId="1108">
</dataflow>
<dataflow id="6116" from="add52_11" to="p_12" fromId="1017" toId="1109">
</dataflow>
<dataflow id="6117" from="tmp_10" to="p_12" fromId="413" toId="1109">
</dataflow>
<dataflow id="6118" from="add52_12" to="p_13" fromId="1064" toId="1110">
</dataflow>
<dataflow id="6119" from="tmp_10" to="p_13" fromId="413" toId="1110">
</dataflow>
<dataflow id="6120" from="tmp_67" to="add52_13" fromId="893" toId="1111">
</dataflow>
<dataflow id="6121" from="bitcast_ln27_14" to="add52_13" fromId="928" toId="1111">
</dataflow>
<dataflow id="6122" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1112">
</dataflow>
<dataflow id="6123" from="add52_13" to="specfucore_ln28" fromId="1111" toId="1112">
</dataflow>
<dataflow id="6124" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1112">
</dataflow>
<dataflow id="6125" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1112">
</dataflow>
<dataflow id="6126" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1112">
</dataflow>
<dataflow id="6127" from="tmp_71" to="add52_14" fromId="940" toId="1113">
</dataflow>
<dataflow id="6128" from="bitcast_ln27_15" to="add52_14" fromId="975" toId="1113">
</dataflow>
<dataflow id="6129" from="tmp_76" to="add52_15" fromId="987" toId="1114">
</dataflow>
<dataflow id="6130" from="bitcast_ln27_16" to="add52_15" fromId="1022" toId="1114">
</dataflow>
<dataflow id="6131" from="tmp_81" to="add52_16" fromId="1034" toId="1115">
</dataflow>
<dataflow id="6132" from="bitcast_ln27_17" to="add52_16" fromId="1069" toId="1115">
</dataflow>
<dataflow id="6133" from="tmp_87" to="bitcast_ln27_18" fromId="192" toId="1116">
</dataflow>
<dataflow id="6134" from="tmp_86" to="add52_17" fromId="1081" toId="1117">
</dataflow>
<dataflow id="6135" from="bitcast_ln27_18" to="add52_17" fromId="1116" toId="1117">
</dataflow>
<dataflow id="6136" from="llike_addr_20" to="llike_load_20" fromId="1039" toId="1118">
</dataflow>
<dataflow id="6137" from="tmp_s" to="zext_ln26_38" fromId="433" toId="1119">
</dataflow>
<dataflow id="6138" from="llike_load_20" to="lshr_ln26_38" fromId="1118" toId="1120">
</dataflow>
<dataflow id="6139" from="zext_ln26_38" to="lshr_ln26_38" fromId="1119" toId="1120">
</dataflow>
<dataflow id="6140" from="lshr_ln26_38" to="trunc_ln26_38" fromId="1120" toId="1121">
</dataflow>
<dataflow id="6141" from="trunc_ln26_38" to="bitcast_ln26_38" fromId="1121" toId="1122">
</dataflow>
<dataflow id="6142" from="llike_1_addr_20" to="llike_1_load_20" fromId="1040" toId="1123">
</dataflow>
<dataflow id="6143" from="tmp_s" to="zext_ln26_39" fromId="433" toId="1124">
</dataflow>
<dataflow id="6144" from="llike_1_load_20" to="lshr_ln26_39" fromId="1123" toId="1125">
</dataflow>
<dataflow id="6145" from="zext_ln26_39" to="lshr_ln26_39" fromId="1124" toId="1125">
</dataflow>
<dataflow id="6146" from="lshr_ln26_39" to="trunc_ln26_39" fromId="1125" toId="1126">
</dataflow>
<dataflow id="6147" from="trunc_ln26_39" to="bitcast_ln26_39" fromId="1126" toId="1127">
</dataflow>
<dataflow id="6148" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_91" fromId="4764" toId="1128">
</dataflow>
<dataflow id="6149" from="bitcast_ln26_38" to="tmp_91" fromId="1122" toId="1128">
</dataflow>
<dataflow id="6150" from="bitcast_ln26_39" to="tmp_91" fromId="1127" toId="1128">
</dataflow>
<dataflow id="6151" from="tmp" to="tmp_91" fromId="129" toId="1128">
</dataflow>
<dataflow id="6152" from="llike_addr_21" to="llike_load_21" fromId="1086" toId="1129">
</dataflow>
<dataflow id="6153" from="llike_1_addr_21" to="llike_1_load_21" fromId="1087" toId="1130">
</dataflow>
<dataflow id="6154" from="tmp_2" to="tmp_947" fromId="426" toId="1131">
</dataflow>
<dataflow id="6156" from="StgValue_6155" to="tmp_947" fromId="6155" toId="1131">
</dataflow>
<dataflow id="6157" from="tmp_947" to="tmp_947_cast" fromId="1131" toId="1132">
</dataflow>
<dataflow id="6158" from="llike" to="llike_addr_22" fromId="4026" toId="1133">
</dataflow>
<dataflow id="6159" from="StgValue_4201" to="llike_addr_22" fromId="4201" toId="1133">
</dataflow>
<dataflow id="6160" from="tmp_947_cast" to="llike_addr_22" fromId="1132" toId="1133">
</dataflow>
<dataflow id="6161" from="llike_1" to="llike_1_addr_22" fromId="4027" toId="1134">
</dataflow>
<dataflow id="6162" from="StgValue_4201" to="llike_1_addr_22" fromId="4201" toId="1134">
</dataflow>
<dataflow id="6163" from="tmp_947_cast" to="llike_1_addr_22" fromId="1132" toId="1134">
</dataflow>
<dataflow id="6164" from="p_8" to="bitcast_ln29_16" fromId="1058" toId="1135">
</dataflow>
<dataflow id="6165" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_44" fromId="5408" toId="1136">
</dataflow>
<dataflow id="6166" from="bitcast_ln29_16" to="tmp_44" fromId="1135" toId="1136">
</dataflow>
<dataflow id="6167" from="StgValue_5411" to="tmp_44" fromId="5411" toId="1136">
</dataflow>
<dataflow id="6168" from="StgValue_5413" to="tmp_44" fromId="5413" toId="1136">
</dataflow>
<dataflow id="6169" from="bitcast_ln29_16" to="trunc_ln29_16" fromId="1135" toId="1137">
</dataflow>
<dataflow id="6170" from="min_p_16" to="bitcast_ln29_17" fromId="1103" toId="1138">
</dataflow>
<dataflow id="6171" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_45" fromId="5408" toId="1139">
</dataflow>
<dataflow id="6172" from="bitcast_ln29_17" to="tmp_45" fromId="1138" toId="1139">
</dataflow>
<dataflow id="6173" from="StgValue_5411" to="tmp_45" fromId="5411" toId="1139">
</dataflow>
<dataflow id="6174" from="StgValue_5413" to="tmp_45" fromId="5413" toId="1139">
</dataflow>
<dataflow id="6175" from="bitcast_ln29_17" to="trunc_ln29_17" fromId="1138" toId="1140">
</dataflow>
<dataflow id="6176" from="tmp_44" to="icmp_ln29_32" fromId="1136" toId="1141">
</dataflow>
<dataflow id="6177" from="StgValue_5423" to="icmp_ln29_32" fromId="5423" toId="1141">
</dataflow>
<dataflow id="6178" from="trunc_ln29_16" to="icmp_ln29_33" fromId="1137" toId="1142">
</dataflow>
<dataflow id="6179" from="StgValue_5426" to="icmp_ln29_33" fromId="5426" toId="1142">
</dataflow>
<dataflow id="6180" from="icmp_ln29_33" to="or_ln29_16" fromId="1142" toId="1143">
</dataflow>
<dataflow id="6181" from="icmp_ln29_32" to="or_ln29_16" fromId="1141" toId="1143">
</dataflow>
<dataflow id="6182" from="tmp_45" to="icmp_ln29_34" fromId="1139" toId="1144">
</dataflow>
<dataflow id="6183" from="StgValue_5423" to="icmp_ln29_34" fromId="5423" toId="1144">
</dataflow>
<dataflow id="6184" from="trunc_ln29_17" to="icmp_ln29_35" fromId="1140" toId="1145">
</dataflow>
<dataflow id="6185" from="StgValue_5426" to="icmp_ln29_35" fromId="5426" toId="1145">
</dataflow>
<dataflow id="6186" from="icmp_ln29_35" to="or_ln29_17" fromId="1145" toId="1146">
</dataflow>
<dataflow id="6187" from="icmp_ln29_34" to="or_ln29_17" fromId="1144" toId="1146">
</dataflow>
<dataflow id="6188" from="or_ln29_16" to="and_ln29_16" fromId="1143" toId="1147">
</dataflow>
<dataflow id="6189" from="or_ln29_17" to="and_ln29_16" fromId="1146" toId="1147">
</dataflow>
<dataflow id="6190" from="p_8" to="tmp_46" fromId="1058" toId="1148">
</dataflow>
<dataflow id="6191" from="min_p_16" to="tmp_46" fromId="1103" toId="1148">
</dataflow>
<dataflow id="6192" from="and_ln29_16" to="and_ln29_17" fromId="1147" toId="1149">
</dataflow>
<dataflow id="6193" from="tmp_46" to="and_ln29_17" fromId="1148" toId="1149">
</dataflow>
<dataflow id="6194" from="and_ln29_17" to="min_p_18" fromId="1149" toId="1150">
</dataflow>
<dataflow id="6195" from="p_8" to="min_p_18" fromId="1058" toId="1150">
</dataflow>
<dataflow id="6196" from="min_p_16" to="min_p_18" fromId="1103" toId="1150">
</dataflow>
<dataflow id="6197" from="p_9" to="tmp_50" fromId="1105" toId="1151">
</dataflow>
<dataflow id="6198" from="min_p_18" to="tmp_50" fromId="1150" toId="1151">
</dataflow>
<dataflow id="6199" from="add52_s" to="p_10" fromId="923" toId="1152">
</dataflow>
<dataflow id="6200" from="tmp_10" to="p_10" fromId="413" toId="1152">
</dataflow>
<dataflow id="6201" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1153">
</dataflow>
<dataflow id="6202" from="p_10" to="specfucore_ln8" fromId="1152" toId="1153">
</dataflow>
<dataflow id="6203" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1153">
</dataflow>
<dataflow id="6204" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1153">
</dataflow>
<dataflow id="6205" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1153">
</dataflow>
<dataflow id="6206" from="add52_10" to="p_11" fromId="970" toId="1154">
</dataflow>
<dataflow id="6207" from="tmp_10" to="p_11" fromId="413" toId="1154">
</dataflow>
<dataflow id="6208" from="add52_11" to="p_12" fromId="1017" toId="1155">
</dataflow>
<dataflow id="6209" from="tmp_10" to="p_12" fromId="413" toId="1155">
</dataflow>
<dataflow id="6210" from="add52_12" to="p_13" fromId="1064" toId="1156">
</dataflow>
<dataflow id="6211" from="tmp_10" to="p_13" fromId="413" toId="1156">
</dataflow>
<dataflow id="6212" from="add52_13" to="p_14" fromId="1111" toId="1157">
</dataflow>
<dataflow id="6213" from="tmp_10" to="p_14" fromId="413" toId="1157">
</dataflow>
<dataflow id="6214" from="tmp_71" to="add52_14" fromId="940" toId="1158">
</dataflow>
<dataflow id="6215" from="bitcast_ln27_15" to="add52_14" fromId="975" toId="1158">
</dataflow>
<dataflow id="6216" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1159">
</dataflow>
<dataflow id="6217" from="add52_14" to="specfucore_ln28" fromId="1158" toId="1159">
</dataflow>
<dataflow id="6218" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1159">
</dataflow>
<dataflow id="6219" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1159">
</dataflow>
<dataflow id="6220" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1159">
</dataflow>
<dataflow id="6221" from="tmp_76" to="add52_15" fromId="987" toId="1160">
</dataflow>
<dataflow id="6222" from="bitcast_ln27_16" to="add52_15" fromId="1022" toId="1160">
</dataflow>
<dataflow id="6223" from="tmp_81" to="add52_16" fromId="1034" toId="1161">
</dataflow>
<dataflow id="6224" from="bitcast_ln27_17" to="add52_16" fromId="1069" toId="1161">
</dataflow>
<dataflow id="6225" from="tmp_86" to="add52_17" fromId="1081" toId="1162">
</dataflow>
<dataflow id="6226" from="bitcast_ln27_18" to="add52_17" fromId="1116" toId="1162">
</dataflow>
<dataflow id="6227" from="tmp_92" to="bitcast_ln27_19" fromId="217" toId="1163">
</dataflow>
<dataflow id="6228" from="tmp_91" to="add52_18" fromId="1128" toId="1164">
</dataflow>
<dataflow id="6229" from="bitcast_ln27_19" to="add52_18" fromId="1163" toId="1164">
</dataflow>
<dataflow id="6230" from="llike_addr_21" to="llike_load_21" fromId="1086" toId="1165">
</dataflow>
<dataflow id="6231" from="tmp_s" to="zext_ln26_40" fromId="433" toId="1166">
</dataflow>
<dataflow id="6232" from="llike_load_21" to="lshr_ln26_40" fromId="1165" toId="1167">
</dataflow>
<dataflow id="6233" from="zext_ln26_40" to="lshr_ln26_40" fromId="1166" toId="1167">
</dataflow>
<dataflow id="6234" from="lshr_ln26_40" to="trunc_ln26_40" fromId="1167" toId="1168">
</dataflow>
<dataflow id="6235" from="trunc_ln26_40" to="bitcast_ln26_40" fromId="1168" toId="1169">
</dataflow>
<dataflow id="6236" from="llike_1_addr_21" to="llike_1_load_21" fromId="1087" toId="1170">
</dataflow>
<dataflow id="6237" from="tmp_s" to="zext_ln26_41" fromId="433" toId="1171">
</dataflow>
<dataflow id="6238" from="llike_1_load_21" to="lshr_ln26_41" fromId="1170" toId="1172">
</dataflow>
<dataflow id="6239" from="zext_ln26_41" to="lshr_ln26_41" fromId="1171" toId="1172">
</dataflow>
<dataflow id="6240" from="lshr_ln26_41" to="trunc_ln26_41" fromId="1172" toId="1173">
</dataflow>
<dataflow id="6241" from="trunc_ln26_41" to="bitcast_ln26_41" fromId="1173" toId="1174">
</dataflow>
<dataflow id="6242" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_96" fromId="4764" toId="1175">
</dataflow>
<dataflow id="6243" from="bitcast_ln26_40" to="tmp_96" fromId="1169" toId="1175">
</dataflow>
<dataflow id="6244" from="bitcast_ln26_41" to="tmp_96" fromId="1174" toId="1175">
</dataflow>
<dataflow id="6245" from="tmp" to="tmp_96" fromId="129" toId="1175">
</dataflow>
<dataflow id="6246" from="llike_addr_22" to="llike_load_22" fromId="1133" toId="1176">
</dataflow>
<dataflow id="6247" from="llike_1_addr_22" to="llike_1_load_22" fromId="1134" toId="1177">
</dataflow>
<dataflow id="6248" from="tmp_2" to="tmp_948" fromId="426" toId="1178">
</dataflow>
<dataflow id="6250" from="StgValue_6249" to="tmp_948" fromId="6249" toId="1178">
</dataflow>
<dataflow id="6251" from="tmp_948" to="tmp_948_cast" fromId="1178" toId="1179">
</dataflow>
<dataflow id="6252" from="llike" to="llike_addr_23" fromId="4026" toId="1180">
</dataflow>
<dataflow id="6253" from="StgValue_4201" to="llike_addr_23" fromId="4201" toId="1180">
</dataflow>
<dataflow id="6254" from="tmp_948_cast" to="llike_addr_23" fromId="1179" toId="1180">
</dataflow>
<dataflow id="6255" from="llike_1" to="llike_1_addr_23" fromId="4027" toId="1181">
</dataflow>
<dataflow id="6256" from="StgValue_4201" to="llike_1_addr_23" fromId="4201" toId="1181">
</dataflow>
<dataflow id="6257" from="tmp_948_cast" to="llike_1_addr_23" fromId="1179" toId="1181">
</dataflow>
<dataflow id="6258" from="p_9" to="bitcast_ln29_18" fromId="1105" toId="1182">
</dataflow>
<dataflow id="6259" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_48" fromId="5408" toId="1183">
</dataflow>
<dataflow id="6260" from="bitcast_ln29_18" to="tmp_48" fromId="1182" toId="1183">
</dataflow>
<dataflow id="6261" from="StgValue_5411" to="tmp_48" fromId="5411" toId="1183">
</dataflow>
<dataflow id="6262" from="StgValue_5413" to="tmp_48" fromId="5413" toId="1183">
</dataflow>
<dataflow id="6263" from="bitcast_ln29_18" to="trunc_ln29_18" fromId="1182" toId="1184">
</dataflow>
<dataflow id="6264" from="min_p_18" to="bitcast_ln29_19" fromId="1150" toId="1185">
</dataflow>
<dataflow id="6265" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_49" fromId="5408" toId="1186">
</dataflow>
<dataflow id="6266" from="bitcast_ln29_19" to="tmp_49" fromId="1185" toId="1186">
</dataflow>
<dataflow id="6267" from="StgValue_5411" to="tmp_49" fromId="5411" toId="1186">
</dataflow>
<dataflow id="6268" from="StgValue_5413" to="tmp_49" fromId="5413" toId="1186">
</dataflow>
<dataflow id="6269" from="bitcast_ln29_19" to="trunc_ln29_19" fromId="1185" toId="1187">
</dataflow>
<dataflow id="6270" from="tmp_48" to="icmp_ln29_36" fromId="1183" toId="1188">
</dataflow>
<dataflow id="6271" from="StgValue_5423" to="icmp_ln29_36" fromId="5423" toId="1188">
</dataflow>
<dataflow id="6272" from="trunc_ln29_18" to="icmp_ln29_37" fromId="1184" toId="1189">
</dataflow>
<dataflow id="6273" from="StgValue_5426" to="icmp_ln29_37" fromId="5426" toId="1189">
</dataflow>
<dataflow id="6274" from="icmp_ln29_37" to="or_ln29_18" fromId="1189" toId="1190">
</dataflow>
<dataflow id="6275" from="icmp_ln29_36" to="or_ln29_18" fromId="1188" toId="1190">
</dataflow>
<dataflow id="6276" from="tmp_49" to="icmp_ln29_38" fromId="1186" toId="1191">
</dataflow>
<dataflow id="6277" from="StgValue_5423" to="icmp_ln29_38" fromId="5423" toId="1191">
</dataflow>
<dataflow id="6278" from="trunc_ln29_19" to="icmp_ln29_39" fromId="1187" toId="1192">
</dataflow>
<dataflow id="6279" from="StgValue_5426" to="icmp_ln29_39" fromId="5426" toId="1192">
</dataflow>
<dataflow id="6280" from="icmp_ln29_39" to="or_ln29_19" fromId="1192" toId="1193">
</dataflow>
<dataflow id="6281" from="icmp_ln29_38" to="or_ln29_19" fromId="1191" toId="1193">
</dataflow>
<dataflow id="6282" from="or_ln29_18" to="and_ln29_18" fromId="1190" toId="1194">
</dataflow>
<dataflow id="6283" from="or_ln29_19" to="and_ln29_18" fromId="1193" toId="1194">
</dataflow>
<dataflow id="6284" from="p_9" to="tmp_50" fromId="1105" toId="1195">
</dataflow>
<dataflow id="6285" from="min_p_18" to="tmp_50" fromId="1150" toId="1195">
</dataflow>
<dataflow id="6286" from="and_ln29_18" to="and_ln29_19" fromId="1194" toId="1196">
</dataflow>
<dataflow id="6287" from="tmp_50" to="and_ln29_19" fromId="1195" toId="1196">
</dataflow>
<dataflow id="6288" from="and_ln29_19" to="min_p_20" fromId="1196" toId="1197">
</dataflow>
<dataflow id="6289" from="p_9" to="min_p_20" fromId="1105" toId="1197">
</dataflow>
<dataflow id="6290" from="min_p_18" to="min_p_20" fromId="1150" toId="1197">
</dataflow>
<dataflow id="6291" from="p_10" to="tmp_54" fromId="1152" toId="1198">
</dataflow>
<dataflow id="6292" from="min_p_20" to="tmp_54" fromId="1197" toId="1198">
</dataflow>
<dataflow id="6293" from="add52_10" to="p_11" fromId="970" toId="1199">
</dataflow>
<dataflow id="6294" from="tmp_10" to="p_11" fromId="413" toId="1199">
</dataflow>
<dataflow id="6295" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1200">
</dataflow>
<dataflow id="6296" from="p_11" to="specfucore_ln8" fromId="1199" toId="1200">
</dataflow>
<dataflow id="6297" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1200">
</dataflow>
<dataflow id="6298" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1200">
</dataflow>
<dataflow id="6299" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1200">
</dataflow>
<dataflow id="6300" from="add52_11" to="p_12" fromId="1017" toId="1201">
</dataflow>
<dataflow id="6301" from="tmp_10" to="p_12" fromId="413" toId="1201">
</dataflow>
<dataflow id="6302" from="add52_12" to="p_13" fromId="1064" toId="1202">
</dataflow>
<dataflow id="6303" from="tmp_10" to="p_13" fromId="413" toId="1202">
</dataflow>
<dataflow id="6304" from="add52_13" to="p_14" fromId="1111" toId="1203">
</dataflow>
<dataflow id="6305" from="tmp_10" to="p_14" fromId="413" toId="1203">
</dataflow>
<dataflow id="6306" from="add52_14" to="p_15" fromId="1158" toId="1204">
</dataflow>
<dataflow id="6307" from="tmp_10" to="p_15" fromId="413" toId="1204">
</dataflow>
<dataflow id="6308" from="tmp_76" to="add52_15" fromId="987" toId="1205">
</dataflow>
<dataflow id="6309" from="bitcast_ln27_16" to="add52_15" fromId="1022" toId="1205">
</dataflow>
<dataflow id="6310" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1206">
</dataflow>
<dataflow id="6311" from="add52_15" to="specfucore_ln28" fromId="1205" toId="1206">
</dataflow>
<dataflow id="6312" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1206">
</dataflow>
<dataflow id="6313" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1206">
</dataflow>
<dataflow id="6314" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1206">
</dataflow>
<dataflow id="6315" from="tmp_81" to="add52_16" fromId="1034" toId="1207">
</dataflow>
<dataflow id="6316" from="bitcast_ln27_17" to="add52_16" fromId="1069" toId="1207">
</dataflow>
<dataflow id="6317" from="tmp_86" to="add52_17" fromId="1081" toId="1208">
</dataflow>
<dataflow id="6318" from="bitcast_ln27_18" to="add52_17" fromId="1116" toId="1208">
</dataflow>
<dataflow id="6319" from="tmp_91" to="add52_18" fromId="1128" toId="1209">
</dataflow>
<dataflow id="6320" from="bitcast_ln27_19" to="add52_18" fromId="1163" toId="1209">
</dataflow>
<dataflow id="6321" from="tmp_97" to="bitcast_ln27_20" fromId="218" toId="1210">
</dataflow>
<dataflow id="6322" from="tmp_96" to="add52_19" fromId="1175" toId="1211">
</dataflow>
<dataflow id="6323" from="bitcast_ln27_20" to="add52_19" fromId="1210" toId="1211">
</dataflow>
<dataflow id="6324" from="llike_addr_22" to="llike_load_22" fromId="1133" toId="1212">
</dataflow>
<dataflow id="6325" from="tmp_s" to="zext_ln26_42" fromId="433" toId="1213">
</dataflow>
<dataflow id="6326" from="llike_load_22" to="lshr_ln26_42" fromId="1212" toId="1214">
</dataflow>
<dataflow id="6327" from="zext_ln26_42" to="lshr_ln26_42" fromId="1213" toId="1214">
</dataflow>
<dataflow id="6328" from="lshr_ln26_42" to="trunc_ln26_42" fromId="1214" toId="1215">
</dataflow>
<dataflow id="6329" from="trunc_ln26_42" to="bitcast_ln26_42" fromId="1215" toId="1216">
</dataflow>
<dataflow id="6330" from="llike_1_addr_22" to="llike_1_load_22" fromId="1134" toId="1217">
</dataflow>
<dataflow id="6331" from="tmp_s" to="zext_ln26_43" fromId="433" toId="1218">
</dataflow>
<dataflow id="6332" from="llike_1_load_22" to="lshr_ln26_43" fromId="1217" toId="1219">
</dataflow>
<dataflow id="6333" from="zext_ln26_43" to="lshr_ln26_43" fromId="1218" toId="1219">
</dataflow>
<dataflow id="6334" from="lshr_ln26_43" to="trunc_ln26_43" fromId="1219" toId="1220">
</dataflow>
<dataflow id="6335" from="trunc_ln26_43" to="bitcast_ln26_43" fromId="1220" toId="1221">
</dataflow>
<dataflow id="6336" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_101" fromId="4764" toId="1222">
</dataflow>
<dataflow id="6337" from="bitcast_ln26_42" to="tmp_101" fromId="1216" toId="1222">
</dataflow>
<dataflow id="6338" from="bitcast_ln26_43" to="tmp_101" fromId="1221" toId="1222">
</dataflow>
<dataflow id="6339" from="tmp" to="tmp_101" fromId="129" toId="1222">
</dataflow>
<dataflow id="6340" from="llike_addr_23" to="llike_load_23" fromId="1180" toId="1223">
</dataflow>
<dataflow id="6341" from="llike_1_addr_23" to="llike_1_load_23" fromId="1181" toId="1224">
</dataflow>
<dataflow id="6342" from="tmp_2" to="tmp_949" fromId="426" toId="1225">
</dataflow>
<dataflow id="6344" from="StgValue_6343" to="tmp_949" fromId="6343" toId="1225">
</dataflow>
<dataflow id="6345" from="tmp_949" to="tmp_949_cast" fromId="1225" toId="1226">
</dataflow>
<dataflow id="6346" from="llike" to="llike_addr_24" fromId="4026" toId="1227">
</dataflow>
<dataflow id="6347" from="StgValue_4201" to="llike_addr_24" fromId="4201" toId="1227">
</dataflow>
<dataflow id="6348" from="tmp_949_cast" to="llike_addr_24" fromId="1226" toId="1227">
</dataflow>
<dataflow id="6349" from="llike_1" to="llike_1_addr_24" fromId="4027" toId="1228">
</dataflow>
<dataflow id="6350" from="StgValue_4201" to="llike_1_addr_24" fromId="4201" toId="1228">
</dataflow>
<dataflow id="6351" from="tmp_949_cast" to="llike_1_addr_24" fromId="1226" toId="1228">
</dataflow>
<dataflow id="6352" from="p_10" to="bitcast_ln29_20" fromId="1152" toId="1229">
</dataflow>
<dataflow id="6353" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_52" fromId="5408" toId="1230">
</dataflow>
<dataflow id="6354" from="bitcast_ln29_20" to="tmp_52" fromId="1229" toId="1230">
</dataflow>
<dataflow id="6355" from="StgValue_5411" to="tmp_52" fromId="5411" toId="1230">
</dataflow>
<dataflow id="6356" from="StgValue_5413" to="tmp_52" fromId="5413" toId="1230">
</dataflow>
<dataflow id="6357" from="bitcast_ln29_20" to="trunc_ln29_20" fromId="1229" toId="1231">
</dataflow>
<dataflow id="6358" from="min_p_20" to="bitcast_ln29_21" fromId="1197" toId="1232">
</dataflow>
<dataflow id="6359" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_53" fromId="5408" toId="1233">
</dataflow>
<dataflow id="6360" from="bitcast_ln29_21" to="tmp_53" fromId="1232" toId="1233">
</dataflow>
<dataflow id="6361" from="StgValue_5411" to="tmp_53" fromId="5411" toId="1233">
</dataflow>
<dataflow id="6362" from="StgValue_5413" to="tmp_53" fromId="5413" toId="1233">
</dataflow>
<dataflow id="6363" from="bitcast_ln29_21" to="trunc_ln29_21" fromId="1232" toId="1234">
</dataflow>
<dataflow id="6364" from="tmp_52" to="icmp_ln29_40" fromId="1230" toId="1235">
</dataflow>
<dataflow id="6365" from="StgValue_5423" to="icmp_ln29_40" fromId="5423" toId="1235">
</dataflow>
<dataflow id="6366" from="trunc_ln29_20" to="icmp_ln29_41" fromId="1231" toId="1236">
</dataflow>
<dataflow id="6367" from="StgValue_5426" to="icmp_ln29_41" fromId="5426" toId="1236">
</dataflow>
<dataflow id="6368" from="icmp_ln29_41" to="or_ln29_20" fromId="1236" toId="1237">
</dataflow>
<dataflow id="6369" from="icmp_ln29_40" to="or_ln29_20" fromId="1235" toId="1237">
</dataflow>
<dataflow id="6370" from="tmp_53" to="icmp_ln29_42" fromId="1233" toId="1238">
</dataflow>
<dataflow id="6371" from="StgValue_5423" to="icmp_ln29_42" fromId="5423" toId="1238">
</dataflow>
<dataflow id="6372" from="trunc_ln29_21" to="icmp_ln29_43" fromId="1234" toId="1239">
</dataflow>
<dataflow id="6373" from="StgValue_5426" to="icmp_ln29_43" fromId="5426" toId="1239">
</dataflow>
<dataflow id="6374" from="icmp_ln29_43" to="or_ln29_21" fromId="1239" toId="1240">
</dataflow>
<dataflow id="6375" from="icmp_ln29_42" to="or_ln29_21" fromId="1238" toId="1240">
</dataflow>
<dataflow id="6376" from="or_ln29_20" to="and_ln29_20" fromId="1237" toId="1241">
</dataflow>
<dataflow id="6377" from="or_ln29_21" to="and_ln29_20" fromId="1240" toId="1241">
</dataflow>
<dataflow id="6378" from="p_10" to="tmp_54" fromId="1152" toId="1242">
</dataflow>
<dataflow id="6379" from="min_p_20" to="tmp_54" fromId="1197" toId="1242">
</dataflow>
<dataflow id="6380" from="and_ln29_20" to="and_ln29_21" fromId="1241" toId="1243">
</dataflow>
<dataflow id="6381" from="tmp_54" to="and_ln29_21" fromId="1242" toId="1243">
</dataflow>
<dataflow id="6382" from="and_ln29_21" to="min_p_22" fromId="1243" toId="1244">
</dataflow>
<dataflow id="6383" from="p_10" to="min_p_22" fromId="1152" toId="1244">
</dataflow>
<dataflow id="6384" from="min_p_20" to="min_p_22" fromId="1197" toId="1244">
</dataflow>
<dataflow id="6385" from="p_11" to="tmp_58" fromId="1199" toId="1245">
</dataflow>
<dataflow id="6386" from="min_p_22" to="tmp_58" fromId="1244" toId="1245">
</dataflow>
<dataflow id="6387" from="add52_11" to="p_12" fromId="1017" toId="1246">
</dataflow>
<dataflow id="6388" from="tmp_10" to="p_12" fromId="413" toId="1246">
</dataflow>
<dataflow id="6389" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1247">
</dataflow>
<dataflow id="6390" from="p_12" to="specfucore_ln8" fromId="1246" toId="1247">
</dataflow>
<dataflow id="6391" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1247">
</dataflow>
<dataflow id="6392" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1247">
</dataflow>
<dataflow id="6393" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1247">
</dataflow>
<dataflow id="6394" from="add52_12" to="p_13" fromId="1064" toId="1248">
</dataflow>
<dataflow id="6395" from="tmp_10" to="p_13" fromId="413" toId="1248">
</dataflow>
<dataflow id="6396" from="add52_13" to="p_14" fromId="1111" toId="1249">
</dataflow>
<dataflow id="6397" from="tmp_10" to="p_14" fromId="413" toId="1249">
</dataflow>
<dataflow id="6398" from="add52_14" to="p_15" fromId="1158" toId="1250">
</dataflow>
<dataflow id="6399" from="tmp_10" to="p_15" fromId="413" toId="1250">
</dataflow>
<dataflow id="6400" from="add52_15" to="p_16" fromId="1205" toId="1251">
</dataflow>
<dataflow id="6401" from="tmp_10" to="p_16" fromId="413" toId="1251">
</dataflow>
<dataflow id="6402" from="tmp_81" to="add52_16" fromId="1034" toId="1252">
</dataflow>
<dataflow id="6403" from="bitcast_ln27_17" to="add52_16" fromId="1069" toId="1252">
</dataflow>
<dataflow id="6404" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1253">
</dataflow>
<dataflow id="6405" from="add52_16" to="specfucore_ln28" fromId="1252" toId="1253">
</dataflow>
<dataflow id="6406" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1253">
</dataflow>
<dataflow id="6407" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1253">
</dataflow>
<dataflow id="6408" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1253">
</dataflow>
<dataflow id="6409" from="tmp_86" to="add52_17" fromId="1081" toId="1254">
</dataflow>
<dataflow id="6410" from="bitcast_ln27_18" to="add52_17" fromId="1116" toId="1254">
</dataflow>
<dataflow id="6411" from="tmp_91" to="add52_18" fromId="1128" toId="1255">
</dataflow>
<dataflow id="6412" from="bitcast_ln27_19" to="add52_18" fromId="1163" toId="1255">
</dataflow>
<dataflow id="6413" from="tmp_96" to="add52_19" fromId="1175" toId="1256">
</dataflow>
<dataflow id="6414" from="bitcast_ln27_20" to="add52_19" fromId="1210" toId="1256">
</dataflow>
<dataflow id="6415" from="tmp_102" to="bitcast_ln27_21" fromId="243" toId="1257">
</dataflow>
<dataflow id="6416" from="tmp_101" to="add52_20" fromId="1222" toId="1258">
</dataflow>
<dataflow id="6417" from="bitcast_ln27_21" to="add52_20" fromId="1257" toId="1258">
</dataflow>
<dataflow id="6418" from="llike_addr_23" to="llike_load_23" fromId="1180" toId="1259">
</dataflow>
<dataflow id="6419" from="tmp_s" to="zext_ln26_44" fromId="433" toId="1260">
</dataflow>
<dataflow id="6420" from="llike_load_23" to="lshr_ln26_44" fromId="1259" toId="1261">
</dataflow>
<dataflow id="6421" from="zext_ln26_44" to="lshr_ln26_44" fromId="1260" toId="1261">
</dataflow>
<dataflow id="6422" from="lshr_ln26_44" to="trunc_ln26_44" fromId="1261" toId="1262">
</dataflow>
<dataflow id="6423" from="trunc_ln26_44" to="bitcast_ln26_44" fromId="1262" toId="1263">
</dataflow>
<dataflow id="6424" from="llike_1_addr_23" to="llike_1_load_23" fromId="1181" toId="1264">
</dataflow>
<dataflow id="6425" from="tmp_s" to="zext_ln26_45" fromId="433" toId="1265">
</dataflow>
<dataflow id="6426" from="llike_1_load_23" to="lshr_ln26_45" fromId="1264" toId="1266">
</dataflow>
<dataflow id="6427" from="zext_ln26_45" to="lshr_ln26_45" fromId="1265" toId="1266">
</dataflow>
<dataflow id="6428" from="lshr_ln26_45" to="trunc_ln26_45" fromId="1266" toId="1267">
</dataflow>
<dataflow id="6429" from="trunc_ln26_45" to="bitcast_ln26_45" fromId="1267" toId="1268">
</dataflow>
<dataflow id="6430" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_106" fromId="4764" toId="1269">
</dataflow>
<dataflow id="6431" from="bitcast_ln26_44" to="tmp_106" fromId="1263" toId="1269">
</dataflow>
<dataflow id="6432" from="bitcast_ln26_45" to="tmp_106" fromId="1268" toId="1269">
</dataflow>
<dataflow id="6433" from="tmp" to="tmp_106" fromId="129" toId="1269">
</dataflow>
<dataflow id="6434" from="llike_addr_24" to="llike_load_24" fromId="1227" toId="1270">
</dataflow>
<dataflow id="6435" from="llike_1_addr_24" to="llike_1_load_24" fromId="1228" toId="1271">
</dataflow>
<dataflow id="6436" from="tmp_2" to="tmp_950" fromId="426" toId="1272">
</dataflow>
<dataflow id="6438" from="StgValue_6437" to="tmp_950" fromId="6437" toId="1272">
</dataflow>
<dataflow id="6439" from="tmp_950" to="tmp_950_cast" fromId="1272" toId="1273">
</dataflow>
<dataflow id="6440" from="llike" to="llike_addr_25" fromId="4026" toId="1274">
</dataflow>
<dataflow id="6441" from="StgValue_4201" to="llike_addr_25" fromId="4201" toId="1274">
</dataflow>
<dataflow id="6442" from="tmp_950_cast" to="llike_addr_25" fromId="1273" toId="1274">
</dataflow>
<dataflow id="6443" from="llike_1" to="llike_1_addr_25" fromId="4027" toId="1275">
</dataflow>
<dataflow id="6444" from="StgValue_4201" to="llike_1_addr_25" fromId="4201" toId="1275">
</dataflow>
<dataflow id="6445" from="tmp_950_cast" to="llike_1_addr_25" fromId="1273" toId="1275">
</dataflow>
<dataflow id="6446" from="p_11" to="bitcast_ln29_22" fromId="1199" toId="1276">
</dataflow>
<dataflow id="6447" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_56" fromId="5408" toId="1277">
</dataflow>
<dataflow id="6448" from="bitcast_ln29_22" to="tmp_56" fromId="1276" toId="1277">
</dataflow>
<dataflow id="6449" from="StgValue_5411" to="tmp_56" fromId="5411" toId="1277">
</dataflow>
<dataflow id="6450" from="StgValue_5413" to="tmp_56" fromId="5413" toId="1277">
</dataflow>
<dataflow id="6451" from="bitcast_ln29_22" to="trunc_ln29_22" fromId="1276" toId="1278">
</dataflow>
<dataflow id="6452" from="min_p_22" to="bitcast_ln29_23" fromId="1244" toId="1279">
</dataflow>
<dataflow id="6453" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_57" fromId="5408" toId="1280">
</dataflow>
<dataflow id="6454" from="bitcast_ln29_23" to="tmp_57" fromId="1279" toId="1280">
</dataflow>
<dataflow id="6455" from="StgValue_5411" to="tmp_57" fromId="5411" toId="1280">
</dataflow>
<dataflow id="6456" from="StgValue_5413" to="tmp_57" fromId="5413" toId="1280">
</dataflow>
<dataflow id="6457" from="bitcast_ln29_23" to="trunc_ln29_23" fromId="1279" toId="1281">
</dataflow>
<dataflow id="6458" from="tmp_56" to="icmp_ln29_44" fromId="1277" toId="1282">
</dataflow>
<dataflow id="6459" from="StgValue_5423" to="icmp_ln29_44" fromId="5423" toId="1282">
</dataflow>
<dataflow id="6460" from="trunc_ln29_22" to="icmp_ln29_45" fromId="1278" toId="1283">
</dataflow>
<dataflow id="6461" from="StgValue_5426" to="icmp_ln29_45" fromId="5426" toId="1283">
</dataflow>
<dataflow id="6462" from="icmp_ln29_45" to="or_ln29_22" fromId="1283" toId="1284">
</dataflow>
<dataflow id="6463" from="icmp_ln29_44" to="or_ln29_22" fromId="1282" toId="1284">
</dataflow>
<dataflow id="6464" from="tmp_57" to="icmp_ln29_46" fromId="1280" toId="1285">
</dataflow>
<dataflow id="6465" from="StgValue_5423" to="icmp_ln29_46" fromId="5423" toId="1285">
</dataflow>
<dataflow id="6466" from="trunc_ln29_23" to="icmp_ln29_47" fromId="1281" toId="1286">
</dataflow>
<dataflow id="6467" from="StgValue_5426" to="icmp_ln29_47" fromId="5426" toId="1286">
</dataflow>
<dataflow id="6468" from="icmp_ln29_47" to="or_ln29_23" fromId="1286" toId="1287">
</dataflow>
<dataflow id="6469" from="icmp_ln29_46" to="or_ln29_23" fromId="1285" toId="1287">
</dataflow>
<dataflow id="6470" from="or_ln29_22" to="and_ln29_22" fromId="1284" toId="1288">
</dataflow>
<dataflow id="6471" from="or_ln29_23" to="and_ln29_22" fromId="1287" toId="1288">
</dataflow>
<dataflow id="6472" from="p_11" to="tmp_58" fromId="1199" toId="1289">
</dataflow>
<dataflow id="6473" from="min_p_22" to="tmp_58" fromId="1244" toId="1289">
</dataflow>
<dataflow id="6474" from="and_ln29_22" to="and_ln29_23" fromId="1288" toId="1290">
</dataflow>
<dataflow id="6475" from="tmp_58" to="and_ln29_23" fromId="1289" toId="1290">
</dataflow>
<dataflow id="6476" from="and_ln29_23" to="min_p_24" fromId="1290" toId="1291">
</dataflow>
<dataflow id="6477" from="p_11" to="min_p_24" fromId="1199" toId="1291">
</dataflow>
<dataflow id="6478" from="min_p_22" to="min_p_24" fromId="1244" toId="1291">
</dataflow>
<dataflow id="6479" from="p_12" to="tmp_62" fromId="1246" toId="1292">
</dataflow>
<dataflow id="6480" from="min_p_24" to="tmp_62" fromId="1291" toId="1292">
</dataflow>
<dataflow id="6481" from="add52_12" to="p_13" fromId="1064" toId="1293">
</dataflow>
<dataflow id="6482" from="tmp_10" to="p_13" fromId="413" toId="1293">
</dataflow>
<dataflow id="6483" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1294">
</dataflow>
<dataflow id="6484" from="p_13" to="specfucore_ln8" fromId="1293" toId="1294">
</dataflow>
<dataflow id="6485" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1294">
</dataflow>
<dataflow id="6486" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1294">
</dataflow>
<dataflow id="6487" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1294">
</dataflow>
<dataflow id="6488" from="add52_13" to="p_14" fromId="1111" toId="1295">
</dataflow>
<dataflow id="6489" from="tmp_10" to="p_14" fromId="413" toId="1295">
</dataflow>
<dataflow id="6490" from="add52_14" to="p_15" fromId="1158" toId="1296">
</dataflow>
<dataflow id="6491" from="tmp_10" to="p_15" fromId="413" toId="1296">
</dataflow>
<dataflow id="6492" from="add52_15" to="p_16" fromId="1205" toId="1297">
</dataflow>
<dataflow id="6493" from="tmp_10" to="p_16" fromId="413" toId="1297">
</dataflow>
<dataflow id="6494" from="add52_16" to="p_17" fromId="1252" toId="1298">
</dataflow>
<dataflow id="6495" from="tmp_10" to="p_17" fromId="413" toId="1298">
</dataflow>
<dataflow id="6496" from="tmp_86" to="add52_17" fromId="1081" toId="1299">
</dataflow>
<dataflow id="6497" from="bitcast_ln27_18" to="add52_17" fromId="1116" toId="1299">
</dataflow>
<dataflow id="6498" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1300">
</dataflow>
<dataflow id="6499" from="add52_17" to="specfucore_ln28" fromId="1299" toId="1300">
</dataflow>
<dataflow id="6500" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1300">
</dataflow>
<dataflow id="6501" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1300">
</dataflow>
<dataflow id="6502" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1300">
</dataflow>
<dataflow id="6503" from="tmp_91" to="add52_18" fromId="1128" toId="1301">
</dataflow>
<dataflow id="6504" from="bitcast_ln27_19" to="add52_18" fromId="1163" toId="1301">
</dataflow>
<dataflow id="6505" from="tmp_96" to="add52_19" fromId="1175" toId="1302">
</dataflow>
<dataflow id="6506" from="bitcast_ln27_20" to="add52_19" fromId="1210" toId="1302">
</dataflow>
<dataflow id="6507" from="tmp_101" to="add52_20" fromId="1222" toId="1303">
</dataflow>
<dataflow id="6508" from="bitcast_ln27_21" to="add52_20" fromId="1257" toId="1303">
</dataflow>
<dataflow id="6509" from="tmp_107" to="bitcast_ln27_22" fromId="244" toId="1304">
</dataflow>
<dataflow id="6510" from="tmp_106" to="add52_21" fromId="1269" toId="1305">
</dataflow>
<dataflow id="6511" from="bitcast_ln27_22" to="add52_21" fromId="1304" toId="1305">
</dataflow>
<dataflow id="6512" from="llike_addr_24" to="llike_load_24" fromId="1227" toId="1306">
</dataflow>
<dataflow id="6513" from="tmp_s" to="zext_ln26_46" fromId="433" toId="1307">
</dataflow>
<dataflow id="6514" from="llike_load_24" to="lshr_ln26_46" fromId="1306" toId="1308">
</dataflow>
<dataflow id="6515" from="zext_ln26_46" to="lshr_ln26_46" fromId="1307" toId="1308">
</dataflow>
<dataflow id="6516" from="lshr_ln26_46" to="trunc_ln26_46" fromId="1308" toId="1309">
</dataflow>
<dataflow id="6517" from="trunc_ln26_46" to="bitcast_ln26_46" fromId="1309" toId="1310">
</dataflow>
<dataflow id="6518" from="llike_1_addr_24" to="llike_1_load_24" fromId="1228" toId="1311">
</dataflow>
<dataflow id="6519" from="tmp_s" to="zext_ln26_47" fromId="433" toId="1312">
</dataflow>
<dataflow id="6520" from="llike_1_load_24" to="lshr_ln26_47" fromId="1311" toId="1313">
</dataflow>
<dataflow id="6521" from="zext_ln26_47" to="lshr_ln26_47" fromId="1312" toId="1313">
</dataflow>
<dataflow id="6522" from="lshr_ln26_47" to="trunc_ln26_47" fromId="1313" toId="1314">
</dataflow>
<dataflow id="6523" from="trunc_ln26_47" to="bitcast_ln26_47" fromId="1314" toId="1315">
</dataflow>
<dataflow id="6524" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_111" fromId="4764" toId="1316">
</dataflow>
<dataflow id="6525" from="bitcast_ln26_46" to="tmp_111" fromId="1310" toId="1316">
</dataflow>
<dataflow id="6526" from="bitcast_ln26_47" to="tmp_111" fromId="1315" toId="1316">
</dataflow>
<dataflow id="6527" from="tmp" to="tmp_111" fromId="129" toId="1316">
</dataflow>
<dataflow id="6528" from="llike_addr_25" to="llike_load_25" fromId="1274" toId="1317">
</dataflow>
<dataflow id="6529" from="llike_1_addr_25" to="llike_1_load_25" fromId="1275" toId="1318">
</dataflow>
<dataflow id="6530" from="tmp_2" to="tmp_951" fromId="426" toId="1319">
</dataflow>
<dataflow id="6532" from="StgValue_6531" to="tmp_951" fromId="6531" toId="1319">
</dataflow>
<dataflow id="6533" from="tmp_951" to="tmp_951_cast" fromId="1319" toId="1320">
</dataflow>
<dataflow id="6534" from="llike" to="llike_addr_26" fromId="4026" toId="1321">
</dataflow>
<dataflow id="6535" from="StgValue_4201" to="llike_addr_26" fromId="4201" toId="1321">
</dataflow>
<dataflow id="6536" from="tmp_951_cast" to="llike_addr_26" fromId="1320" toId="1321">
</dataflow>
<dataflow id="6537" from="llike_1" to="llike_1_addr_26" fromId="4027" toId="1322">
</dataflow>
<dataflow id="6538" from="StgValue_4201" to="llike_1_addr_26" fromId="4201" toId="1322">
</dataflow>
<dataflow id="6539" from="tmp_951_cast" to="llike_1_addr_26" fromId="1320" toId="1322">
</dataflow>
<dataflow id="6540" from="p_12" to="bitcast_ln29_24" fromId="1246" toId="1323">
</dataflow>
<dataflow id="6541" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_60" fromId="5408" toId="1324">
</dataflow>
<dataflow id="6542" from="bitcast_ln29_24" to="tmp_60" fromId="1323" toId="1324">
</dataflow>
<dataflow id="6543" from="StgValue_5411" to="tmp_60" fromId="5411" toId="1324">
</dataflow>
<dataflow id="6544" from="StgValue_5413" to="tmp_60" fromId="5413" toId="1324">
</dataflow>
<dataflow id="6545" from="bitcast_ln29_24" to="trunc_ln29_24" fromId="1323" toId="1325">
</dataflow>
<dataflow id="6546" from="min_p_24" to="bitcast_ln29_25" fromId="1291" toId="1326">
</dataflow>
<dataflow id="6547" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_61" fromId="5408" toId="1327">
</dataflow>
<dataflow id="6548" from="bitcast_ln29_25" to="tmp_61" fromId="1326" toId="1327">
</dataflow>
<dataflow id="6549" from="StgValue_5411" to="tmp_61" fromId="5411" toId="1327">
</dataflow>
<dataflow id="6550" from="StgValue_5413" to="tmp_61" fromId="5413" toId="1327">
</dataflow>
<dataflow id="6551" from="bitcast_ln29_25" to="trunc_ln29_25" fromId="1326" toId="1328">
</dataflow>
<dataflow id="6552" from="tmp_60" to="icmp_ln29_48" fromId="1324" toId="1329">
</dataflow>
<dataflow id="6553" from="StgValue_5423" to="icmp_ln29_48" fromId="5423" toId="1329">
</dataflow>
<dataflow id="6554" from="trunc_ln29_24" to="icmp_ln29_49" fromId="1325" toId="1330">
</dataflow>
<dataflow id="6555" from="StgValue_5426" to="icmp_ln29_49" fromId="5426" toId="1330">
</dataflow>
<dataflow id="6556" from="icmp_ln29_49" to="or_ln29_24" fromId="1330" toId="1331">
</dataflow>
<dataflow id="6557" from="icmp_ln29_48" to="or_ln29_24" fromId="1329" toId="1331">
</dataflow>
<dataflow id="6558" from="tmp_61" to="icmp_ln29_50" fromId="1327" toId="1332">
</dataflow>
<dataflow id="6559" from="StgValue_5423" to="icmp_ln29_50" fromId="5423" toId="1332">
</dataflow>
<dataflow id="6560" from="trunc_ln29_25" to="icmp_ln29_51" fromId="1328" toId="1333">
</dataflow>
<dataflow id="6561" from="StgValue_5426" to="icmp_ln29_51" fromId="5426" toId="1333">
</dataflow>
<dataflow id="6562" from="icmp_ln29_51" to="or_ln29_25" fromId="1333" toId="1334">
</dataflow>
<dataflow id="6563" from="icmp_ln29_50" to="or_ln29_25" fromId="1332" toId="1334">
</dataflow>
<dataflow id="6564" from="or_ln29_24" to="and_ln29_24" fromId="1331" toId="1335">
</dataflow>
<dataflow id="6565" from="or_ln29_25" to="and_ln29_24" fromId="1334" toId="1335">
</dataflow>
<dataflow id="6566" from="p_12" to="tmp_62" fromId="1246" toId="1336">
</dataflow>
<dataflow id="6567" from="min_p_24" to="tmp_62" fromId="1291" toId="1336">
</dataflow>
<dataflow id="6568" from="and_ln29_24" to="and_ln29_25" fromId="1335" toId="1337">
</dataflow>
<dataflow id="6569" from="tmp_62" to="and_ln29_25" fromId="1336" toId="1337">
</dataflow>
<dataflow id="6570" from="and_ln29_25" to="min_p_26" fromId="1337" toId="1338">
</dataflow>
<dataflow id="6571" from="p_12" to="min_p_26" fromId="1246" toId="1338">
</dataflow>
<dataflow id="6572" from="min_p_24" to="min_p_26" fromId="1291" toId="1338">
</dataflow>
<dataflow id="6573" from="p_13" to="tmp_66" fromId="1293" toId="1339">
</dataflow>
<dataflow id="6574" from="min_p_26" to="tmp_66" fromId="1338" toId="1339">
</dataflow>
<dataflow id="6575" from="add52_13" to="p_14" fromId="1111" toId="1340">
</dataflow>
<dataflow id="6576" from="tmp_10" to="p_14" fromId="413" toId="1340">
</dataflow>
<dataflow id="6577" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1341">
</dataflow>
<dataflow id="6578" from="p_14" to="specfucore_ln8" fromId="1340" toId="1341">
</dataflow>
<dataflow id="6579" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1341">
</dataflow>
<dataflow id="6580" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1341">
</dataflow>
<dataflow id="6581" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1341">
</dataflow>
<dataflow id="6582" from="add52_14" to="p_15" fromId="1158" toId="1342">
</dataflow>
<dataflow id="6583" from="tmp_10" to="p_15" fromId="413" toId="1342">
</dataflow>
<dataflow id="6584" from="add52_15" to="p_16" fromId="1205" toId="1343">
</dataflow>
<dataflow id="6585" from="tmp_10" to="p_16" fromId="413" toId="1343">
</dataflow>
<dataflow id="6586" from="add52_16" to="p_17" fromId="1252" toId="1344">
</dataflow>
<dataflow id="6587" from="tmp_10" to="p_17" fromId="413" toId="1344">
</dataflow>
<dataflow id="6588" from="add52_17" to="p_18" fromId="1299" toId="1345">
</dataflow>
<dataflow id="6589" from="tmp_10" to="p_18" fromId="413" toId="1345">
</dataflow>
<dataflow id="6590" from="tmp_91" to="add52_18" fromId="1128" toId="1346">
</dataflow>
<dataflow id="6591" from="bitcast_ln27_19" to="add52_18" fromId="1163" toId="1346">
</dataflow>
<dataflow id="6592" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1347">
</dataflow>
<dataflow id="6593" from="add52_18" to="specfucore_ln28" fromId="1346" toId="1347">
</dataflow>
<dataflow id="6594" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1347">
</dataflow>
<dataflow id="6595" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1347">
</dataflow>
<dataflow id="6596" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1347">
</dataflow>
<dataflow id="6597" from="tmp_96" to="add52_19" fromId="1175" toId="1348">
</dataflow>
<dataflow id="6598" from="bitcast_ln27_20" to="add52_19" fromId="1210" toId="1348">
</dataflow>
<dataflow id="6599" from="tmp_101" to="add52_20" fromId="1222" toId="1349">
</dataflow>
<dataflow id="6600" from="bitcast_ln27_21" to="add52_20" fromId="1257" toId="1349">
</dataflow>
<dataflow id="6601" from="tmp_106" to="add52_21" fromId="1269" toId="1350">
</dataflow>
<dataflow id="6602" from="bitcast_ln27_22" to="add52_21" fromId="1304" toId="1350">
</dataflow>
<dataflow id="6603" from="tmp_112" to="bitcast_ln27_23" fromId="269" toId="1351">
</dataflow>
<dataflow id="6604" from="tmp_111" to="add52_22" fromId="1316" toId="1352">
</dataflow>
<dataflow id="6605" from="bitcast_ln27_23" to="add52_22" fromId="1351" toId="1352">
</dataflow>
<dataflow id="6606" from="llike_addr_25" to="llike_load_25" fromId="1274" toId="1353">
</dataflow>
<dataflow id="6607" from="tmp_s" to="zext_ln26_48" fromId="433" toId="1354">
</dataflow>
<dataflow id="6608" from="llike_load_25" to="lshr_ln26_48" fromId="1353" toId="1355">
</dataflow>
<dataflow id="6609" from="zext_ln26_48" to="lshr_ln26_48" fromId="1354" toId="1355">
</dataflow>
<dataflow id="6610" from="lshr_ln26_48" to="trunc_ln26_48" fromId="1355" toId="1356">
</dataflow>
<dataflow id="6611" from="trunc_ln26_48" to="bitcast_ln26_48" fromId="1356" toId="1357">
</dataflow>
<dataflow id="6612" from="llike_1_addr_25" to="llike_1_load_25" fromId="1275" toId="1358">
</dataflow>
<dataflow id="6613" from="tmp_s" to="zext_ln26_49" fromId="433" toId="1359">
</dataflow>
<dataflow id="6614" from="llike_1_load_25" to="lshr_ln26_49" fromId="1358" toId="1360">
</dataflow>
<dataflow id="6615" from="zext_ln26_49" to="lshr_ln26_49" fromId="1359" toId="1360">
</dataflow>
<dataflow id="6616" from="lshr_ln26_49" to="trunc_ln26_49" fromId="1360" toId="1361">
</dataflow>
<dataflow id="6617" from="trunc_ln26_49" to="bitcast_ln26_49" fromId="1361" toId="1362">
</dataflow>
<dataflow id="6618" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_116" fromId="4764" toId="1363">
</dataflow>
<dataflow id="6619" from="bitcast_ln26_48" to="tmp_116" fromId="1357" toId="1363">
</dataflow>
<dataflow id="6620" from="bitcast_ln26_49" to="tmp_116" fromId="1362" toId="1363">
</dataflow>
<dataflow id="6621" from="tmp" to="tmp_116" fromId="129" toId="1363">
</dataflow>
<dataflow id="6622" from="llike_addr_26" to="llike_load_26" fromId="1321" toId="1364">
</dataflow>
<dataflow id="6623" from="llike_1_addr_26" to="llike_1_load_26" fromId="1322" toId="1365">
</dataflow>
<dataflow id="6624" from="tmp_2" to="tmp_952" fromId="426" toId="1366">
</dataflow>
<dataflow id="6626" from="StgValue_6625" to="tmp_952" fromId="6625" toId="1366">
</dataflow>
<dataflow id="6627" from="tmp_952" to="tmp_952_cast" fromId="1366" toId="1367">
</dataflow>
<dataflow id="6628" from="llike" to="llike_addr_27" fromId="4026" toId="1368">
</dataflow>
<dataflow id="6629" from="StgValue_4201" to="llike_addr_27" fromId="4201" toId="1368">
</dataflow>
<dataflow id="6630" from="tmp_952_cast" to="llike_addr_27" fromId="1367" toId="1368">
</dataflow>
<dataflow id="6631" from="llike_1" to="llike_1_addr_27" fromId="4027" toId="1369">
</dataflow>
<dataflow id="6632" from="StgValue_4201" to="llike_1_addr_27" fromId="4201" toId="1369">
</dataflow>
<dataflow id="6633" from="tmp_952_cast" to="llike_1_addr_27" fromId="1367" toId="1369">
</dataflow>
<dataflow id="6634" from="p_13" to="bitcast_ln29_26" fromId="1293" toId="1370">
</dataflow>
<dataflow id="6635" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_64" fromId="5408" toId="1371">
</dataflow>
<dataflow id="6636" from="bitcast_ln29_26" to="tmp_64" fromId="1370" toId="1371">
</dataflow>
<dataflow id="6637" from="StgValue_5411" to="tmp_64" fromId="5411" toId="1371">
</dataflow>
<dataflow id="6638" from="StgValue_5413" to="tmp_64" fromId="5413" toId="1371">
</dataflow>
<dataflow id="6639" from="bitcast_ln29_26" to="trunc_ln29_26" fromId="1370" toId="1372">
</dataflow>
<dataflow id="6640" from="min_p_26" to="bitcast_ln29_27" fromId="1338" toId="1373">
</dataflow>
<dataflow id="6641" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_65" fromId="5408" toId="1374">
</dataflow>
<dataflow id="6642" from="bitcast_ln29_27" to="tmp_65" fromId="1373" toId="1374">
</dataflow>
<dataflow id="6643" from="StgValue_5411" to="tmp_65" fromId="5411" toId="1374">
</dataflow>
<dataflow id="6644" from="StgValue_5413" to="tmp_65" fromId="5413" toId="1374">
</dataflow>
<dataflow id="6645" from="bitcast_ln29_27" to="trunc_ln29_27" fromId="1373" toId="1375">
</dataflow>
<dataflow id="6646" from="tmp_64" to="icmp_ln29_52" fromId="1371" toId="1376">
</dataflow>
<dataflow id="6647" from="StgValue_5423" to="icmp_ln29_52" fromId="5423" toId="1376">
</dataflow>
<dataflow id="6648" from="trunc_ln29_26" to="icmp_ln29_53" fromId="1372" toId="1377">
</dataflow>
<dataflow id="6649" from="StgValue_5426" to="icmp_ln29_53" fromId="5426" toId="1377">
</dataflow>
<dataflow id="6650" from="icmp_ln29_53" to="or_ln29_26" fromId="1377" toId="1378">
</dataflow>
<dataflow id="6651" from="icmp_ln29_52" to="or_ln29_26" fromId="1376" toId="1378">
</dataflow>
<dataflow id="6652" from="tmp_65" to="icmp_ln29_54" fromId="1374" toId="1379">
</dataflow>
<dataflow id="6653" from="StgValue_5423" to="icmp_ln29_54" fromId="5423" toId="1379">
</dataflow>
<dataflow id="6654" from="trunc_ln29_27" to="icmp_ln29_55" fromId="1375" toId="1380">
</dataflow>
<dataflow id="6655" from="StgValue_5426" to="icmp_ln29_55" fromId="5426" toId="1380">
</dataflow>
<dataflow id="6656" from="icmp_ln29_55" to="or_ln29_27" fromId="1380" toId="1381">
</dataflow>
<dataflow id="6657" from="icmp_ln29_54" to="or_ln29_27" fromId="1379" toId="1381">
</dataflow>
<dataflow id="6658" from="or_ln29_26" to="and_ln29_26" fromId="1378" toId="1382">
</dataflow>
<dataflow id="6659" from="or_ln29_27" to="and_ln29_26" fromId="1381" toId="1382">
</dataflow>
<dataflow id="6660" from="p_13" to="tmp_66" fromId="1293" toId="1383">
</dataflow>
<dataflow id="6661" from="min_p_26" to="tmp_66" fromId="1338" toId="1383">
</dataflow>
<dataflow id="6662" from="and_ln29_26" to="and_ln29_27" fromId="1382" toId="1384">
</dataflow>
<dataflow id="6663" from="tmp_66" to="and_ln29_27" fromId="1383" toId="1384">
</dataflow>
<dataflow id="6664" from="and_ln29_27" to="min_p_28" fromId="1384" toId="1385">
</dataflow>
<dataflow id="6665" from="p_13" to="min_p_28" fromId="1293" toId="1385">
</dataflow>
<dataflow id="6666" from="min_p_26" to="min_p_28" fromId="1338" toId="1385">
</dataflow>
<dataflow id="6667" from="p_14" to="tmp_70" fromId="1340" toId="1386">
</dataflow>
<dataflow id="6668" from="min_p_28" to="tmp_70" fromId="1385" toId="1386">
</dataflow>
<dataflow id="6669" from="add52_14" to="p_15" fromId="1158" toId="1387">
</dataflow>
<dataflow id="6670" from="tmp_10" to="p_15" fromId="413" toId="1387">
</dataflow>
<dataflow id="6671" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1388">
</dataflow>
<dataflow id="6672" from="p_15" to="specfucore_ln8" fromId="1387" toId="1388">
</dataflow>
<dataflow id="6673" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1388">
</dataflow>
<dataflow id="6674" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1388">
</dataflow>
<dataflow id="6675" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1388">
</dataflow>
<dataflow id="6676" from="add52_15" to="p_16" fromId="1205" toId="1389">
</dataflow>
<dataflow id="6677" from="tmp_10" to="p_16" fromId="413" toId="1389">
</dataflow>
<dataflow id="6678" from="add52_16" to="p_17" fromId="1252" toId="1390">
</dataflow>
<dataflow id="6679" from="tmp_10" to="p_17" fromId="413" toId="1390">
</dataflow>
<dataflow id="6680" from="add52_17" to="p_18" fromId="1299" toId="1391">
</dataflow>
<dataflow id="6681" from="tmp_10" to="p_18" fromId="413" toId="1391">
</dataflow>
<dataflow id="6682" from="add52_18" to="p_19" fromId="1346" toId="1392">
</dataflow>
<dataflow id="6683" from="tmp_10" to="p_19" fromId="413" toId="1392">
</dataflow>
<dataflow id="6684" from="tmp_96" to="add52_19" fromId="1175" toId="1393">
</dataflow>
<dataflow id="6685" from="bitcast_ln27_20" to="add52_19" fromId="1210" toId="1393">
</dataflow>
<dataflow id="6686" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1394">
</dataflow>
<dataflow id="6687" from="add52_19" to="specfucore_ln28" fromId="1393" toId="1394">
</dataflow>
<dataflow id="6688" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1394">
</dataflow>
<dataflow id="6689" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1394">
</dataflow>
<dataflow id="6690" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1394">
</dataflow>
<dataflow id="6691" from="tmp_101" to="add52_20" fromId="1222" toId="1395">
</dataflow>
<dataflow id="6692" from="bitcast_ln27_21" to="add52_20" fromId="1257" toId="1395">
</dataflow>
<dataflow id="6693" from="tmp_106" to="add52_21" fromId="1269" toId="1396">
</dataflow>
<dataflow id="6694" from="bitcast_ln27_22" to="add52_21" fromId="1304" toId="1396">
</dataflow>
<dataflow id="6695" from="tmp_111" to="add52_22" fromId="1316" toId="1397">
</dataflow>
<dataflow id="6696" from="bitcast_ln27_23" to="add52_22" fromId="1351" toId="1397">
</dataflow>
<dataflow id="6697" from="tmp_117" to="bitcast_ln27_24" fromId="270" toId="1398">
</dataflow>
<dataflow id="6698" from="tmp_116" to="add52_23" fromId="1363" toId="1399">
</dataflow>
<dataflow id="6699" from="bitcast_ln27_24" to="add52_23" fromId="1398" toId="1399">
</dataflow>
<dataflow id="6700" from="llike_addr_26" to="llike_load_26" fromId="1321" toId="1400">
</dataflow>
<dataflow id="6701" from="tmp_s" to="zext_ln26_50" fromId="433" toId="1401">
</dataflow>
<dataflow id="6702" from="llike_load_26" to="lshr_ln26_50" fromId="1400" toId="1402">
</dataflow>
<dataflow id="6703" from="zext_ln26_50" to="lshr_ln26_50" fromId="1401" toId="1402">
</dataflow>
<dataflow id="6704" from="lshr_ln26_50" to="trunc_ln26_50" fromId="1402" toId="1403">
</dataflow>
<dataflow id="6705" from="trunc_ln26_50" to="bitcast_ln26_50" fromId="1403" toId="1404">
</dataflow>
<dataflow id="6706" from="llike_1_addr_26" to="llike_1_load_26" fromId="1322" toId="1405">
</dataflow>
<dataflow id="6707" from="tmp_s" to="zext_ln26_51" fromId="433" toId="1406">
</dataflow>
<dataflow id="6708" from="llike_1_load_26" to="lshr_ln26_51" fromId="1405" toId="1407">
</dataflow>
<dataflow id="6709" from="zext_ln26_51" to="lshr_ln26_51" fromId="1406" toId="1407">
</dataflow>
<dataflow id="6710" from="lshr_ln26_51" to="trunc_ln26_51" fromId="1407" toId="1408">
</dataflow>
<dataflow id="6711" from="trunc_ln26_51" to="bitcast_ln26_51" fromId="1408" toId="1409">
</dataflow>
<dataflow id="6712" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_121" fromId="4764" toId="1410">
</dataflow>
<dataflow id="6713" from="bitcast_ln26_50" to="tmp_121" fromId="1404" toId="1410">
</dataflow>
<dataflow id="6714" from="bitcast_ln26_51" to="tmp_121" fromId="1409" toId="1410">
</dataflow>
<dataflow id="6715" from="tmp" to="tmp_121" fromId="129" toId="1410">
</dataflow>
<dataflow id="6716" from="llike_addr_27" to="llike_load_27" fromId="1368" toId="1411">
</dataflow>
<dataflow id="6717" from="llike_1_addr_27" to="llike_1_load_27" fromId="1369" toId="1412">
</dataflow>
<dataflow id="6718" from="tmp_2" to="tmp_953" fromId="426" toId="1413">
</dataflow>
<dataflow id="6720" from="StgValue_6719" to="tmp_953" fromId="6719" toId="1413">
</dataflow>
<dataflow id="6721" from="tmp_953" to="tmp_953_cast" fromId="1413" toId="1414">
</dataflow>
<dataflow id="6722" from="llike" to="llike_addr_28" fromId="4026" toId="1415">
</dataflow>
<dataflow id="6723" from="StgValue_4201" to="llike_addr_28" fromId="4201" toId="1415">
</dataflow>
<dataflow id="6724" from="tmp_953_cast" to="llike_addr_28" fromId="1414" toId="1415">
</dataflow>
<dataflow id="6725" from="llike_1" to="llike_1_addr_28" fromId="4027" toId="1416">
</dataflow>
<dataflow id="6726" from="StgValue_4201" to="llike_1_addr_28" fromId="4201" toId="1416">
</dataflow>
<dataflow id="6727" from="tmp_953_cast" to="llike_1_addr_28" fromId="1414" toId="1416">
</dataflow>
<dataflow id="6728" from="p_14" to="bitcast_ln29_28" fromId="1340" toId="1417">
</dataflow>
<dataflow id="6729" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_68" fromId="5408" toId="1418">
</dataflow>
<dataflow id="6730" from="bitcast_ln29_28" to="tmp_68" fromId="1417" toId="1418">
</dataflow>
<dataflow id="6731" from="StgValue_5411" to="tmp_68" fromId="5411" toId="1418">
</dataflow>
<dataflow id="6732" from="StgValue_5413" to="tmp_68" fromId="5413" toId="1418">
</dataflow>
<dataflow id="6733" from="bitcast_ln29_28" to="trunc_ln29_28" fromId="1417" toId="1419">
</dataflow>
<dataflow id="6734" from="min_p_28" to="bitcast_ln29_29" fromId="1385" toId="1420">
</dataflow>
<dataflow id="6735" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_69" fromId="5408" toId="1421">
</dataflow>
<dataflow id="6736" from="bitcast_ln29_29" to="tmp_69" fromId="1420" toId="1421">
</dataflow>
<dataflow id="6737" from="StgValue_5411" to="tmp_69" fromId="5411" toId="1421">
</dataflow>
<dataflow id="6738" from="StgValue_5413" to="tmp_69" fromId="5413" toId="1421">
</dataflow>
<dataflow id="6739" from="bitcast_ln29_29" to="trunc_ln29_29" fromId="1420" toId="1422">
</dataflow>
<dataflow id="6740" from="tmp_68" to="icmp_ln29_56" fromId="1418" toId="1423">
</dataflow>
<dataflow id="6741" from="StgValue_5423" to="icmp_ln29_56" fromId="5423" toId="1423">
</dataflow>
<dataflow id="6742" from="trunc_ln29_28" to="icmp_ln29_57" fromId="1419" toId="1424">
</dataflow>
<dataflow id="6743" from="StgValue_5426" to="icmp_ln29_57" fromId="5426" toId="1424">
</dataflow>
<dataflow id="6744" from="icmp_ln29_57" to="or_ln29_28" fromId="1424" toId="1425">
</dataflow>
<dataflow id="6745" from="icmp_ln29_56" to="or_ln29_28" fromId="1423" toId="1425">
</dataflow>
<dataflow id="6746" from="tmp_69" to="icmp_ln29_58" fromId="1421" toId="1426">
</dataflow>
<dataflow id="6747" from="StgValue_5423" to="icmp_ln29_58" fromId="5423" toId="1426">
</dataflow>
<dataflow id="6748" from="trunc_ln29_29" to="icmp_ln29_59" fromId="1422" toId="1427">
</dataflow>
<dataflow id="6749" from="StgValue_5426" to="icmp_ln29_59" fromId="5426" toId="1427">
</dataflow>
<dataflow id="6750" from="icmp_ln29_59" to="or_ln29_29" fromId="1427" toId="1428">
</dataflow>
<dataflow id="6751" from="icmp_ln29_58" to="or_ln29_29" fromId="1426" toId="1428">
</dataflow>
<dataflow id="6752" from="or_ln29_28" to="and_ln29_28" fromId="1425" toId="1429">
</dataflow>
<dataflow id="6753" from="or_ln29_29" to="and_ln29_28" fromId="1428" toId="1429">
</dataflow>
<dataflow id="6754" from="p_14" to="tmp_70" fromId="1340" toId="1430">
</dataflow>
<dataflow id="6755" from="min_p_28" to="tmp_70" fromId="1385" toId="1430">
</dataflow>
<dataflow id="6756" from="and_ln29_28" to="and_ln29_29" fromId="1429" toId="1431">
</dataflow>
<dataflow id="6757" from="tmp_70" to="and_ln29_29" fromId="1430" toId="1431">
</dataflow>
<dataflow id="6758" from="and_ln29_29" to="min_p_30" fromId="1431" toId="1432">
</dataflow>
<dataflow id="6759" from="p_14" to="min_p_30" fromId="1340" toId="1432">
</dataflow>
<dataflow id="6760" from="min_p_28" to="min_p_30" fromId="1385" toId="1432">
</dataflow>
<dataflow id="6761" from="p_15" to="tmp_75" fromId="1387" toId="1433">
</dataflow>
<dataflow id="6762" from="min_p_30" to="tmp_75" fromId="1432" toId="1433">
</dataflow>
<dataflow id="6763" from="add52_15" to="p_16" fromId="1205" toId="1434">
</dataflow>
<dataflow id="6764" from="tmp_10" to="p_16" fromId="413" toId="1434">
</dataflow>
<dataflow id="6765" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1435">
</dataflow>
<dataflow id="6766" from="p_16" to="specfucore_ln8" fromId="1434" toId="1435">
</dataflow>
<dataflow id="6767" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1435">
</dataflow>
<dataflow id="6768" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1435">
</dataflow>
<dataflow id="6769" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1435">
</dataflow>
<dataflow id="6770" from="add52_16" to="p_17" fromId="1252" toId="1436">
</dataflow>
<dataflow id="6771" from="tmp_10" to="p_17" fromId="413" toId="1436">
</dataflow>
<dataflow id="6772" from="add52_17" to="p_18" fromId="1299" toId="1437">
</dataflow>
<dataflow id="6773" from="tmp_10" to="p_18" fromId="413" toId="1437">
</dataflow>
<dataflow id="6774" from="add52_18" to="p_19" fromId="1346" toId="1438">
</dataflow>
<dataflow id="6775" from="tmp_10" to="p_19" fromId="413" toId="1438">
</dataflow>
<dataflow id="6776" from="add52_19" to="p_20" fromId="1393" toId="1439">
</dataflow>
<dataflow id="6777" from="tmp_10" to="p_20" fromId="413" toId="1439">
</dataflow>
<dataflow id="6778" from="tmp_101" to="add52_20" fromId="1222" toId="1440">
</dataflow>
<dataflow id="6779" from="bitcast_ln27_21" to="add52_20" fromId="1257" toId="1440">
</dataflow>
<dataflow id="6780" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1441">
</dataflow>
<dataflow id="6781" from="add52_20" to="specfucore_ln28" fromId="1440" toId="1441">
</dataflow>
<dataflow id="6782" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1441">
</dataflow>
<dataflow id="6783" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1441">
</dataflow>
<dataflow id="6784" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1441">
</dataflow>
<dataflow id="6785" from="tmp_106" to="add52_21" fromId="1269" toId="1442">
</dataflow>
<dataflow id="6786" from="bitcast_ln27_22" to="add52_21" fromId="1304" toId="1442">
</dataflow>
<dataflow id="6787" from="tmp_111" to="add52_22" fromId="1316" toId="1443">
</dataflow>
<dataflow id="6788" from="bitcast_ln27_23" to="add52_22" fromId="1351" toId="1443">
</dataflow>
<dataflow id="6789" from="tmp_116" to="add52_23" fromId="1363" toId="1444">
</dataflow>
<dataflow id="6790" from="bitcast_ln27_24" to="add52_23" fromId="1398" toId="1444">
</dataflow>
<dataflow id="6791" from="tmp_122" to="bitcast_ln27_25" fromId="295" toId="1445">
</dataflow>
<dataflow id="6792" from="tmp_121" to="add52_24" fromId="1410" toId="1446">
</dataflow>
<dataflow id="6793" from="bitcast_ln27_25" to="add52_24" fromId="1445" toId="1446">
</dataflow>
<dataflow id="6794" from="llike_addr_27" to="llike_load_27" fromId="1368" toId="1447">
</dataflow>
<dataflow id="6795" from="tmp_s" to="zext_ln26_52" fromId="433" toId="1448">
</dataflow>
<dataflow id="6796" from="llike_load_27" to="lshr_ln26_52" fromId="1447" toId="1449">
</dataflow>
<dataflow id="6797" from="zext_ln26_52" to="lshr_ln26_52" fromId="1448" toId="1449">
</dataflow>
<dataflow id="6798" from="lshr_ln26_52" to="trunc_ln26_52" fromId="1449" toId="1450">
</dataflow>
<dataflow id="6799" from="trunc_ln26_52" to="bitcast_ln26_52" fromId="1450" toId="1451">
</dataflow>
<dataflow id="6800" from="llike_1_addr_27" to="llike_1_load_27" fromId="1369" toId="1452">
</dataflow>
<dataflow id="6801" from="tmp_s" to="zext_ln26_53" fromId="433" toId="1453">
</dataflow>
<dataflow id="6802" from="llike_1_load_27" to="lshr_ln26_53" fromId="1452" toId="1454">
</dataflow>
<dataflow id="6803" from="zext_ln26_53" to="lshr_ln26_53" fromId="1453" toId="1454">
</dataflow>
<dataflow id="6804" from="lshr_ln26_53" to="trunc_ln26_53" fromId="1454" toId="1455">
</dataflow>
<dataflow id="6805" from="trunc_ln26_53" to="bitcast_ln26_53" fromId="1455" toId="1456">
</dataflow>
<dataflow id="6806" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_126" fromId="4764" toId="1457">
</dataflow>
<dataflow id="6807" from="bitcast_ln26_52" to="tmp_126" fromId="1451" toId="1457">
</dataflow>
<dataflow id="6808" from="bitcast_ln26_53" to="tmp_126" fromId="1456" toId="1457">
</dataflow>
<dataflow id="6809" from="tmp" to="tmp_126" fromId="129" toId="1457">
</dataflow>
<dataflow id="6810" from="llike_addr_28" to="llike_load_28" fromId="1415" toId="1458">
</dataflow>
<dataflow id="6811" from="llike_1_addr_28" to="llike_1_load_28" fromId="1416" toId="1459">
</dataflow>
<dataflow id="6812" from="tmp_2" to="tmp_954" fromId="426" toId="1460">
</dataflow>
<dataflow id="6814" from="StgValue_6813" to="tmp_954" fromId="6813" toId="1460">
</dataflow>
<dataflow id="6815" from="tmp_954" to="tmp_954_cast" fromId="1460" toId="1461">
</dataflow>
<dataflow id="6816" from="llike" to="llike_addr_29" fromId="4026" toId="1462">
</dataflow>
<dataflow id="6817" from="StgValue_4201" to="llike_addr_29" fromId="4201" toId="1462">
</dataflow>
<dataflow id="6818" from="tmp_954_cast" to="llike_addr_29" fromId="1461" toId="1462">
</dataflow>
<dataflow id="6819" from="llike_1" to="llike_1_addr_29" fromId="4027" toId="1463">
</dataflow>
<dataflow id="6820" from="StgValue_4201" to="llike_1_addr_29" fromId="4201" toId="1463">
</dataflow>
<dataflow id="6821" from="tmp_954_cast" to="llike_1_addr_29" fromId="1461" toId="1463">
</dataflow>
<dataflow id="6822" from="p_15" to="bitcast_ln29_30" fromId="1387" toId="1464">
</dataflow>
<dataflow id="6823" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_73" fromId="5408" toId="1465">
</dataflow>
<dataflow id="6824" from="bitcast_ln29_30" to="tmp_73" fromId="1464" toId="1465">
</dataflow>
<dataflow id="6825" from="StgValue_5411" to="tmp_73" fromId="5411" toId="1465">
</dataflow>
<dataflow id="6826" from="StgValue_5413" to="tmp_73" fromId="5413" toId="1465">
</dataflow>
<dataflow id="6827" from="bitcast_ln29_30" to="trunc_ln29_30" fromId="1464" toId="1466">
</dataflow>
<dataflow id="6828" from="min_p_30" to="bitcast_ln29_31" fromId="1432" toId="1467">
</dataflow>
<dataflow id="6829" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_74" fromId="5408" toId="1468">
</dataflow>
<dataflow id="6830" from="bitcast_ln29_31" to="tmp_74" fromId="1467" toId="1468">
</dataflow>
<dataflow id="6831" from="StgValue_5411" to="tmp_74" fromId="5411" toId="1468">
</dataflow>
<dataflow id="6832" from="StgValue_5413" to="tmp_74" fromId="5413" toId="1468">
</dataflow>
<dataflow id="6833" from="bitcast_ln29_31" to="trunc_ln29_31" fromId="1467" toId="1469">
</dataflow>
<dataflow id="6834" from="tmp_73" to="icmp_ln29_60" fromId="1465" toId="1470">
</dataflow>
<dataflow id="6835" from="StgValue_5423" to="icmp_ln29_60" fromId="5423" toId="1470">
</dataflow>
<dataflow id="6836" from="trunc_ln29_30" to="icmp_ln29_61" fromId="1466" toId="1471">
</dataflow>
<dataflow id="6837" from="StgValue_5426" to="icmp_ln29_61" fromId="5426" toId="1471">
</dataflow>
<dataflow id="6838" from="icmp_ln29_61" to="or_ln29_30" fromId="1471" toId="1472">
</dataflow>
<dataflow id="6839" from="icmp_ln29_60" to="or_ln29_30" fromId="1470" toId="1472">
</dataflow>
<dataflow id="6840" from="tmp_74" to="icmp_ln29_62" fromId="1468" toId="1473">
</dataflow>
<dataflow id="6841" from="StgValue_5423" to="icmp_ln29_62" fromId="5423" toId="1473">
</dataflow>
<dataflow id="6842" from="trunc_ln29_31" to="icmp_ln29_63" fromId="1469" toId="1474">
</dataflow>
<dataflow id="6843" from="StgValue_5426" to="icmp_ln29_63" fromId="5426" toId="1474">
</dataflow>
<dataflow id="6844" from="icmp_ln29_63" to="or_ln29_31" fromId="1474" toId="1475">
</dataflow>
<dataflow id="6845" from="icmp_ln29_62" to="or_ln29_31" fromId="1473" toId="1475">
</dataflow>
<dataflow id="6846" from="or_ln29_30" to="and_ln29_30" fromId="1472" toId="1476">
</dataflow>
<dataflow id="6847" from="or_ln29_31" to="and_ln29_30" fromId="1475" toId="1476">
</dataflow>
<dataflow id="6848" from="p_15" to="tmp_75" fromId="1387" toId="1477">
</dataflow>
<dataflow id="6849" from="min_p_30" to="tmp_75" fromId="1432" toId="1477">
</dataflow>
<dataflow id="6850" from="and_ln29_30" to="and_ln29_31" fromId="1476" toId="1478">
</dataflow>
<dataflow id="6851" from="tmp_75" to="and_ln29_31" fromId="1477" toId="1478">
</dataflow>
<dataflow id="6852" from="and_ln29_31" to="min_p_32" fromId="1478" toId="1479">
</dataflow>
<dataflow id="6853" from="p_15" to="min_p_32" fromId="1387" toId="1479">
</dataflow>
<dataflow id="6854" from="min_p_30" to="min_p_32" fromId="1432" toId="1479">
</dataflow>
<dataflow id="6855" from="p_16" to="tmp_80" fromId="1434" toId="1480">
</dataflow>
<dataflow id="6856" from="min_p_32" to="tmp_80" fromId="1479" toId="1480">
</dataflow>
<dataflow id="6857" from="add52_16" to="p_17" fromId="1252" toId="1481">
</dataflow>
<dataflow id="6858" from="tmp_10" to="p_17" fromId="413" toId="1481">
</dataflow>
<dataflow id="6859" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1482">
</dataflow>
<dataflow id="6860" from="p_17" to="specfucore_ln8" fromId="1481" toId="1482">
</dataflow>
<dataflow id="6861" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1482">
</dataflow>
<dataflow id="6862" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1482">
</dataflow>
<dataflow id="6863" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1482">
</dataflow>
<dataflow id="6864" from="add52_17" to="p_18" fromId="1299" toId="1483">
</dataflow>
<dataflow id="6865" from="tmp_10" to="p_18" fromId="413" toId="1483">
</dataflow>
<dataflow id="6866" from="add52_18" to="p_19" fromId="1346" toId="1484">
</dataflow>
<dataflow id="6867" from="tmp_10" to="p_19" fromId="413" toId="1484">
</dataflow>
<dataflow id="6868" from="add52_19" to="p_20" fromId="1393" toId="1485">
</dataflow>
<dataflow id="6869" from="tmp_10" to="p_20" fromId="413" toId="1485">
</dataflow>
<dataflow id="6870" from="add52_20" to="p_21" fromId="1440" toId="1486">
</dataflow>
<dataflow id="6871" from="tmp_10" to="p_21" fromId="413" toId="1486">
</dataflow>
<dataflow id="6872" from="tmp_106" to="add52_21" fromId="1269" toId="1487">
</dataflow>
<dataflow id="6873" from="bitcast_ln27_22" to="add52_21" fromId="1304" toId="1487">
</dataflow>
<dataflow id="6874" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1488">
</dataflow>
<dataflow id="6875" from="add52_21" to="specfucore_ln28" fromId="1487" toId="1488">
</dataflow>
<dataflow id="6876" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1488">
</dataflow>
<dataflow id="6877" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1488">
</dataflow>
<dataflow id="6878" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1488">
</dataflow>
<dataflow id="6879" from="tmp_111" to="add52_22" fromId="1316" toId="1489">
</dataflow>
<dataflow id="6880" from="bitcast_ln27_23" to="add52_22" fromId="1351" toId="1489">
</dataflow>
<dataflow id="6881" from="tmp_116" to="add52_23" fromId="1363" toId="1490">
</dataflow>
<dataflow id="6882" from="bitcast_ln27_24" to="add52_23" fromId="1398" toId="1490">
</dataflow>
<dataflow id="6883" from="tmp_121" to="add52_24" fromId="1410" toId="1491">
</dataflow>
<dataflow id="6884" from="bitcast_ln27_25" to="add52_24" fromId="1445" toId="1491">
</dataflow>
<dataflow id="6885" from="tmp_127" to="bitcast_ln27_26" fromId="296" toId="1492">
</dataflow>
<dataflow id="6886" from="tmp_126" to="add52_25" fromId="1457" toId="1493">
</dataflow>
<dataflow id="6887" from="bitcast_ln27_26" to="add52_25" fromId="1492" toId="1493">
</dataflow>
<dataflow id="6888" from="llike_addr_28" to="llike_load_28" fromId="1415" toId="1494">
</dataflow>
<dataflow id="6889" from="tmp_s" to="zext_ln26_54" fromId="433" toId="1495">
</dataflow>
<dataflow id="6890" from="llike_load_28" to="lshr_ln26_54" fromId="1494" toId="1496">
</dataflow>
<dataflow id="6891" from="zext_ln26_54" to="lshr_ln26_54" fromId="1495" toId="1496">
</dataflow>
<dataflow id="6892" from="lshr_ln26_54" to="trunc_ln26_54" fromId="1496" toId="1497">
</dataflow>
<dataflow id="6893" from="trunc_ln26_54" to="bitcast_ln26_54" fromId="1497" toId="1498">
</dataflow>
<dataflow id="6894" from="llike_1_addr_28" to="llike_1_load_28" fromId="1416" toId="1499">
</dataflow>
<dataflow id="6895" from="tmp_s" to="zext_ln26_55" fromId="433" toId="1500">
</dataflow>
<dataflow id="6896" from="llike_1_load_28" to="lshr_ln26_55" fromId="1499" toId="1501">
</dataflow>
<dataflow id="6897" from="zext_ln26_55" to="lshr_ln26_55" fromId="1500" toId="1501">
</dataflow>
<dataflow id="6898" from="lshr_ln26_55" to="trunc_ln26_55" fromId="1501" toId="1502">
</dataflow>
<dataflow id="6899" from="trunc_ln26_55" to="bitcast_ln26_55" fromId="1502" toId="1503">
</dataflow>
<dataflow id="6900" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_131" fromId="4764" toId="1504">
</dataflow>
<dataflow id="6901" from="bitcast_ln26_54" to="tmp_131" fromId="1498" toId="1504">
</dataflow>
<dataflow id="6902" from="bitcast_ln26_55" to="tmp_131" fromId="1503" toId="1504">
</dataflow>
<dataflow id="6903" from="tmp" to="tmp_131" fromId="129" toId="1504">
</dataflow>
<dataflow id="6904" from="llike_addr_29" to="llike_load_29" fromId="1462" toId="1505">
</dataflow>
<dataflow id="6905" from="llike_1_addr_29" to="llike_1_load_29" fromId="1463" toId="1506">
</dataflow>
<dataflow id="6906" from="tmp_2" to="tmp_955" fromId="426" toId="1507">
</dataflow>
<dataflow id="6908" from="StgValue_6907" to="tmp_955" fromId="6907" toId="1507">
</dataflow>
<dataflow id="6909" from="tmp_955" to="tmp_955_cast" fromId="1507" toId="1508">
</dataflow>
<dataflow id="6910" from="llike" to="llike_addr_30" fromId="4026" toId="1509">
</dataflow>
<dataflow id="6911" from="StgValue_4201" to="llike_addr_30" fromId="4201" toId="1509">
</dataflow>
<dataflow id="6912" from="tmp_955_cast" to="llike_addr_30" fromId="1508" toId="1509">
</dataflow>
<dataflow id="6913" from="llike_1" to="llike_1_addr_30" fromId="4027" toId="1510">
</dataflow>
<dataflow id="6914" from="StgValue_4201" to="llike_1_addr_30" fromId="4201" toId="1510">
</dataflow>
<dataflow id="6915" from="tmp_955_cast" to="llike_1_addr_30" fromId="1508" toId="1510">
</dataflow>
<dataflow id="6916" from="p_16" to="bitcast_ln29_32" fromId="1434" toId="1511">
</dataflow>
<dataflow id="6917" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_78" fromId="5408" toId="1512">
</dataflow>
<dataflow id="6918" from="bitcast_ln29_32" to="tmp_78" fromId="1511" toId="1512">
</dataflow>
<dataflow id="6919" from="StgValue_5411" to="tmp_78" fromId="5411" toId="1512">
</dataflow>
<dataflow id="6920" from="StgValue_5413" to="tmp_78" fromId="5413" toId="1512">
</dataflow>
<dataflow id="6921" from="bitcast_ln29_32" to="trunc_ln29_32" fromId="1511" toId="1513">
</dataflow>
<dataflow id="6922" from="min_p_32" to="bitcast_ln29_33" fromId="1479" toId="1514">
</dataflow>
<dataflow id="6923" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_79" fromId="5408" toId="1515">
</dataflow>
<dataflow id="6924" from="bitcast_ln29_33" to="tmp_79" fromId="1514" toId="1515">
</dataflow>
<dataflow id="6925" from="StgValue_5411" to="tmp_79" fromId="5411" toId="1515">
</dataflow>
<dataflow id="6926" from="StgValue_5413" to="tmp_79" fromId="5413" toId="1515">
</dataflow>
<dataflow id="6927" from="bitcast_ln29_33" to="trunc_ln29_33" fromId="1514" toId="1516">
</dataflow>
<dataflow id="6928" from="tmp_78" to="icmp_ln29_64" fromId="1512" toId="1517">
</dataflow>
<dataflow id="6929" from="StgValue_5423" to="icmp_ln29_64" fromId="5423" toId="1517">
</dataflow>
<dataflow id="6930" from="trunc_ln29_32" to="icmp_ln29_65" fromId="1513" toId="1518">
</dataflow>
<dataflow id="6931" from="StgValue_5426" to="icmp_ln29_65" fromId="5426" toId="1518">
</dataflow>
<dataflow id="6932" from="icmp_ln29_65" to="or_ln29_32" fromId="1518" toId="1519">
</dataflow>
<dataflow id="6933" from="icmp_ln29_64" to="or_ln29_32" fromId="1517" toId="1519">
</dataflow>
<dataflow id="6934" from="tmp_79" to="icmp_ln29_66" fromId="1515" toId="1520">
</dataflow>
<dataflow id="6935" from="StgValue_5423" to="icmp_ln29_66" fromId="5423" toId="1520">
</dataflow>
<dataflow id="6936" from="trunc_ln29_33" to="icmp_ln29_67" fromId="1516" toId="1521">
</dataflow>
<dataflow id="6937" from="StgValue_5426" to="icmp_ln29_67" fromId="5426" toId="1521">
</dataflow>
<dataflow id="6938" from="icmp_ln29_67" to="or_ln29_33" fromId="1521" toId="1522">
</dataflow>
<dataflow id="6939" from="icmp_ln29_66" to="or_ln29_33" fromId="1520" toId="1522">
</dataflow>
<dataflow id="6940" from="or_ln29_32" to="and_ln29_32" fromId="1519" toId="1523">
</dataflow>
<dataflow id="6941" from="or_ln29_33" to="and_ln29_32" fromId="1522" toId="1523">
</dataflow>
<dataflow id="6942" from="p_16" to="tmp_80" fromId="1434" toId="1524">
</dataflow>
<dataflow id="6943" from="min_p_32" to="tmp_80" fromId="1479" toId="1524">
</dataflow>
<dataflow id="6944" from="and_ln29_32" to="and_ln29_33" fromId="1523" toId="1525">
</dataflow>
<dataflow id="6945" from="tmp_80" to="and_ln29_33" fromId="1524" toId="1525">
</dataflow>
<dataflow id="6946" from="and_ln29_33" to="min_p_34" fromId="1525" toId="1526">
</dataflow>
<dataflow id="6947" from="p_16" to="min_p_34" fromId="1434" toId="1526">
</dataflow>
<dataflow id="6948" from="min_p_32" to="min_p_34" fromId="1479" toId="1526">
</dataflow>
<dataflow id="6949" from="p_17" to="tmp_85" fromId="1481" toId="1527">
</dataflow>
<dataflow id="6950" from="min_p_34" to="tmp_85" fromId="1526" toId="1527">
</dataflow>
<dataflow id="6951" from="add52_17" to="p_18" fromId="1299" toId="1528">
</dataflow>
<dataflow id="6952" from="tmp_10" to="p_18" fromId="413" toId="1528">
</dataflow>
<dataflow id="6953" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1529">
</dataflow>
<dataflow id="6954" from="p_18" to="specfucore_ln8" fromId="1528" toId="1529">
</dataflow>
<dataflow id="6955" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1529">
</dataflow>
<dataflow id="6956" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1529">
</dataflow>
<dataflow id="6957" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1529">
</dataflow>
<dataflow id="6958" from="add52_18" to="p_19" fromId="1346" toId="1530">
</dataflow>
<dataflow id="6959" from="tmp_10" to="p_19" fromId="413" toId="1530">
</dataflow>
<dataflow id="6960" from="add52_19" to="p_20" fromId="1393" toId="1531">
</dataflow>
<dataflow id="6961" from="tmp_10" to="p_20" fromId="413" toId="1531">
</dataflow>
<dataflow id="6962" from="add52_20" to="p_21" fromId="1440" toId="1532">
</dataflow>
<dataflow id="6963" from="tmp_10" to="p_21" fromId="413" toId="1532">
</dataflow>
<dataflow id="6964" from="add52_21" to="p_22" fromId="1487" toId="1533">
</dataflow>
<dataflow id="6965" from="tmp_10" to="p_22" fromId="413" toId="1533">
</dataflow>
<dataflow id="6966" from="tmp_111" to="add52_22" fromId="1316" toId="1534">
</dataflow>
<dataflow id="6967" from="bitcast_ln27_23" to="add52_22" fromId="1351" toId="1534">
</dataflow>
<dataflow id="6968" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1535">
</dataflow>
<dataflow id="6969" from="add52_22" to="specfucore_ln28" fromId="1534" toId="1535">
</dataflow>
<dataflow id="6970" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1535">
</dataflow>
<dataflow id="6971" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1535">
</dataflow>
<dataflow id="6972" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1535">
</dataflow>
<dataflow id="6973" from="tmp_116" to="add52_23" fromId="1363" toId="1536">
</dataflow>
<dataflow id="6974" from="bitcast_ln27_24" to="add52_23" fromId="1398" toId="1536">
</dataflow>
<dataflow id="6975" from="tmp_121" to="add52_24" fromId="1410" toId="1537">
</dataflow>
<dataflow id="6976" from="bitcast_ln27_25" to="add52_24" fromId="1445" toId="1537">
</dataflow>
<dataflow id="6977" from="tmp_126" to="add52_25" fromId="1457" toId="1538">
</dataflow>
<dataflow id="6978" from="bitcast_ln27_26" to="add52_25" fromId="1492" toId="1538">
</dataflow>
<dataflow id="6979" from="tmp_132" to="bitcast_ln27_27" fromId="321" toId="1539">
</dataflow>
<dataflow id="6980" from="tmp_131" to="add52_26" fromId="1504" toId="1540">
</dataflow>
<dataflow id="6981" from="bitcast_ln27_27" to="add52_26" fromId="1539" toId="1540">
</dataflow>
<dataflow id="6982" from="llike_addr_29" to="llike_load_29" fromId="1462" toId="1541">
</dataflow>
<dataflow id="6983" from="tmp_s" to="zext_ln26_56" fromId="433" toId="1542">
</dataflow>
<dataflow id="6984" from="llike_load_29" to="lshr_ln26_56" fromId="1541" toId="1543">
</dataflow>
<dataflow id="6985" from="zext_ln26_56" to="lshr_ln26_56" fromId="1542" toId="1543">
</dataflow>
<dataflow id="6986" from="lshr_ln26_56" to="trunc_ln26_56" fromId="1543" toId="1544">
</dataflow>
<dataflow id="6987" from="trunc_ln26_56" to="bitcast_ln26_56" fromId="1544" toId="1545">
</dataflow>
<dataflow id="6988" from="llike_1_addr_29" to="llike_1_load_29" fromId="1463" toId="1546">
</dataflow>
<dataflow id="6989" from="tmp_s" to="zext_ln26_57" fromId="433" toId="1547">
</dataflow>
<dataflow id="6990" from="llike_1_load_29" to="lshr_ln26_57" fromId="1546" toId="1548">
</dataflow>
<dataflow id="6991" from="zext_ln26_57" to="lshr_ln26_57" fromId="1547" toId="1548">
</dataflow>
<dataflow id="6992" from="lshr_ln26_57" to="trunc_ln26_57" fromId="1548" toId="1549">
</dataflow>
<dataflow id="6993" from="trunc_ln26_57" to="bitcast_ln26_57" fromId="1549" toId="1550">
</dataflow>
<dataflow id="6994" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_136" fromId="4764" toId="1551">
</dataflow>
<dataflow id="6995" from="bitcast_ln26_56" to="tmp_136" fromId="1545" toId="1551">
</dataflow>
<dataflow id="6996" from="bitcast_ln26_57" to="tmp_136" fromId="1550" toId="1551">
</dataflow>
<dataflow id="6997" from="tmp" to="tmp_136" fromId="129" toId="1551">
</dataflow>
<dataflow id="6998" from="llike_addr_30" to="llike_load_30" fromId="1509" toId="1552">
</dataflow>
<dataflow id="6999" from="llike_1_addr_30" to="llike_1_load_30" fromId="1510" toId="1553">
</dataflow>
<dataflow id="7000" from="tmp_2" to="tmp_956" fromId="426" toId="1554">
</dataflow>
<dataflow id="7002" from="StgValue_7001" to="tmp_956" fromId="7001" toId="1554">
</dataflow>
<dataflow id="7003" from="tmp_956" to="tmp_956_cast" fromId="1554" toId="1555">
</dataflow>
<dataflow id="7004" from="llike" to="llike_addr_31" fromId="4026" toId="1556">
</dataflow>
<dataflow id="7005" from="StgValue_4201" to="llike_addr_31" fromId="4201" toId="1556">
</dataflow>
<dataflow id="7006" from="tmp_956_cast" to="llike_addr_31" fromId="1555" toId="1556">
</dataflow>
<dataflow id="7007" from="llike_1" to="llike_1_addr_31" fromId="4027" toId="1557">
</dataflow>
<dataflow id="7008" from="StgValue_4201" to="llike_1_addr_31" fromId="4201" toId="1557">
</dataflow>
<dataflow id="7009" from="tmp_956_cast" to="llike_1_addr_31" fromId="1555" toId="1557">
</dataflow>
<dataflow id="7010" from="p_17" to="bitcast_ln29_34" fromId="1481" toId="1558">
</dataflow>
<dataflow id="7011" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_83" fromId="5408" toId="1559">
</dataflow>
<dataflow id="7012" from="bitcast_ln29_34" to="tmp_83" fromId="1558" toId="1559">
</dataflow>
<dataflow id="7013" from="StgValue_5411" to="tmp_83" fromId="5411" toId="1559">
</dataflow>
<dataflow id="7014" from="StgValue_5413" to="tmp_83" fromId="5413" toId="1559">
</dataflow>
<dataflow id="7015" from="bitcast_ln29_34" to="trunc_ln29_34" fromId="1558" toId="1560">
</dataflow>
<dataflow id="7016" from="min_p_34" to="bitcast_ln29_35" fromId="1526" toId="1561">
</dataflow>
<dataflow id="7017" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_84" fromId="5408" toId="1562">
</dataflow>
<dataflow id="7018" from="bitcast_ln29_35" to="tmp_84" fromId="1561" toId="1562">
</dataflow>
<dataflow id="7019" from="StgValue_5411" to="tmp_84" fromId="5411" toId="1562">
</dataflow>
<dataflow id="7020" from="StgValue_5413" to="tmp_84" fromId="5413" toId="1562">
</dataflow>
<dataflow id="7021" from="bitcast_ln29_35" to="trunc_ln29_35" fromId="1561" toId="1563">
</dataflow>
<dataflow id="7022" from="tmp_83" to="icmp_ln29_68" fromId="1559" toId="1564">
</dataflow>
<dataflow id="7023" from="StgValue_5423" to="icmp_ln29_68" fromId="5423" toId="1564">
</dataflow>
<dataflow id="7024" from="trunc_ln29_34" to="icmp_ln29_69" fromId="1560" toId="1565">
</dataflow>
<dataflow id="7025" from="StgValue_5426" to="icmp_ln29_69" fromId="5426" toId="1565">
</dataflow>
<dataflow id="7026" from="icmp_ln29_69" to="or_ln29_34" fromId="1565" toId="1566">
</dataflow>
<dataflow id="7027" from="icmp_ln29_68" to="or_ln29_34" fromId="1564" toId="1566">
</dataflow>
<dataflow id="7028" from="tmp_84" to="icmp_ln29_70" fromId="1562" toId="1567">
</dataflow>
<dataflow id="7029" from="StgValue_5423" to="icmp_ln29_70" fromId="5423" toId="1567">
</dataflow>
<dataflow id="7030" from="trunc_ln29_35" to="icmp_ln29_71" fromId="1563" toId="1568">
</dataflow>
<dataflow id="7031" from="StgValue_5426" to="icmp_ln29_71" fromId="5426" toId="1568">
</dataflow>
<dataflow id="7032" from="icmp_ln29_71" to="or_ln29_35" fromId="1568" toId="1569">
</dataflow>
<dataflow id="7033" from="icmp_ln29_70" to="or_ln29_35" fromId="1567" toId="1569">
</dataflow>
<dataflow id="7034" from="or_ln29_34" to="and_ln29_34" fromId="1566" toId="1570">
</dataflow>
<dataflow id="7035" from="or_ln29_35" to="and_ln29_34" fromId="1569" toId="1570">
</dataflow>
<dataflow id="7036" from="p_17" to="tmp_85" fromId="1481" toId="1571">
</dataflow>
<dataflow id="7037" from="min_p_34" to="tmp_85" fromId="1526" toId="1571">
</dataflow>
<dataflow id="7038" from="and_ln29_34" to="and_ln29_35" fromId="1570" toId="1572">
</dataflow>
<dataflow id="7039" from="tmp_85" to="and_ln29_35" fromId="1571" toId="1572">
</dataflow>
<dataflow id="7040" from="and_ln29_35" to="min_p_36" fromId="1572" toId="1573">
</dataflow>
<dataflow id="7041" from="p_17" to="min_p_36" fromId="1481" toId="1573">
</dataflow>
<dataflow id="7042" from="min_p_34" to="min_p_36" fromId="1526" toId="1573">
</dataflow>
<dataflow id="7043" from="p_18" to="tmp_90" fromId="1528" toId="1574">
</dataflow>
<dataflow id="7044" from="min_p_36" to="tmp_90" fromId="1573" toId="1574">
</dataflow>
<dataflow id="7045" from="add52_18" to="p_19" fromId="1346" toId="1575">
</dataflow>
<dataflow id="7046" from="tmp_10" to="p_19" fromId="413" toId="1575">
</dataflow>
<dataflow id="7047" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1576">
</dataflow>
<dataflow id="7048" from="p_19" to="specfucore_ln8" fromId="1575" toId="1576">
</dataflow>
<dataflow id="7049" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1576">
</dataflow>
<dataflow id="7050" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1576">
</dataflow>
<dataflow id="7051" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1576">
</dataflow>
<dataflow id="7052" from="add52_19" to="p_20" fromId="1393" toId="1577">
</dataflow>
<dataflow id="7053" from="tmp_10" to="p_20" fromId="413" toId="1577">
</dataflow>
<dataflow id="7054" from="add52_20" to="p_21" fromId="1440" toId="1578">
</dataflow>
<dataflow id="7055" from="tmp_10" to="p_21" fromId="413" toId="1578">
</dataflow>
<dataflow id="7056" from="add52_21" to="p_22" fromId="1487" toId="1579">
</dataflow>
<dataflow id="7057" from="tmp_10" to="p_22" fromId="413" toId="1579">
</dataflow>
<dataflow id="7058" from="add52_22" to="p_23" fromId="1534" toId="1580">
</dataflow>
<dataflow id="7059" from="tmp_10" to="p_23" fromId="413" toId="1580">
</dataflow>
<dataflow id="7060" from="tmp_116" to="add52_23" fromId="1363" toId="1581">
</dataflow>
<dataflow id="7061" from="bitcast_ln27_24" to="add52_23" fromId="1398" toId="1581">
</dataflow>
<dataflow id="7062" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1582">
</dataflow>
<dataflow id="7063" from="add52_23" to="specfucore_ln28" fromId="1581" toId="1582">
</dataflow>
<dataflow id="7064" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1582">
</dataflow>
<dataflow id="7065" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1582">
</dataflow>
<dataflow id="7066" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1582">
</dataflow>
<dataflow id="7067" from="tmp_121" to="add52_24" fromId="1410" toId="1583">
</dataflow>
<dataflow id="7068" from="bitcast_ln27_25" to="add52_24" fromId="1445" toId="1583">
</dataflow>
<dataflow id="7069" from="tmp_126" to="add52_25" fromId="1457" toId="1584">
</dataflow>
<dataflow id="7070" from="bitcast_ln27_26" to="add52_25" fromId="1492" toId="1584">
</dataflow>
<dataflow id="7071" from="tmp_131" to="add52_26" fromId="1504" toId="1585">
</dataflow>
<dataflow id="7072" from="bitcast_ln27_27" to="add52_26" fromId="1539" toId="1585">
</dataflow>
<dataflow id="7073" from="tmp_137" to="bitcast_ln27_28" fromId="322" toId="1586">
</dataflow>
<dataflow id="7074" from="tmp_136" to="add52_27" fromId="1551" toId="1587">
</dataflow>
<dataflow id="7075" from="bitcast_ln27_28" to="add52_27" fromId="1586" toId="1587">
</dataflow>
<dataflow id="7076" from="llike_addr_30" to="llike_load_30" fromId="1509" toId="1588">
</dataflow>
<dataflow id="7077" from="tmp_s" to="zext_ln26_58" fromId="433" toId="1589">
</dataflow>
<dataflow id="7078" from="llike_load_30" to="lshr_ln26_58" fromId="1588" toId="1590">
</dataflow>
<dataflow id="7079" from="zext_ln26_58" to="lshr_ln26_58" fromId="1589" toId="1590">
</dataflow>
<dataflow id="7080" from="lshr_ln26_58" to="trunc_ln26_58" fromId="1590" toId="1591">
</dataflow>
<dataflow id="7081" from="trunc_ln26_58" to="bitcast_ln26_58" fromId="1591" toId="1592">
</dataflow>
<dataflow id="7082" from="llike_1_addr_30" to="llike_1_load_30" fromId="1510" toId="1593">
</dataflow>
<dataflow id="7083" from="tmp_s" to="zext_ln26_59" fromId="433" toId="1594">
</dataflow>
<dataflow id="7084" from="llike_1_load_30" to="lshr_ln26_59" fromId="1593" toId="1595">
</dataflow>
<dataflow id="7085" from="zext_ln26_59" to="lshr_ln26_59" fromId="1594" toId="1595">
</dataflow>
<dataflow id="7086" from="lshr_ln26_59" to="trunc_ln26_59" fromId="1595" toId="1596">
</dataflow>
<dataflow id="7087" from="trunc_ln26_59" to="bitcast_ln26_59" fromId="1596" toId="1597">
</dataflow>
<dataflow id="7088" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_141" fromId="4764" toId="1598">
</dataflow>
<dataflow id="7089" from="bitcast_ln26_58" to="tmp_141" fromId="1592" toId="1598">
</dataflow>
<dataflow id="7090" from="bitcast_ln26_59" to="tmp_141" fromId="1597" toId="1598">
</dataflow>
<dataflow id="7091" from="tmp" to="tmp_141" fromId="129" toId="1598">
</dataflow>
<dataflow id="7092" from="llike_addr_31" to="llike_load_31" fromId="1556" toId="1599">
</dataflow>
<dataflow id="7093" from="llike_1_addr_31" to="llike_1_load_31" fromId="1557" toId="1600">
</dataflow>
<dataflow id="7094" from="tmp_2" to="tmp_957" fromId="426" toId="1601">
</dataflow>
<dataflow id="7096" from="StgValue_7095" to="tmp_957" fromId="7095" toId="1601">
</dataflow>
<dataflow id="7097" from="tmp_957" to="tmp_957_cast" fromId="1601" toId="1602">
</dataflow>
<dataflow id="7098" from="llike" to="llike_addr_32" fromId="4026" toId="1603">
</dataflow>
<dataflow id="7099" from="StgValue_4201" to="llike_addr_32" fromId="4201" toId="1603">
</dataflow>
<dataflow id="7100" from="tmp_957_cast" to="llike_addr_32" fromId="1602" toId="1603">
</dataflow>
<dataflow id="7101" from="llike_1" to="llike_1_addr_32" fromId="4027" toId="1604">
</dataflow>
<dataflow id="7102" from="StgValue_4201" to="llike_1_addr_32" fromId="4201" toId="1604">
</dataflow>
<dataflow id="7103" from="tmp_957_cast" to="llike_1_addr_32" fromId="1602" toId="1604">
</dataflow>
<dataflow id="7104" from="p_18" to="bitcast_ln29_36" fromId="1528" toId="1605">
</dataflow>
<dataflow id="7105" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_88" fromId="5408" toId="1606">
</dataflow>
<dataflow id="7106" from="bitcast_ln29_36" to="tmp_88" fromId="1605" toId="1606">
</dataflow>
<dataflow id="7107" from="StgValue_5411" to="tmp_88" fromId="5411" toId="1606">
</dataflow>
<dataflow id="7108" from="StgValue_5413" to="tmp_88" fromId="5413" toId="1606">
</dataflow>
<dataflow id="7109" from="bitcast_ln29_36" to="trunc_ln29_36" fromId="1605" toId="1607">
</dataflow>
<dataflow id="7110" from="min_p_36" to="bitcast_ln29_37" fromId="1573" toId="1608">
</dataflow>
<dataflow id="7111" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_89" fromId="5408" toId="1609">
</dataflow>
<dataflow id="7112" from="bitcast_ln29_37" to="tmp_89" fromId="1608" toId="1609">
</dataflow>
<dataflow id="7113" from="StgValue_5411" to="tmp_89" fromId="5411" toId="1609">
</dataflow>
<dataflow id="7114" from="StgValue_5413" to="tmp_89" fromId="5413" toId="1609">
</dataflow>
<dataflow id="7115" from="bitcast_ln29_37" to="trunc_ln29_37" fromId="1608" toId="1610">
</dataflow>
<dataflow id="7116" from="tmp_88" to="icmp_ln29_72" fromId="1606" toId="1611">
</dataflow>
<dataflow id="7117" from="StgValue_5423" to="icmp_ln29_72" fromId="5423" toId="1611">
</dataflow>
<dataflow id="7118" from="trunc_ln29_36" to="icmp_ln29_73" fromId="1607" toId="1612">
</dataflow>
<dataflow id="7119" from="StgValue_5426" to="icmp_ln29_73" fromId="5426" toId="1612">
</dataflow>
<dataflow id="7120" from="icmp_ln29_73" to="or_ln29_36" fromId="1612" toId="1613">
</dataflow>
<dataflow id="7121" from="icmp_ln29_72" to="or_ln29_36" fromId="1611" toId="1613">
</dataflow>
<dataflow id="7122" from="tmp_89" to="icmp_ln29_74" fromId="1609" toId="1614">
</dataflow>
<dataflow id="7123" from="StgValue_5423" to="icmp_ln29_74" fromId="5423" toId="1614">
</dataflow>
<dataflow id="7124" from="trunc_ln29_37" to="icmp_ln29_75" fromId="1610" toId="1615">
</dataflow>
<dataflow id="7125" from="StgValue_5426" to="icmp_ln29_75" fromId="5426" toId="1615">
</dataflow>
<dataflow id="7126" from="icmp_ln29_75" to="or_ln29_37" fromId="1615" toId="1616">
</dataflow>
<dataflow id="7127" from="icmp_ln29_74" to="or_ln29_37" fromId="1614" toId="1616">
</dataflow>
<dataflow id="7128" from="or_ln29_36" to="and_ln29_36" fromId="1613" toId="1617">
</dataflow>
<dataflow id="7129" from="or_ln29_37" to="and_ln29_36" fromId="1616" toId="1617">
</dataflow>
<dataflow id="7130" from="p_18" to="tmp_90" fromId="1528" toId="1618">
</dataflow>
<dataflow id="7131" from="min_p_36" to="tmp_90" fromId="1573" toId="1618">
</dataflow>
<dataflow id="7132" from="and_ln29_36" to="and_ln29_37" fromId="1617" toId="1619">
</dataflow>
<dataflow id="7133" from="tmp_90" to="and_ln29_37" fromId="1618" toId="1619">
</dataflow>
<dataflow id="7134" from="and_ln29_37" to="min_p_38" fromId="1619" toId="1620">
</dataflow>
<dataflow id="7135" from="p_18" to="min_p_38" fromId="1528" toId="1620">
</dataflow>
<dataflow id="7136" from="min_p_36" to="min_p_38" fromId="1573" toId="1620">
</dataflow>
<dataflow id="7137" from="p_19" to="tmp_95" fromId="1575" toId="1621">
</dataflow>
<dataflow id="7138" from="min_p_38" to="tmp_95" fromId="1620" toId="1621">
</dataflow>
<dataflow id="7139" from="add52_19" to="p_20" fromId="1393" toId="1622">
</dataflow>
<dataflow id="7140" from="tmp_10" to="p_20" fromId="413" toId="1622">
</dataflow>
<dataflow id="7141" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1623">
</dataflow>
<dataflow id="7142" from="p_20" to="specfucore_ln8" fromId="1622" toId="1623">
</dataflow>
<dataflow id="7143" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1623">
</dataflow>
<dataflow id="7144" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1623">
</dataflow>
<dataflow id="7145" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1623">
</dataflow>
<dataflow id="7146" from="add52_20" to="p_21" fromId="1440" toId="1624">
</dataflow>
<dataflow id="7147" from="tmp_10" to="p_21" fromId="413" toId="1624">
</dataflow>
<dataflow id="7148" from="add52_21" to="p_22" fromId="1487" toId="1625">
</dataflow>
<dataflow id="7149" from="tmp_10" to="p_22" fromId="413" toId="1625">
</dataflow>
<dataflow id="7150" from="add52_22" to="p_23" fromId="1534" toId="1626">
</dataflow>
<dataflow id="7151" from="tmp_10" to="p_23" fromId="413" toId="1626">
</dataflow>
<dataflow id="7152" from="add52_23" to="p_24" fromId="1581" toId="1627">
</dataflow>
<dataflow id="7153" from="tmp_10" to="p_24" fromId="413" toId="1627">
</dataflow>
<dataflow id="7154" from="tmp_121" to="add52_24" fromId="1410" toId="1628">
</dataflow>
<dataflow id="7155" from="bitcast_ln27_25" to="add52_24" fromId="1445" toId="1628">
</dataflow>
<dataflow id="7156" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1629">
</dataflow>
<dataflow id="7157" from="add52_24" to="specfucore_ln28" fromId="1628" toId="1629">
</dataflow>
<dataflow id="7158" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1629">
</dataflow>
<dataflow id="7159" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1629">
</dataflow>
<dataflow id="7160" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1629">
</dataflow>
<dataflow id="7161" from="tmp_126" to="add52_25" fromId="1457" toId="1630">
</dataflow>
<dataflow id="7162" from="bitcast_ln27_26" to="add52_25" fromId="1492" toId="1630">
</dataflow>
<dataflow id="7163" from="tmp_131" to="add52_26" fromId="1504" toId="1631">
</dataflow>
<dataflow id="7164" from="bitcast_ln27_27" to="add52_26" fromId="1539" toId="1631">
</dataflow>
<dataflow id="7165" from="tmp_136" to="add52_27" fromId="1551" toId="1632">
</dataflow>
<dataflow id="7166" from="bitcast_ln27_28" to="add52_27" fromId="1586" toId="1632">
</dataflow>
<dataflow id="7167" from="tmp_142" to="bitcast_ln27_29" fromId="339" toId="1633">
</dataflow>
<dataflow id="7168" from="tmp_141" to="add52_28" fromId="1598" toId="1634">
</dataflow>
<dataflow id="7169" from="bitcast_ln27_29" to="add52_28" fromId="1633" toId="1634">
</dataflow>
<dataflow id="7170" from="llike_addr_31" to="llike_load_31" fromId="1556" toId="1635">
</dataflow>
<dataflow id="7171" from="tmp_s" to="zext_ln26_60" fromId="433" toId="1636">
</dataflow>
<dataflow id="7172" from="llike_load_31" to="lshr_ln26_60" fromId="1635" toId="1637">
</dataflow>
<dataflow id="7173" from="zext_ln26_60" to="lshr_ln26_60" fromId="1636" toId="1637">
</dataflow>
<dataflow id="7174" from="lshr_ln26_60" to="trunc_ln26_60" fromId="1637" toId="1638">
</dataflow>
<dataflow id="7175" from="trunc_ln26_60" to="bitcast_ln26_60" fromId="1638" toId="1639">
</dataflow>
<dataflow id="7176" from="llike_1_addr_31" to="llike_1_load_31" fromId="1557" toId="1640">
</dataflow>
<dataflow id="7177" from="tmp_s" to="zext_ln26_61" fromId="433" toId="1641">
</dataflow>
<dataflow id="7178" from="llike_1_load_31" to="lshr_ln26_61" fromId="1640" toId="1642">
</dataflow>
<dataflow id="7179" from="zext_ln26_61" to="lshr_ln26_61" fromId="1641" toId="1642">
</dataflow>
<dataflow id="7180" from="lshr_ln26_61" to="trunc_ln26_61" fromId="1642" toId="1643">
</dataflow>
<dataflow id="7181" from="trunc_ln26_61" to="bitcast_ln26_61" fromId="1643" toId="1644">
</dataflow>
<dataflow id="7182" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_146" fromId="4764" toId="1645">
</dataflow>
<dataflow id="7183" from="bitcast_ln26_60" to="tmp_146" fromId="1639" toId="1645">
</dataflow>
<dataflow id="7184" from="bitcast_ln26_61" to="tmp_146" fromId="1644" toId="1645">
</dataflow>
<dataflow id="7185" from="tmp" to="tmp_146" fromId="129" toId="1645">
</dataflow>
<dataflow id="7186" from="llike_addr_32" to="llike_load_32" fromId="1603" toId="1646">
</dataflow>
<dataflow id="7187" from="llike_1_addr_32" to="llike_1_load_32" fromId="1604" toId="1647">
</dataflow>
<dataflow id="7188" from="tmp_2" to="tmp_958" fromId="426" toId="1648">
</dataflow>
<dataflow id="7190" from="StgValue_7189" to="tmp_958" fromId="7189" toId="1648">
</dataflow>
<dataflow id="7191" from="tmp_958" to="tmp_958_cast" fromId="1648" toId="1649">
</dataflow>
<dataflow id="7192" from="llike" to="llike_addr_33" fromId="4026" toId="1650">
</dataflow>
<dataflow id="7193" from="StgValue_4201" to="llike_addr_33" fromId="4201" toId="1650">
</dataflow>
<dataflow id="7194" from="tmp_958_cast" to="llike_addr_33" fromId="1649" toId="1650">
</dataflow>
<dataflow id="7195" from="llike_1" to="llike_1_addr_33" fromId="4027" toId="1651">
</dataflow>
<dataflow id="7196" from="StgValue_4201" to="llike_1_addr_33" fromId="4201" toId="1651">
</dataflow>
<dataflow id="7197" from="tmp_958_cast" to="llike_1_addr_33" fromId="1649" toId="1651">
</dataflow>
<dataflow id="7198" from="p_19" to="bitcast_ln29_38" fromId="1575" toId="1652">
</dataflow>
<dataflow id="7199" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_93" fromId="5408" toId="1653">
</dataflow>
<dataflow id="7200" from="bitcast_ln29_38" to="tmp_93" fromId="1652" toId="1653">
</dataflow>
<dataflow id="7201" from="StgValue_5411" to="tmp_93" fromId="5411" toId="1653">
</dataflow>
<dataflow id="7202" from="StgValue_5413" to="tmp_93" fromId="5413" toId="1653">
</dataflow>
<dataflow id="7203" from="bitcast_ln29_38" to="trunc_ln29_38" fromId="1652" toId="1654">
</dataflow>
<dataflow id="7204" from="min_p_38" to="bitcast_ln29_39" fromId="1620" toId="1655">
</dataflow>
<dataflow id="7205" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_94" fromId="5408" toId="1656">
</dataflow>
<dataflow id="7206" from="bitcast_ln29_39" to="tmp_94" fromId="1655" toId="1656">
</dataflow>
<dataflow id="7207" from="StgValue_5411" to="tmp_94" fromId="5411" toId="1656">
</dataflow>
<dataflow id="7208" from="StgValue_5413" to="tmp_94" fromId="5413" toId="1656">
</dataflow>
<dataflow id="7209" from="bitcast_ln29_39" to="trunc_ln29_39" fromId="1655" toId="1657">
</dataflow>
<dataflow id="7210" from="tmp_93" to="icmp_ln29_76" fromId="1653" toId="1658">
</dataflow>
<dataflow id="7211" from="StgValue_5423" to="icmp_ln29_76" fromId="5423" toId="1658">
</dataflow>
<dataflow id="7212" from="trunc_ln29_38" to="icmp_ln29_77" fromId="1654" toId="1659">
</dataflow>
<dataflow id="7213" from="StgValue_5426" to="icmp_ln29_77" fromId="5426" toId="1659">
</dataflow>
<dataflow id="7214" from="icmp_ln29_77" to="or_ln29_38" fromId="1659" toId="1660">
</dataflow>
<dataflow id="7215" from="icmp_ln29_76" to="or_ln29_38" fromId="1658" toId="1660">
</dataflow>
<dataflow id="7216" from="tmp_94" to="icmp_ln29_78" fromId="1656" toId="1661">
</dataflow>
<dataflow id="7217" from="StgValue_5423" to="icmp_ln29_78" fromId="5423" toId="1661">
</dataflow>
<dataflow id="7218" from="trunc_ln29_39" to="icmp_ln29_79" fromId="1657" toId="1662">
</dataflow>
<dataflow id="7219" from="StgValue_5426" to="icmp_ln29_79" fromId="5426" toId="1662">
</dataflow>
<dataflow id="7220" from="icmp_ln29_79" to="or_ln29_39" fromId="1662" toId="1663">
</dataflow>
<dataflow id="7221" from="icmp_ln29_78" to="or_ln29_39" fromId="1661" toId="1663">
</dataflow>
<dataflow id="7222" from="or_ln29_38" to="and_ln29_38" fromId="1660" toId="1664">
</dataflow>
<dataflow id="7223" from="or_ln29_39" to="and_ln29_38" fromId="1663" toId="1664">
</dataflow>
<dataflow id="7224" from="p_19" to="tmp_95" fromId="1575" toId="1665">
</dataflow>
<dataflow id="7225" from="min_p_38" to="tmp_95" fromId="1620" toId="1665">
</dataflow>
<dataflow id="7226" from="and_ln29_38" to="and_ln29_39" fromId="1664" toId="1666">
</dataflow>
<dataflow id="7227" from="tmp_95" to="and_ln29_39" fromId="1665" toId="1666">
</dataflow>
<dataflow id="7228" from="and_ln29_39" to="min_p_40" fromId="1666" toId="1667">
</dataflow>
<dataflow id="7229" from="p_19" to="min_p_40" fromId="1575" toId="1667">
</dataflow>
<dataflow id="7230" from="min_p_38" to="min_p_40" fromId="1620" toId="1667">
</dataflow>
<dataflow id="7231" from="p_20" to="tmp_100" fromId="1622" toId="1668">
</dataflow>
<dataflow id="7232" from="min_p_40" to="tmp_100" fromId="1667" toId="1668">
</dataflow>
<dataflow id="7233" from="add52_20" to="p_21" fromId="1440" toId="1669">
</dataflow>
<dataflow id="7234" from="tmp_10" to="p_21" fromId="413" toId="1669">
</dataflow>
<dataflow id="7235" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1670">
</dataflow>
<dataflow id="7236" from="p_21" to="specfucore_ln8" fromId="1669" toId="1670">
</dataflow>
<dataflow id="7237" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1670">
</dataflow>
<dataflow id="7238" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1670">
</dataflow>
<dataflow id="7239" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1670">
</dataflow>
<dataflow id="7240" from="add52_21" to="p_22" fromId="1487" toId="1671">
</dataflow>
<dataflow id="7241" from="tmp_10" to="p_22" fromId="413" toId="1671">
</dataflow>
<dataflow id="7242" from="add52_22" to="p_23" fromId="1534" toId="1672">
</dataflow>
<dataflow id="7243" from="tmp_10" to="p_23" fromId="413" toId="1672">
</dataflow>
<dataflow id="7244" from="add52_23" to="p_24" fromId="1581" toId="1673">
</dataflow>
<dataflow id="7245" from="tmp_10" to="p_24" fromId="413" toId="1673">
</dataflow>
<dataflow id="7246" from="add52_24" to="p_25" fromId="1628" toId="1674">
</dataflow>
<dataflow id="7247" from="tmp_10" to="p_25" fromId="413" toId="1674">
</dataflow>
<dataflow id="7248" from="tmp_126" to="add52_25" fromId="1457" toId="1675">
</dataflow>
<dataflow id="7249" from="bitcast_ln27_26" to="add52_25" fromId="1492" toId="1675">
</dataflow>
<dataflow id="7250" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1676">
</dataflow>
<dataflow id="7251" from="add52_25" to="specfucore_ln28" fromId="1675" toId="1676">
</dataflow>
<dataflow id="7252" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1676">
</dataflow>
<dataflow id="7253" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1676">
</dataflow>
<dataflow id="7254" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1676">
</dataflow>
<dataflow id="7255" from="tmp_131" to="add52_26" fromId="1504" toId="1677">
</dataflow>
<dataflow id="7256" from="bitcast_ln27_27" to="add52_26" fromId="1539" toId="1677">
</dataflow>
<dataflow id="7257" from="tmp_136" to="add52_27" fromId="1551" toId="1678">
</dataflow>
<dataflow id="7258" from="bitcast_ln27_28" to="add52_27" fromId="1586" toId="1678">
</dataflow>
<dataflow id="7259" from="tmp_141" to="add52_28" fromId="1598" toId="1679">
</dataflow>
<dataflow id="7260" from="bitcast_ln27_29" to="add52_28" fromId="1633" toId="1679">
</dataflow>
<dataflow id="7261" from="tmp_147" to="bitcast_ln27_30" fromId="340" toId="1680">
</dataflow>
<dataflow id="7262" from="tmp_146" to="add52_29" fromId="1645" toId="1681">
</dataflow>
<dataflow id="7263" from="bitcast_ln27_30" to="add52_29" fromId="1680" toId="1681">
</dataflow>
<dataflow id="7264" from="llike_addr_32" to="llike_load_32" fromId="1603" toId="1682">
</dataflow>
<dataflow id="7265" from="tmp_s" to="zext_ln26_62" fromId="433" toId="1683">
</dataflow>
<dataflow id="7266" from="llike_load_32" to="lshr_ln26_62" fromId="1682" toId="1684">
</dataflow>
<dataflow id="7267" from="zext_ln26_62" to="lshr_ln26_62" fromId="1683" toId="1684">
</dataflow>
<dataflow id="7268" from="lshr_ln26_62" to="trunc_ln26_62" fromId="1684" toId="1685">
</dataflow>
<dataflow id="7269" from="trunc_ln26_62" to="bitcast_ln26_62" fromId="1685" toId="1686">
</dataflow>
<dataflow id="7270" from="llike_1_addr_32" to="llike_1_load_32" fromId="1604" toId="1687">
</dataflow>
<dataflow id="7271" from="tmp_s" to="zext_ln26_63" fromId="433" toId="1688">
</dataflow>
<dataflow id="7272" from="llike_1_load_32" to="lshr_ln26_63" fromId="1687" toId="1689">
</dataflow>
<dataflow id="7273" from="zext_ln26_63" to="lshr_ln26_63" fromId="1688" toId="1689">
</dataflow>
<dataflow id="7274" from="lshr_ln26_63" to="trunc_ln26_63" fromId="1689" toId="1690">
</dataflow>
<dataflow id="7275" from="trunc_ln26_63" to="bitcast_ln26_63" fromId="1690" toId="1691">
</dataflow>
<dataflow id="7276" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_151" fromId="4764" toId="1692">
</dataflow>
<dataflow id="7277" from="bitcast_ln26_62" to="tmp_151" fromId="1686" toId="1692">
</dataflow>
<dataflow id="7278" from="bitcast_ln26_63" to="tmp_151" fromId="1691" toId="1692">
</dataflow>
<dataflow id="7279" from="tmp" to="tmp_151" fromId="129" toId="1692">
</dataflow>
<dataflow id="7280" from="llike_addr_33" to="llike_load_33" fromId="1650" toId="1693">
</dataflow>
<dataflow id="7281" from="llike_1_addr_33" to="llike_1_load_33" fromId="1651" toId="1694">
</dataflow>
<dataflow id="7282" from="tmp_2" to="tmp_959" fromId="426" toId="1695">
</dataflow>
<dataflow id="7284" from="StgValue_7283" to="tmp_959" fromId="7283" toId="1695">
</dataflow>
<dataflow id="7285" from="tmp_959" to="tmp_959_cast" fromId="1695" toId="1696">
</dataflow>
<dataflow id="7286" from="llike" to="llike_addr_34" fromId="4026" toId="1697">
</dataflow>
<dataflow id="7287" from="StgValue_4201" to="llike_addr_34" fromId="4201" toId="1697">
</dataflow>
<dataflow id="7288" from="tmp_959_cast" to="llike_addr_34" fromId="1696" toId="1697">
</dataflow>
<dataflow id="7289" from="llike_1" to="llike_1_addr_34" fromId="4027" toId="1698">
</dataflow>
<dataflow id="7290" from="StgValue_4201" to="llike_1_addr_34" fromId="4201" toId="1698">
</dataflow>
<dataflow id="7291" from="tmp_959_cast" to="llike_1_addr_34" fromId="1696" toId="1698">
</dataflow>
<dataflow id="7292" from="p_20" to="bitcast_ln29_40" fromId="1622" toId="1699">
</dataflow>
<dataflow id="7293" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_98" fromId="5408" toId="1700">
</dataflow>
<dataflow id="7294" from="bitcast_ln29_40" to="tmp_98" fromId="1699" toId="1700">
</dataflow>
<dataflow id="7295" from="StgValue_5411" to="tmp_98" fromId="5411" toId="1700">
</dataflow>
<dataflow id="7296" from="StgValue_5413" to="tmp_98" fromId="5413" toId="1700">
</dataflow>
<dataflow id="7297" from="bitcast_ln29_40" to="trunc_ln29_40" fromId="1699" toId="1701">
</dataflow>
<dataflow id="7298" from="min_p_40" to="bitcast_ln29_41" fromId="1667" toId="1702">
</dataflow>
<dataflow id="7299" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_99" fromId="5408" toId="1703">
</dataflow>
<dataflow id="7300" from="bitcast_ln29_41" to="tmp_99" fromId="1702" toId="1703">
</dataflow>
<dataflow id="7301" from="StgValue_5411" to="tmp_99" fromId="5411" toId="1703">
</dataflow>
<dataflow id="7302" from="StgValue_5413" to="tmp_99" fromId="5413" toId="1703">
</dataflow>
<dataflow id="7303" from="bitcast_ln29_41" to="trunc_ln29_41" fromId="1702" toId="1704">
</dataflow>
<dataflow id="7304" from="tmp_98" to="icmp_ln29_80" fromId="1700" toId="1705">
</dataflow>
<dataflow id="7305" from="StgValue_5423" to="icmp_ln29_80" fromId="5423" toId="1705">
</dataflow>
<dataflow id="7306" from="trunc_ln29_40" to="icmp_ln29_81" fromId="1701" toId="1706">
</dataflow>
<dataflow id="7307" from="StgValue_5426" to="icmp_ln29_81" fromId="5426" toId="1706">
</dataflow>
<dataflow id="7308" from="icmp_ln29_81" to="or_ln29_40" fromId="1706" toId="1707">
</dataflow>
<dataflow id="7309" from="icmp_ln29_80" to="or_ln29_40" fromId="1705" toId="1707">
</dataflow>
<dataflow id="7310" from="tmp_99" to="icmp_ln29_82" fromId="1703" toId="1708">
</dataflow>
<dataflow id="7311" from="StgValue_5423" to="icmp_ln29_82" fromId="5423" toId="1708">
</dataflow>
<dataflow id="7312" from="trunc_ln29_41" to="icmp_ln29_83" fromId="1704" toId="1709">
</dataflow>
<dataflow id="7313" from="StgValue_5426" to="icmp_ln29_83" fromId="5426" toId="1709">
</dataflow>
<dataflow id="7314" from="icmp_ln29_83" to="or_ln29_41" fromId="1709" toId="1710">
</dataflow>
<dataflow id="7315" from="icmp_ln29_82" to="or_ln29_41" fromId="1708" toId="1710">
</dataflow>
<dataflow id="7316" from="or_ln29_40" to="and_ln29_40" fromId="1707" toId="1711">
</dataflow>
<dataflow id="7317" from="or_ln29_41" to="and_ln29_40" fromId="1710" toId="1711">
</dataflow>
<dataflow id="7318" from="p_20" to="tmp_100" fromId="1622" toId="1712">
</dataflow>
<dataflow id="7319" from="min_p_40" to="tmp_100" fromId="1667" toId="1712">
</dataflow>
<dataflow id="7320" from="and_ln29_40" to="and_ln29_41" fromId="1711" toId="1713">
</dataflow>
<dataflow id="7321" from="tmp_100" to="and_ln29_41" fromId="1712" toId="1713">
</dataflow>
<dataflow id="7322" from="and_ln29_41" to="min_p_42" fromId="1713" toId="1714">
</dataflow>
<dataflow id="7323" from="p_20" to="min_p_42" fromId="1622" toId="1714">
</dataflow>
<dataflow id="7324" from="min_p_40" to="min_p_42" fromId="1667" toId="1714">
</dataflow>
<dataflow id="7325" from="p_21" to="tmp_105" fromId="1669" toId="1715">
</dataflow>
<dataflow id="7326" from="min_p_42" to="tmp_105" fromId="1714" toId="1715">
</dataflow>
<dataflow id="7327" from="add52_21" to="p_22" fromId="1487" toId="1716">
</dataflow>
<dataflow id="7328" from="tmp_10" to="p_22" fromId="413" toId="1716">
</dataflow>
<dataflow id="7329" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1717">
</dataflow>
<dataflow id="7330" from="p_22" to="specfucore_ln8" fromId="1716" toId="1717">
</dataflow>
<dataflow id="7331" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1717">
</dataflow>
<dataflow id="7332" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1717">
</dataflow>
<dataflow id="7333" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1717">
</dataflow>
<dataflow id="7334" from="add52_22" to="p_23" fromId="1534" toId="1718">
</dataflow>
<dataflow id="7335" from="tmp_10" to="p_23" fromId="413" toId="1718">
</dataflow>
<dataflow id="7336" from="add52_23" to="p_24" fromId="1581" toId="1719">
</dataflow>
<dataflow id="7337" from="tmp_10" to="p_24" fromId="413" toId="1719">
</dataflow>
<dataflow id="7338" from="add52_24" to="p_25" fromId="1628" toId="1720">
</dataflow>
<dataflow id="7339" from="tmp_10" to="p_25" fromId="413" toId="1720">
</dataflow>
<dataflow id="7340" from="add52_25" to="p_26" fromId="1675" toId="1721">
</dataflow>
<dataflow id="7341" from="tmp_10" to="p_26" fromId="413" toId="1721">
</dataflow>
<dataflow id="7342" from="tmp_131" to="add52_26" fromId="1504" toId="1722">
</dataflow>
<dataflow id="7343" from="bitcast_ln27_27" to="add52_26" fromId="1539" toId="1722">
</dataflow>
<dataflow id="7344" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1723">
</dataflow>
<dataflow id="7345" from="add52_26" to="specfucore_ln28" fromId="1722" toId="1723">
</dataflow>
<dataflow id="7346" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1723">
</dataflow>
<dataflow id="7347" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1723">
</dataflow>
<dataflow id="7348" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1723">
</dataflow>
<dataflow id="7349" from="tmp_136" to="add52_27" fromId="1551" toId="1724">
</dataflow>
<dataflow id="7350" from="bitcast_ln27_28" to="add52_27" fromId="1586" toId="1724">
</dataflow>
<dataflow id="7351" from="tmp_141" to="add52_28" fromId="1598" toId="1725">
</dataflow>
<dataflow id="7352" from="bitcast_ln27_29" to="add52_28" fromId="1633" toId="1725">
</dataflow>
<dataflow id="7353" from="tmp_146" to="add52_29" fromId="1645" toId="1726">
</dataflow>
<dataflow id="7354" from="bitcast_ln27_30" to="add52_29" fromId="1680" toId="1726">
</dataflow>
<dataflow id="7355" from="trunc_ln27_15" to="bitcast_ln27_31" fromId="167" toId="1727">
</dataflow>
<dataflow id="7356" from="tmp_151" to="add52_30" fromId="1692" toId="1728">
</dataflow>
<dataflow id="7357" from="bitcast_ln27_31" to="add52_30" fromId="1727" toId="1728">
</dataflow>
<dataflow id="7358" from="llike_addr_33" to="llike_load_33" fromId="1650" toId="1729">
</dataflow>
<dataflow id="7359" from="tmp_s" to="zext_ln26_64" fromId="433" toId="1730">
</dataflow>
<dataflow id="7360" from="llike_load_33" to="lshr_ln26_64" fromId="1729" toId="1731">
</dataflow>
<dataflow id="7361" from="zext_ln26_64" to="lshr_ln26_64" fromId="1730" toId="1731">
</dataflow>
<dataflow id="7362" from="lshr_ln26_64" to="trunc_ln26_64" fromId="1731" toId="1732">
</dataflow>
<dataflow id="7363" from="trunc_ln26_64" to="bitcast_ln26_64" fromId="1732" toId="1733">
</dataflow>
<dataflow id="7364" from="llike_1_addr_33" to="llike_1_load_33" fromId="1651" toId="1734">
</dataflow>
<dataflow id="7365" from="tmp_s" to="zext_ln26_65" fromId="433" toId="1735">
</dataflow>
<dataflow id="7366" from="llike_1_load_33" to="lshr_ln26_65" fromId="1734" toId="1736">
</dataflow>
<dataflow id="7367" from="zext_ln26_65" to="lshr_ln26_65" fromId="1735" toId="1736">
</dataflow>
<dataflow id="7368" from="lshr_ln26_65" to="trunc_ln26_65" fromId="1736" toId="1737">
</dataflow>
<dataflow id="7369" from="trunc_ln26_65" to="bitcast_ln26_65" fromId="1737" toId="1738">
</dataflow>
<dataflow id="7370" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_155" fromId="4764" toId="1739">
</dataflow>
<dataflow id="7371" from="bitcast_ln26_64" to="tmp_155" fromId="1733" toId="1739">
</dataflow>
<dataflow id="7372" from="bitcast_ln26_65" to="tmp_155" fromId="1738" toId="1739">
</dataflow>
<dataflow id="7373" from="tmp" to="tmp_155" fromId="129" toId="1739">
</dataflow>
<dataflow id="7374" from="llike_addr_34" to="llike_load_34" fromId="1697" toId="1740">
</dataflow>
<dataflow id="7375" from="llike_1_addr_34" to="llike_1_load_34" fromId="1698" toId="1741">
</dataflow>
<dataflow id="7376" from="tmp_2" to="tmp_960" fromId="426" toId="1742">
</dataflow>
<dataflow id="7378" from="StgValue_7377" to="tmp_960" fromId="7377" toId="1742">
</dataflow>
<dataflow id="7379" from="tmp_960" to="tmp_960_cast" fromId="1742" toId="1743">
</dataflow>
<dataflow id="7380" from="llike" to="llike_addr_35" fromId="4026" toId="1744">
</dataflow>
<dataflow id="7381" from="StgValue_4201" to="llike_addr_35" fromId="4201" toId="1744">
</dataflow>
<dataflow id="7382" from="tmp_960_cast" to="llike_addr_35" fromId="1743" toId="1744">
</dataflow>
<dataflow id="7383" from="llike_1" to="llike_1_addr_35" fromId="4027" toId="1745">
</dataflow>
<dataflow id="7384" from="StgValue_4201" to="llike_1_addr_35" fromId="4201" toId="1745">
</dataflow>
<dataflow id="7385" from="tmp_960_cast" to="llike_1_addr_35" fromId="1743" toId="1745">
</dataflow>
<dataflow id="7386" from="p_21" to="bitcast_ln29_42" fromId="1669" toId="1746">
</dataflow>
<dataflow id="7387" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_103" fromId="5408" toId="1747">
</dataflow>
<dataflow id="7388" from="bitcast_ln29_42" to="tmp_103" fromId="1746" toId="1747">
</dataflow>
<dataflow id="7389" from="StgValue_5411" to="tmp_103" fromId="5411" toId="1747">
</dataflow>
<dataflow id="7390" from="StgValue_5413" to="tmp_103" fromId="5413" toId="1747">
</dataflow>
<dataflow id="7391" from="bitcast_ln29_42" to="trunc_ln29_42" fromId="1746" toId="1748">
</dataflow>
<dataflow id="7392" from="min_p_42" to="bitcast_ln29_43" fromId="1714" toId="1749">
</dataflow>
<dataflow id="7393" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_104" fromId="5408" toId="1750">
</dataflow>
<dataflow id="7394" from="bitcast_ln29_43" to="tmp_104" fromId="1749" toId="1750">
</dataflow>
<dataflow id="7395" from="StgValue_5411" to="tmp_104" fromId="5411" toId="1750">
</dataflow>
<dataflow id="7396" from="StgValue_5413" to="tmp_104" fromId="5413" toId="1750">
</dataflow>
<dataflow id="7397" from="bitcast_ln29_43" to="trunc_ln29_43" fromId="1749" toId="1751">
</dataflow>
<dataflow id="7398" from="tmp_103" to="icmp_ln29_84" fromId="1747" toId="1752">
</dataflow>
<dataflow id="7399" from="StgValue_5423" to="icmp_ln29_84" fromId="5423" toId="1752">
</dataflow>
<dataflow id="7400" from="trunc_ln29_42" to="icmp_ln29_85" fromId="1748" toId="1753">
</dataflow>
<dataflow id="7401" from="StgValue_5426" to="icmp_ln29_85" fromId="5426" toId="1753">
</dataflow>
<dataflow id="7402" from="icmp_ln29_85" to="or_ln29_42" fromId="1753" toId="1754">
</dataflow>
<dataflow id="7403" from="icmp_ln29_84" to="or_ln29_42" fromId="1752" toId="1754">
</dataflow>
<dataflow id="7404" from="tmp_104" to="icmp_ln29_86" fromId="1750" toId="1755">
</dataflow>
<dataflow id="7405" from="StgValue_5423" to="icmp_ln29_86" fromId="5423" toId="1755">
</dataflow>
<dataflow id="7406" from="trunc_ln29_43" to="icmp_ln29_87" fromId="1751" toId="1756">
</dataflow>
<dataflow id="7407" from="StgValue_5426" to="icmp_ln29_87" fromId="5426" toId="1756">
</dataflow>
<dataflow id="7408" from="icmp_ln29_87" to="or_ln29_43" fromId="1756" toId="1757">
</dataflow>
<dataflow id="7409" from="icmp_ln29_86" to="or_ln29_43" fromId="1755" toId="1757">
</dataflow>
<dataflow id="7410" from="or_ln29_42" to="and_ln29_42" fromId="1754" toId="1758">
</dataflow>
<dataflow id="7411" from="or_ln29_43" to="and_ln29_42" fromId="1757" toId="1758">
</dataflow>
<dataflow id="7412" from="p_21" to="tmp_105" fromId="1669" toId="1759">
</dataflow>
<dataflow id="7413" from="min_p_42" to="tmp_105" fromId="1714" toId="1759">
</dataflow>
<dataflow id="7414" from="and_ln29_42" to="and_ln29_43" fromId="1758" toId="1760">
</dataflow>
<dataflow id="7415" from="tmp_105" to="and_ln29_43" fromId="1759" toId="1760">
</dataflow>
<dataflow id="7416" from="and_ln29_43" to="min_p_44" fromId="1760" toId="1761">
</dataflow>
<dataflow id="7417" from="p_21" to="min_p_44" fromId="1669" toId="1761">
</dataflow>
<dataflow id="7418" from="min_p_42" to="min_p_44" fromId="1714" toId="1761">
</dataflow>
<dataflow id="7419" from="p_22" to="tmp_110" fromId="1716" toId="1762">
</dataflow>
<dataflow id="7420" from="min_p_44" to="tmp_110" fromId="1761" toId="1762">
</dataflow>
<dataflow id="7421" from="add52_22" to="p_23" fromId="1534" toId="1763">
</dataflow>
<dataflow id="7422" from="tmp_10" to="p_23" fromId="413" toId="1763">
</dataflow>
<dataflow id="7423" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1764">
</dataflow>
<dataflow id="7424" from="p_23" to="specfucore_ln8" fromId="1763" toId="1764">
</dataflow>
<dataflow id="7425" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1764">
</dataflow>
<dataflow id="7426" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1764">
</dataflow>
<dataflow id="7427" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1764">
</dataflow>
<dataflow id="7428" from="add52_23" to="p_24" fromId="1581" toId="1765">
</dataflow>
<dataflow id="7429" from="tmp_10" to="p_24" fromId="413" toId="1765">
</dataflow>
<dataflow id="7430" from="add52_24" to="p_25" fromId="1628" toId="1766">
</dataflow>
<dataflow id="7431" from="tmp_10" to="p_25" fromId="413" toId="1766">
</dataflow>
<dataflow id="7432" from="add52_25" to="p_26" fromId="1675" toId="1767">
</dataflow>
<dataflow id="7433" from="tmp_10" to="p_26" fromId="413" toId="1767">
</dataflow>
<dataflow id="7434" from="add52_26" to="p_27" fromId="1722" toId="1768">
</dataflow>
<dataflow id="7435" from="tmp_10" to="p_27" fromId="413" toId="1768">
</dataflow>
<dataflow id="7436" from="tmp_136" to="add52_27" fromId="1551" toId="1769">
</dataflow>
<dataflow id="7437" from="bitcast_ln27_28" to="add52_27" fromId="1586" toId="1769">
</dataflow>
<dataflow id="7438" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1770">
</dataflow>
<dataflow id="7439" from="add52_27" to="specfucore_ln28" fromId="1769" toId="1770">
</dataflow>
<dataflow id="7440" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1770">
</dataflow>
<dataflow id="7441" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1770">
</dataflow>
<dataflow id="7442" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1770">
</dataflow>
<dataflow id="7443" from="tmp_141" to="add52_28" fromId="1598" toId="1771">
</dataflow>
<dataflow id="7444" from="bitcast_ln27_29" to="add52_28" fromId="1633" toId="1771">
</dataflow>
<dataflow id="7445" from="tmp_146" to="add52_29" fromId="1645" toId="1772">
</dataflow>
<dataflow id="7446" from="bitcast_ln27_30" to="add52_29" fromId="1680" toId="1772">
</dataflow>
<dataflow id="7447" from="tmp_151" to="add52_30" fromId="1692" toId="1773">
</dataflow>
<dataflow id="7448" from="bitcast_ln27_31" to="add52_30" fromId="1727" toId="1773">
</dataflow>
<dataflow id="7449" from="trunc_ln27_16" to="bitcast_ln27_32" fromId="169" toId="1774">
</dataflow>
<dataflow id="7450" from="tmp_155" to="add52_31" fromId="1739" toId="1775">
</dataflow>
<dataflow id="7451" from="bitcast_ln27_32" to="add52_31" fromId="1774" toId="1775">
</dataflow>
<dataflow id="7452" from="llike_addr_34" to="llike_load_34" fromId="1697" toId="1776">
</dataflow>
<dataflow id="7453" from="tmp_s" to="zext_ln26_66" fromId="433" toId="1777">
</dataflow>
<dataflow id="7454" from="llike_load_34" to="lshr_ln26_66" fromId="1776" toId="1778">
</dataflow>
<dataflow id="7455" from="zext_ln26_66" to="lshr_ln26_66" fromId="1777" toId="1778">
</dataflow>
<dataflow id="7456" from="lshr_ln26_66" to="trunc_ln26_66" fromId="1778" toId="1779">
</dataflow>
<dataflow id="7457" from="trunc_ln26_66" to="bitcast_ln26_66" fromId="1779" toId="1780">
</dataflow>
<dataflow id="7458" from="llike_1_addr_34" to="llike_1_load_34" fromId="1698" toId="1781">
</dataflow>
<dataflow id="7459" from="tmp_s" to="zext_ln26_67" fromId="433" toId="1782">
</dataflow>
<dataflow id="7460" from="llike_1_load_34" to="lshr_ln26_67" fromId="1781" toId="1783">
</dataflow>
<dataflow id="7461" from="zext_ln26_67" to="lshr_ln26_67" fromId="1782" toId="1783">
</dataflow>
<dataflow id="7462" from="lshr_ln26_67" to="trunc_ln26_67" fromId="1783" toId="1784">
</dataflow>
<dataflow id="7463" from="trunc_ln26_67" to="bitcast_ln26_67" fromId="1784" toId="1785">
</dataflow>
<dataflow id="7464" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_159" fromId="4764" toId="1786">
</dataflow>
<dataflow id="7465" from="bitcast_ln26_66" to="tmp_159" fromId="1780" toId="1786">
</dataflow>
<dataflow id="7466" from="bitcast_ln26_67" to="tmp_159" fromId="1785" toId="1786">
</dataflow>
<dataflow id="7467" from="tmp" to="tmp_159" fromId="129" toId="1786">
</dataflow>
<dataflow id="7468" from="llike_addr_35" to="llike_load_35" fromId="1744" toId="1787">
</dataflow>
<dataflow id="7469" from="llike_1_addr_35" to="llike_1_load_35" fromId="1745" toId="1788">
</dataflow>
<dataflow id="7470" from="tmp_2" to="tmp_961" fromId="426" toId="1789">
</dataflow>
<dataflow id="7472" from="StgValue_7471" to="tmp_961" fromId="7471" toId="1789">
</dataflow>
<dataflow id="7473" from="tmp_961" to="tmp_961_cast" fromId="1789" toId="1790">
</dataflow>
<dataflow id="7474" from="llike" to="llike_addr_36" fromId="4026" toId="1791">
</dataflow>
<dataflow id="7475" from="StgValue_4201" to="llike_addr_36" fromId="4201" toId="1791">
</dataflow>
<dataflow id="7476" from="tmp_961_cast" to="llike_addr_36" fromId="1790" toId="1791">
</dataflow>
<dataflow id="7477" from="llike_1" to="llike_1_addr_36" fromId="4027" toId="1792">
</dataflow>
<dataflow id="7478" from="StgValue_4201" to="llike_1_addr_36" fromId="4201" toId="1792">
</dataflow>
<dataflow id="7479" from="tmp_961_cast" to="llike_1_addr_36" fromId="1790" toId="1792">
</dataflow>
<dataflow id="7480" from="p_22" to="bitcast_ln29_44" fromId="1716" toId="1793">
</dataflow>
<dataflow id="7481" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_108" fromId="5408" toId="1794">
</dataflow>
<dataflow id="7482" from="bitcast_ln29_44" to="tmp_108" fromId="1793" toId="1794">
</dataflow>
<dataflow id="7483" from="StgValue_5411" to="tmp_108" fromId="5411" toId="1794">
</dataflow>
<dataflow id="7484" from="StgValue_5413" to="tmp_108" fromId="5413" toId="1794">
</dataflow>
<dataflow id="7485" from="bitcast_ln29_44" to="trunc_ln29_44" fromId="1793" toId="1795">
</dataflow>
<dataflow id="7486" from="min_p_44" to="bitcast_ln29_45" fromId="1761" toId="1796">
</dataflow>
<dataflow id="7487" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_109" fromId="5408" toId="1797">
</dataflow>
<dataflow id="7488" from="bitcast_ln29_45" to="tmp_109" fromId="1796" toId="1797">
</dataflow>
<dataflow id="7489" from="StgValue_5411" to="tmp_109" fromId="5411" toId="1797">
</dataflow>
<dataflow id="7490" from="StgValue_5413" to="tmp_109" fromId="5413" toId="1797">
</dataflow>
<dataflow id="7491" from="bitcast_ln29_45" to="trunc_ln29_45" fromId="1796" toId="1798">
</dataflow>
<dataflow id="7492" from="tmp_108" to="icmp_ln29_88" fromId="1794" toId="1799">
</dataflow>
<dataflow id="7493" from="StgValue_5423" to="icmp_ln29_88" fromId="5423" toId="1799">
</dataflow>
<dataflow id="7494" from="trunc_ln29_44" to="icmp_ln29_89" fromId="1795" toId="1800">
</dataflow>
<dataflow id="7495" from="StgValue_5426" to="icmp_ln29_89" fromId="5426" toId="1800">
</dataflow>
<dataflow id="7496" from="icmp_ln29_89" to="or_ln29_44" fromId="1800" toId="1801">
</dataflow>
<dataflow id="7497" from="icmp_ln29_88" to="or_ln29_44" fromId="1799" toId="1801">
</dataflow>
<dataflow id="7498" from="tmp_109" to="icmp_ln29_90" fromId="1797" toId="1802">
</dataflow>
<dataflow id="7499" from="StgValue_5423" to="icmp_ln29_90" fromId="5423" toId="1802">
</dataflow>
<dataflow id="7500" from="trunc_ln29_45" to="icmp_ln29_91" fromId="1798" toId="1803">
</dataflow>
<dataflow id="7501" from="StgValue_5426" to="icmp_ln29_91" fromId="5426" toId="1803">
</dataflow>
<dataflow id="7502" from="icmp_ln29_91" to="or_ln29_45" fromId="1803" toId="1804">
</dataflow>
<dataflow id="7503" from="icmp_ln29_90" to="or_ln29_45" fromId="1802" toId="1804">
</dataflow>
<dataflow id="7504" from="or_ln29_44" to="and_ln29_44" fromId="1801" toId="1805">
</dataflow>
<dataflow id="7505" from="or_ln29_45" to="and_ln29_44" fromId="1804" toId="1805">
</dataflow>
<dataflow id="7506" from="p_22" to="tmp_110" fromId="1716" toId="1806">
</dataflow>
<dataflow id="7507" from="min_p_44" to="tmp_110" fromId="1761" toId="1806">
</dataflow>
<dataflow id="7508" from="and_ln29_44" to="and_ln29_45" fromId="1805" toId="1807">
</dataflow>
<dataflow id="7509" from="tmp_110" to="and_ln29_45" fromId="1806" toId="1807">
</dataflow>
<dataflow id="7510" from="and_ln29_45" to="min_p_46" fromId="1807" toId="1808">
</dataflow>
<dataflow id="7511" from="p_22" to="min_p_46" fromId="1716" toId="1808">
</dataflow>
<dataflow id="7512" from="min_p_44" to="min_p_46" fromId="1761" toId="1808">
</dataflow>
<dataflow id="7513" from="p_23" to="tmp_115" fromId="1763" toId="1809">
</dataflow>
<dataflow id="7514" from="min_p_46" to="tmp_115" fromId="1808" toId="1809">
</dataflow>
<dataflow id="7515" from="add52_23" to="p_24" fromId="1581" toId="1810">
</dataflow>
<dataflow id="7516" from="tmp_10" to="p_24" fromId="413" toId="1810">
</dataflow>
<dataflow id="7517" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1811">
</dataflow>
<dataflow id="7518" from="p_24" to="specfucore_ln8" fromId="1810" toId="1811">
</dataflow>
<dataflow id="7519" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1811">
</dataflow>
<dataflow id="7520" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1811">
</dataflow>
<dataflow id="7521" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1811">
</dataflow>
<dataflow id="7522" from="add52_24" to="p_25" fromId="1628" toId="1812">
</dataflow>
<dataflow id="7523" from="tmp_10" to="p_25" fromId="413" toId="1812">
</dataflow>
<dataflow id="7524" from="add52_25" to="p_26" fromId="1675" toId="1813">
</dataflow>
<dataflow id="7525" from="tmp_10" to="p_26" fromId="413" toId="1813">
</dataflow>
<dataflow id="7526" from="add52_26" to="p_27" fromId="1722" toId="1814">
</dataflow>
<dataflow id="7527" from="tmp_10" to="p_27" fromId="413" toId="1814">
</dataflow>
<dataflow id="7528" from="add52_27" to="p_28" fromId="1769" toId="1815">
</dataflow>
<dataflow id="7529" from="tmp_10" to="p_28" fromId="413" toId="1815">
</dataflow>
<dataflow id="7530" from="tmp_141" to="add52_28" fromId="1598" toId="1816">
</dataflow>
<dataflow id="7531" from="bitcast_ln27_29" to="add52_28" fromId="1633" toId="1816">
</dataflow>
<dataflow id="7532" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1817">
</dataflow>
<dataflow id="7533" from="add52_28" to="specfucore_ln28" fromId="1816" toId="1817">
</dataflow>
<dataflow id="7534" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1817">
</dataflow>
<dataflow id="7535" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1817">
</dataflow>
<dataflow id="7536" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1817">
</dataflow>
<dataflow id="7537" from="tmp_146" to="add52_29" fromId="1645" toId="1818">
</dataflow>
<dataflow id="7538" from="bitcast_ln27_30" to="add52_29" fromId="1680" toId="1818">
</dataflow>
<dataflow id="7539" from="tmp_151" to="add52_30" fromId="1692" toId="1819">
</dataflow>
<dataflow id="7540" from="bitcast_ln27_31" to="add52_30" fromId="1727" toId="1819">
</dataflow>
<dataflow id="7541" from="tmp_155" to="add52_31" fromId="1739" toId="1820">
</dataflow>
<dataflow id="7542" from="bitcast_ln27_32" to="add52_31" fromId="1774" toId="1820">
</dataflow>
<dataflow id="7543" from="trunc_ln27_17" to="bitcast_ln27_33" fromId="194" toId="1821">
</dataflow>
<dataflow id="7544" from="tmp_159" to="add52_32" fromId="1786" toId="1822">
</dataflow>
<dataflow id="7545" from="bitcast_ln27_33" to="add52_32" fromId="1821" toId="1822">
</dataflow>
<dataflow id="7546" from="llike_addr_35" to="llike_load_35" fromId="1744" toId="1823">
</dataflow>
<dataflow id="7547" from="tmp_s" to="zext_ln26_68" fromId="433" toId="1824">
</dataflow>
<dataflow id="7548" from="llike_load_35" to="lshr_ln26_68" fromId="1823" toId="1825">
</dataflow>
<dataflow id="7549" from="zext_ln26_68" to="lshr_ln26_68" fromId="1824" toId="1825">
</dataflow>
<dataflow id="7550" from="lshr_ln26_68" to="trunc_ln26_68" fromId="1825" toId="1826">
</dataflow>
<dataflow id="7551" from="trunc_ln26_68" to="bitcast_ln26_68" fromId="1826" toId="1827">
</dataflow>
<dataflow id="7552" from="llike_1_addr_35" to="llike_1_load_35" fromId="1745" toId="1828">
</dataflow>
<dataflow id="7553" from="tmp_s" to="zext_ln26_69" fromId="433" toId="1829">
</dataflow>
<dataflow id="7554" from="llike_1_load_35" to="lshr_ln26_69" fromId="1828" toId="1830">
</dataflow>
<dataflow id="7555" from="zext_ln26_69" to="lshr_ln26_69" fromId="1829" toId="1830">
</dataflow>
<dataflow id="7556" from="lshr_ln26_69" to="trunc_ln26_69" fromId="1830" toId="1831">
</dataflow>
<dataflow id="7557" from="trunc_ln26_69" to="bitcast_ln26_69" fromId="1831" toId="1832">
</dataflow>
<dataflow id="7558" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_163" fromId="4764" toId="1833">
</dataflow>
<dataflow id="7559" from="bitcast_ln26_68" to="tmp_163" fromId="1827" toId="1833">
</dataflow>
<dataflow id="7560" from="bitcast_ln26_69" to="tmp_163" fromId="1832" toId="1833">
</dataflow>
<dataflow id="7561" from="tmp" to="tmp_163" fromId="129" toId="1833">
</dataflow>
<dataflow id="7562" from="llike_addr_36" to="llike_load_36" fromId="1791" toId="1834">
</dataflow>
<dataflow id="7563" from="llike_1_addr_36" to="llike_1_load_36" fromId="1792" toId="1835">
</dataflow>
<dataflow id="7564" from="tmp_2" to="tmp_962" fromId="426" toId="1836">
</dataflow>
<dataflow id="7566" from="StgValue_7565" to="tmp_962" fromId="7565" toId="1836">
</dataflow>
<dataflow id="7567" from="tmp_962" to="tmp_962_cast" fromId="1836" toId="1837">
</dataflow>
<dataflow id="7568" from="llike" to="llike_addr_37" fromId="4026" toId="1838">
</dataflow>
<dataflow id="7569" from="StgValue_4201" to="llike_addr_37" fromId="4201" toId="1838">
</dataflow>
<dataflow id="7570" from="tmp_962_cast" to="llike_addr_37" fromId="1837" toId="1838">
</dataflow>
<dataflow id="7571" from="llike_1" to="llike_1_addr_37" fromId="4027" toId="1839">
</dataflow>
<dataflow id="7572" from="StgValue_4201" to="llike_1_addr_37" fromId="4201" toId="1839">
</dataflow>
<dataflow id="7573" from="tmp_962_cast" to="llike_1_addr_37" fromId="1837" toId="1839">
</dataflow>
<dataflow id="7574" from="p_23" to="bitcast_ln29_46" fromId="1763" toId="1840">
</dataflow>
<dataflow id="7575" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_113" fromId="5408" toId="1841">
</dataflow>
<dataflow id="7576" from="bitcast_ln29_46" to="tmp_113" fromId="1840" toId="1841">
</dataflow>
<dataflow id="7577" from="StgValue_5411" to="tmp_113" fromId="5411" toId="1841">
</dataflow>
<dataflow id="7578" from="StgValue_5413" to="tmp_113" fromId="5413" toId="1841">
</dataflow>
<dataflow id="7579" from="bitcast_ln29_46" to="trunc_ln29_46" fromId="1840" toId="1842">
</dataflow>
<dataflow id="7580" from="min_p_46" to="bitcast_ln29_47" fromId="1808" toId="1843">
</dataflow>
<dataflow id="7581" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_114" fromId="5408" toId="1844">
</dataflow>
<dataflow id="7582" from="bitcast_ln29_47" to="tmp_114" fromId="1843" toId="1844">
</dataflow>
<dataflow id="7583" from="StgValue_5411" to="tmp_114" fromId="5411" toId="1844">
</dataflow>
<dataflow id="7584" from="StgValue_5413" to="tmp_114" fromId="5413" toId="1844">
</dataflow>
<dataflow id="7585" from="bitcast_ln29_47" to="trunc_ln29_47" fromId="1843" toId="1845">
</dataflow>
<dataflow id="7586" from="tmp_113" to="icmp_ln29_92" fromId="1841" toId="1846">
</dataflow>
<dataflow id="7587" from="StgValue_5423" to="icmp_ln29_92" fromId="5423" toId="1846">
</dataflow>
<dataflow id="7588" from="trunc_ln29_46" to="icmp_ln29_93" fromId="1842" toId="1847">
</dataflow>
<dataflow id="7589" from="StgValue_5426" to="icmp_ln29_93" fromId="5426" toId="1847">
</dataflow>
<dataflow id="7590" from="icmp_ln29_93" to="or_ln29_46" fromId="1847" toId="1848">
</dataflow>
<dataflow id="7591" from="icmp_ln29_92" to="or_ln29_46" fromId="1846" toId="1848">
</dataflow>
<dataflow id="7592" from="tmp_114" to="icmp_ln29_94" fromId="1844" toId="1849">
</dataflow>
<dataflow id="7593" from="StgValue_5423" to="icmp_ln29_94" fromId="5423" toId="1849">
</dataflow>
<dataflow id="7594" from="trunc_ln29_47" to="icmp_ln29_95" fromId="1845" toId="1850">
</dataflow>
<dataflow id="7595" from="StgValue_5426" to="icmp_ln29_95" fromId="5426" toId="1850">
</dataflow>
<dataflow id="7596" from="icmp_ln29_95" to="or_ln29_47" fromId="1850" toId="1851">
</dataflow>
<dataflow id="7597" from="icmp_ln29_94" to="or_ln29_47" fromId="1849" toId="1851">
</dataflow>
<dataflow id="7598" from="or_ln29_46" to="and_ln29_46" fromId="1848" toId="1852">
</dataflow>
<dataflow id="7599" from="or_ln29_47" to="and_ln29_46" fromId="1851" toId="1852">
</dataflow>
<dataflow id="7600" from="p_23" to="tmp_115" fromId="1763" toId="1853">
</dataflow>
<dataflow id="7601" from="min_p_46" to="tmp_115" fromId="1808" toId="1853">
</dataflow>
<dataflow id="7602" from="and_ln29_46" to="and_ln29_47" fromId="1852" toId="1854">
</dataflow>
<dataflow id="7603" from="tmp_115" to="and_ln29_47" fromId="1853" toId="1854">
</dataflow>
<dataflow id="7604" from="and_ln29_47" to="min_p_48" fromId="1854" toId="1855">
</dataflow>
<dataflow id="7605" from="p_23" to="min_p_48" fromId="1763" toId="1855">
</dataflow>
<dataflow id="7606" from="min_p_46" to="min_p_48" fromId="1808" toId="1855">
</dataflow>
<dataflow id="7607" from="p_24" to="tmp_120" fromId="1810" toId="1856">
</dataflow>
<dataflow id="7608" from="min_p_48" to="tmp_120" fromId="1855" toId="1856">
</dataflow>
<dataflow id="7609" from="add52_24" to="p_25" fromId="1628" toId="1857">
</dataflow>
<dataflow id="7610" from="tmp_10" to="p_25" fromId="413" toId="1857">
</dataflow>
<dataflow id="7611" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1858">
</dataflow>
<dataflow id="7612" from="p_25" to="specfucore_ln8" fromId="1857" toId="1858">
</dataflow>
<dataflow id="7613" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1858">
</dataflow>
<dataflow id="7614" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1858">
</dataflow>
<dataflow id="7615" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1858">
</dataflow>
<dataflow id="7616" from="add52_25" to="p_26" fromId="1675" toId="1859">
</dataflow>
<dataflow id="7617" from="tmp_10" to="p_26" fromId="413" toId="1859">
</dataflow>
<dataflow id="7618" from="add52_26" to="p_27" fromId="1722" toId="1860">
</dataflow>
<dataflow id="7619" from="tmp_10" to="p_27" fromId="413" toId="1860">
</dataflow>
<dataflow id="7620" from="add52_27" to="p_28" fromId="1769" toId="1861">
</dataflow>
<dataflow id="7621" from="tmp_10" to="p_28" fromId="413" toId="1861">
</dataflow>
<dataflow id="7622" from="add52_28" to="p_29" fromId="1816" toId="1862">
</dataflow>
<dataflow id="7623" from="tmp_10" to="p_29" fromId="413" toId="1862">
</dataflow>
<dataflow id="7624" from="tmp_146" to="add52_29" fromId="1645" toId="1863">
</dataflow>
<dataflow id="7625" from="bitcast_ln27_30" to="add52_29" fromId="1680" toId="1863">
</dataflow>
<dataflow id="7626" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1864">
</dataflow>
<dataflow id="7627" from="add52_29" to="specfucore_ln28" fromId="1863" toId="1864">
</dataflow>
<dataflow id="7628" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1864">
</dataflow>
<dataflow id="7629" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1864">
</dataflow>
<dataflow id="7630" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1864">
</dataflow>
<dataflow id="7631" from="tmp_151" to="add52_30" fromId="1692" toId="1865">
</dataflow>
<dataflow id="7632" from="bitcast_ln27_31" to="add52_30" fromId="1727" toId="1865">
</dataflow>
<dataflow id="7633" from="tmp_155" to="add52_31" fromId="1739" toId="1866">
</dataflow>
<dataflow id="7634" from="bitcast_ln27_32" to="add52_31" fromId="1774" toId="1866">
</dataflow>
<dataflow id="7635" from="tmp_159" to="add52_32" fromId="1786" toId="1867">
</dataflow>
<dataflow id="7636" from="bitcast_ln27_33" to="add52_32" fromId="1821" toId="1867">
</dataflow>
<dataflow id="7637" from="trunc_ln27_18" to="bitcast_ln27_34" fromId="196" toId="1868">
</dataflow>
<dataflow id="7638" from="tmp_163" to="add52_33" fromId="1833" toId="1869">
</dataflow>
<dataflow id="7639" from="bitcast_ln27_34" to="add52_33" fromId="1868" toId="1869">
</dataflow>
<dataflow id="7640" from="llike_addr_36" to="llike_load_36" fromId="1791" toId="1870">
</dataflow>
<dataflow id="7641" from="tmp_s" to="zext_ln26_70" fromId="433" toId="1871">
</dataflow>
<dataflow id="7642" from="llike_load_36" to="lshr_ln26_70" fromId="1870" toId="1872">
</dataflow>
<dataflow id="7643" from="zext_ln26_70" to="lshr_ln26_70" fromId="1871" toId="1872">
</dataflow>
<dataflow id="7644" from="lshr_ln26_70" to="trunc_ln26_70" fromId="1872" toId="1873">
</dataflow>
<dataflow id="7645" from="trunc_ln26_70" to="bitcast_ln26_70" fromId="1873" toId="1874">
</dataflow>
<dataflow id="7646" from="llike_1_addr_36" to="llike_1_load_36" fromId="1792" toId="1875">
</dataflow>
<dataflow id="7647" from="tmp_s" to="zext_ln26_71" fromId="433" toId="1876">
</dataflow>
<dataflow id="7648" from="llike_1_load_36" to="lshr_ln26_71" fromId="1875" toId="1877">
</dataflow>
<dataflow id="7649" from="zext_ln26_71" to="lshr_ln26_71" fromId="1876" toId="1877">
</dataflow>
<dataflow id="7650" from="lshr_ln26_71" to="trunc_ln26_71" fromId="1877" toId="1878">
</dataflow>
<dataflow id="7651" from="trunc_ln26_71" to="bitcast_ln26_71" fromId="1878" toId="1879">
</dataflow>
<dataflow id="7652" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_167" fromId="4764" toId="1880">
</dataflow>
<dataflow id="7653" from="bitcast_ln26_70" to="tmp_167" fromId="1874" toId="1880">
</dataflow>
<dataflow id="7654" from="bitcast_ln26_71" to="tmp_167" fromId="1879" toId="1880">
</dataflow>
<dataflow id="7655" from="tmp" to="tmp_167" fromId="129" toId="1880">
</dataflow>
<dataflow id="7656" from="llike_addr_37" to="llike_load_37" fromId="1838" toId="1881">
</dataflow>
<dataflow id="7657" from="llike_1_addr_37" to="llike_1_load_37" fromId="1839" toId="1882">
</dataflow>
<dataflow id="7658" from="tmp_2" to="tmp_963" fromId="426" toId="1883">
</dataflow>
<dataflow id="7660" from="StgValue_7659" to="tmp_963" fromId="7659" toId="1883">
</dataflow>
<dataflow id="7661" from="tmp_963" to="tmp_963_cast" fromId="1883" toId="1884">
</dataflow>
<dataflow id="7662" from="llike" to="llike_addr_38" fromId="4026" toId="1885">
</dataflow>
<dataflow id="7663" from="StgValue_4201" to="llike_addr_38" fromId="4201" toId="1885">
</dataflow>
<dataflow id="7664" from="tmp_963_cast" to="llike_addr_38" fromId="1884" toId="1885">
</dataflow>
<dataflow id="7665" from="llike_1" to="llike_1_addr_38" fromId="4027" toId="1886">
</dataflow>
<dataflow id="7666" from="StgValue_4201" to="llike_1_addr_38" fromId="4201" toId="1886">
</dataflow>
<dataflow id="7667" from="tmp_963_cast" to="llike_1_addr_38" fromId="1884" toId="1886">
</dataflow>
<dataflow id="7668" from="p_24" to="bitcast_ln29_48" fromId="1810" toId="1887">
</dataflow>
<dataflow id="7669" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_118" fromId="5408" toId="1888">
</dataflow>
<dataflow id="7670" from="bitcast_ln29_48" to="tmp_118" fromId="1887" toId="1888">
</dataflow>
<dataflow id="7671" from="StgValue_5411" to="tmp_118" fromId="5411" toId="1888">
</dataflow>
<dataflow id="7672" from="StgValue_5413" to="tmp_118" fromId="5413" toId="1888">
</dataflow>
<dataflow id="7673" from="bitcast_ln29_48" to="trunc_ln29_48" fromId="1887" toId="1889">
</dataflow>
<dataflow id="7674" from="min_p_48" to="bitcast_ln29_49" fromId="1855" toId="1890">
</dataflow>
<dataflow id="7675" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_119" fromId="5408" toId="1891">
</dataflow>
<dataflow id="7676" from="bitcast_ln29_49" to="tmp_119" fromId="1890" toId="1891">
</dataflow>
<dataflow id="7677" from="StgValue_5411" to="tmp_119" fromId="5411" toId="1891">
</dataflow>
<dataflow id="7678" from="StgValue_5413" to="tmp_119" fromId="5413" toId="1891">
</dataflow>
<dataflow id="7679" from="bitcast_ln29_49" to="trunc_ln29_49" fromId="1890" toId="1892">
</dataflow>
<dataflow id="7680" from="tmp_118" to="icmp_ln29_96" fromId="1888" toId="1893">
</dataflow>
<dataflow id="7681" from="StgValue_5423" to="icmp_ln29_96" fromId="5423" toId="1893">
</dataflow>
<dataflow id="7682" from="trunc_ln29_48" to="icmp_ln29_97" fromId="1889" toId="1894">
</dataflow>
<dataflow id="7683" from="StgValue_5426" to="icmp_ln29_97" fromId="5426" toId="1894">
</dataflow>
<dataflow id="7684" from="icmp_ln29_97" to="or_ln29_48" fromId="1894" toId="1895">
</dataflow>
<dataflow id="7685" from="icmp_ln29_96" to="or_ln29_48" fromId="1893" toId="1895">
</dataflow>
<dataflow id="7686" from="tmp_119" to="icmp_ln29_98" fromId="1891" toId="1896">
</dataflow>
<dataflow id="7687" from="StgValue_5423" to="icmp_ln29_98" fromId="5423" toId="1896">
</dataflow>
<dataflow id="7688" from="trunc_ln29_49" to="icmp_ln29_99" fromId="1892" toId="1897">
</dataflow>
<dataflow id="7689" from="StgValue_5426" to="icmp_ln29_99" fromId="5426" toId="1897">
</dataflow>
<dataflow id="7690" from="icmp_ln29_99" to="or_ln29_49" fromId="1897" toId="1898">
</dataflow>
<dataflow id="7691" from="icmp_ln29_98" to="or_ln29_49" fromId="1896" toId="1898">
</dataflow>
<dataflow id="7692" from="or_ln29_48" to="and_ln29_48" fromId="1895" toId="1899">
</dataflow>
<dataflow id="7693" from="or_ln29_49" to="and_ln29_48" fromId="1898" toId="1899">
</dataflow>
<dataflow id="7694" from="p_24" to="tmp_120" fromId="1810" toId="1900">
</dataflow>
<dataflow id="7695" from="min_p_48" to="tmp_120" fromId="1855" toId="1900">
</dataflow>
<dataflow id="7696" from="and_ln29_48" to="and_ln29_49" fromId="1899" toId="1901">
</dataflow>
<dataflow id="7697" from="tmp_120" to="and_ln29_49" fromId="1900" toId="1901">
</dataflow>
<dataflow id="7698" from="and_ln29_49" to="min_p_50" fromId="1901" toId="1902">
</dataflow>
<dataflow id="7699" from="p_24" to="min_p_50" fromId="1810" toId="1902">
</dataflow>
<dataflow id="7700" from="min_p_48" to="min_p_50" fromId="1855" toId="1902">
</dataflow>
<dataflow id="7701" from="p_25" to="tmp_125" fromId="1857" toId="1903">
</dataflow>
<dataflow id="7702" from="min_p_50" to="tmp_125" fromId="1902" toId="1903">
</dataflow>
<dataflow id="7703" from="add52_25" to="p_26" fromId="1675" toId="1904">
</dataflow>
<dataflow id="7704" from="tmp_10" to="p_26" fromId="413" toId="1904">
</dataflow>
<dataflow id="7705" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1905">
</dataflow>
<dataflow id="7706" from="p_26" to="specfucore_ln8" fromId="1904" toId="1905">
</dataflow>
<dataflow id="7707" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1905">
</dataflow>
<dataflow id="7708" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1905">
</dataflow>
<dataflow id="7709" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1905">
</dataflow>
<dataflow id="7710" from="add52_26" to="p_27" fromId="1722" toId="1906">
</dataflow>
<dataflow id="7711" from="tmp_10" to="p_27" fromId="413" toId="1906">
</dataflow>
<dataflow id="7712" from="add52_27" to="p_28" fromId="1769" toId="1907">
</dataflow>
<dataflow id="7713" from="tmp_10" to="p_28" fromId="413" toId="1907">
</dataflow>
<dataflow id="7714" from="add52_28" to="p_29" fromId="1816" toId="1908">
</dataflow>
<dataflow id="7715" from="tmp_10" to="p_29" fromId="413" toId="1908">
</dataflow>
<dataflow id="7716" from="add52_29" to="p_30" fromId="1863" toId="1909">
</dataflow>
<dataflow id="7717" from="tmp_10" to="p_30" fromId="413" toId="1909">
</dataflow>
<dataflow id="7718" from="tmp_151" to="add52_30" fromId="1692" toId="1910">
</dataflow>
<dataflow id="7719" from="bitcast_ln27_31" to="add52_30" fromId="1727" toId="1910">
</dataflow>
<dataflow id="7720" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1911">
</dataflow>
<dataflow id="7721" from="add52_30" to="specfucore_ln28" fromId="1910" toId="1911">
</dataflow>
<dataflow id="7722" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1911">
</dataflow>
<dataflow id="7723" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1911">
</dataflow>
<dataflow id="7724" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1911">
</dataflow>
<dataflow id="7725" from="tmp_155" to="add52_31" fromId="1739" toId="1912">
</dataflow>
<dataflow id="7726" from="bitcast_ln27_32" to="add52_31" fromId="1774" toId="1912">
</dataflow>
<dataflow id="7727" from="tmp_159" to="add52_32" fromId="1786" toId="1913">
</dataflow>
<dataflow id="7728" from="bitcast_ln27_33" to="add52_32" fromId="1821" toId="1913">
</dataflow>
<dataflow id="7729" from="tmp_163" to="add52_33" fromId="1833" toId="1914">
</dataflow>
<dataflow id="7730" from="bitcast_ln27_34" to="add52_33" fromId="1868" toId="1914">
</dataflow>
<dataflow id="7731" from="trunc_ln27_19" to="bitcast_ln27_35" fromId="220" toId="1915">
</dataflow>
<dataflow id="7732" from="tmp_167" to="add52_34" fromId="1880" toId="1916">
</dataflow>
<dataflow id="7733" from="bitcast_ln27_35" to="add52_34" fromId="1915" toId="1916">
</dataflow>
<dataflow id="7734" from="llike_addr_37" to="llike_load_37" fromId="1838" toId="1917">
</dataflow>
<dataflow id="7735" from="tmp_s" to="zext_ln26_72" fromId="433" toId="1918">
</dataflow>
<dataflow id="7736" from="llike_load_37" to="lshr_ln26_72" fromId="1917" toId="1919">
</dataflow>
<dataflow id="7737" from="zext_ln26_72" to="lshr_ln26_72" fromId="1918" toId="1919">
</dataflow>
<dataflow id="7738" from="lshr_ln26_72" to="trunc_ln26_72" fromId="1919" toId="1920">
</dataflow>
<dataflow id="7739" from="trunc_ln26_72" to="bitcast_ln26_72" fromId="1920" toId="1921">
</dataflow>
<dataflow id="7740" from="llike_1_addr_37" to="llike_1_load_37" fromId="1839" toId="1922">
</dataflow>
<dataflow id="7741" from="tmp_s" to="zext_ln26_73" fromId="433" toId="1923">
</dataflow>
<dataflow id="7742" from="llike_1_load_37" to="lshr_ln26_73" fromId="1922" toId="1924">
</dataflow>
<dataflow id="7743" from="zext_ln26_73" to="lshr_ln26_73" fromId="1923" toId="1924">
</dataflow>
<dataflow id="7744" from="lshr_ln26_73" to="trunc_ln26_73" fromId="1924" toId="1925">
</dataflow>
<dataflow id="7745" from="trunc_ln26_73" to="bitcast_ln26_73" fromId="1925" toId="1926">
</dataflow>
<dataflow id="7746" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_171" fromId="4764" toId="1927">
</dataflow>
<dataflow id="7747" from="bitcast_ln26_72" to="tmp_171" fromId="1921" toId="1927">
</dataflow>
<dataflow id="7748" from="bitcast_ln26_73" to="tmp_171" fromId="1926" toId="1927">
</dataflow>
<dataflow id="7749" from="tmp" to="tmp_171" fromId="129" toId="1927">
</dataflow>
<dataflow id="7750" from="llike_addr_38" to="llike_load_38" fromId="1885" toId="1928">
</dataflow>
<dataflow id="7751" from="llike_1_addr_38" to="llike_1_load_38" fromId="1886" toId="1929">
</dataflow>
<dataflow id="7752" from="tmp_2" to="tmp_964" fromId="426" toId="1930">
</dataflow>
<dataflow id="7754" from="StgValue_7753" to="tmp_964" fromId="7753" toId="1930">
</dataflow>
<dataflow id="7755" from="tmp_964" to="tmp_964_cast" fromId="1930" toId="1931">
</dataflow>
<dataflow id="7756" from="llike" to="llike_addr_39" fromId="4026" toId="1932">
</dataflow>
<dataflow id="7757" from="StgValue_4201" to="llike_addr_39" fromId="4201" toId="1932">
</dataflow>
<dataflow id="7758" from="tmp_964_cast" to="llike_addr_39" fromId="1931" toId="1932">
</dataflow>
<dataflow id="7759" from="llike_1" to="llike_1_addr_39" fromId="4027" toId="1933">
</dataflow>
<dataflow id="7760" from="StgValue_4201" to="llike_1_addr_39" fromId="4201" toId="1933">
</dataflow>
<dataflow id="7761" from="tmp_964_cast" to="llike_1_addr_39" fromId="1931" toId="1933">
</dataflow>
<dataflow id="7762" from="p_25" to="bitcast_ln29_50" fromId="1857" toId="1934">
</dataflow>
<dataflow id="7763" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_123" fromId="5408" toId="1935">
</dataflow>
<dataflow id="7764" from="bitcast_ln29_50" to="tmp_123" fromId="1934" toId="1935">
</dataflow>
<dataflow id="7765" from="StgValue_5411" to="tmp_123" fromId="5411" toId="1935">
</dataflow>
<dataflow id="7766" from="StgValue_5413" to="tmp_123" fromId="5413" toId="1935">
</dataflow>
<dataflow id="7767" from="bitcast_ln29_50" to="trunc_ln29_50" fromId="1934" toId="1936">
</dataflow>
<dataflow id="7768" from="min_p_50" to="bitcast_ln29_51" fromId="1902" toId="1937">
</dataflow>
<dataflow id="7769" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_124" fromId="5408" toId="1938">
</dataflow>
<dataflow id="7770" from="bitcast_ln29_51" to="tmp_124" fromId="1937" toId="1938">
</dataflow>
<dataflow id="7771" from="StgValue_5411" to="tmp_124" fromId="5411" toId="1938">
</dataflow>
<dataflow id="7772" from="StgValue_5413" to="tmp_124" fromId="5413" toId="1938">
</dataflow>
<dataflow id="7773" from="bitcast_ln29_51" to="trunc_ln29_51" fromId="1937" toId="1939">
</dataflow>
<dataflow id="7774" from="tmp_123" to="icmp_ln29_100" fromId="1935" toId="1940">
</dataflow>
<dataflow id="7775" from="StgValue_5423" to="icmp_ln29_100" fromId="5423" toId="1940">
</dataflow>
<dataflow id="7776" from="trunc_ln29_50" to="icmp_ln29_101" fromId="1936" toId="1941">
</dataflow>
<dataflow id="7777" from="StgValue_5426" to="icmp_ln29_101" fromId="5426" toId="1941">
</dataflow>
<dataflow id="7778" from="icmp_ln29_101" to="or_ln29_50" fromId="1941" toId="1942">
</dataflow>
<dataflow id="7779" from="icmp_ln29_100" to="or_ln29_50" fromId="1940" toId="1942">
</dataflow>
<dataflow id="7780" from="tmp_124" to="icmp_ln29_102" fromId="1938" toId="1943">
</dataflow>
<dataflow id="7781" from="StgValue_5423" to="icmp_ln29_102" fromId="5423" toId="1943">
</dataflow>
<dataflow id="7782" from="trunc_ln29_51" to="icmp_ln29_103" fromId="1939" toId="1944">
</dataflow>
<dataflow id="7783" from="StgValue_5426" to="icmp_ln29_103" fromId="5426" toId="1944">
</dataflow>
<dataflow id="7784" from="icmp_ln29_103" to="or_ln29_51" fromId="1944" toId="1945">
</dataflow>
<dataflow id="7785" from="icmp_ln29_102" to="or_ln29_51" fromId="1943" toId="1945">
</dataflow>
<dataflow id="7786" from="or_ln29_50" to="and_ln29_50" fromId="1942" toId="1946">
</dataflow>
<dataflow id="7787" from="or_ln29_51" to="and_ln29_50" fromId="1945" toId="1946">
</dataflow>
<dataflow id="7788" from="p_25" to="tmp_125" fromId="1857" toId="1947">
</dataflow>
<dataflow id="7789" from="min_p_50" to="tmp_125" fromId="1902" toId="1947">
</dataflow>
<dataflow id="7790" from="and_ln29_50" to="and_ln29_51" fromId="1946" toId="1948">
</dataflow>
<dataflow id="7791" from="tmp_125" to="and_ln29_51" fromId="1947" toId="1948">
</dataflow>
<dataflow id="7792" from="and_ln29_51" to="min_p_52" fromId="1948" toId="1949">
</dataflow>
<dataflow id="7793" from="p_25" to="min_p_52" fromId="1857" toId="1949">
</dataflow>
<dataflow id="7794" from="min_p_50" to="min_p_52" fromId="1902" toId="1949">
</dataflow>
<dataflow id="7795" from="p_26" to="tmp_130" fromId="1904" toId="1950">
</dataflow>
<dataflow id="7796" from="min_p_52" to="tmp_130" fromId="1949" toId="1950">
</dataflow>
<dataflow id="7797" from="add52_26" to="p_27" fromId="1722" toId="1951">
</dataflow>
<dataflow id="7798" from="tmp_10" to="p_27" fromId="413" toId="1951">
</dataflow>
<dataflow id="7799" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1952">
</dataflow>
<dataflow id="7800" from="p_27" to="specfucore_ln8" fromId="1951" toId="1952">
</dataflow>
<dataflow id="7801" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1952">
</dataflow>
<dataflow id="7802" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1952">
</dataflow>
<dataflow id="7803" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1952">
</dataflow>
<dataflow id="7804" from="add52_27" to="p_28" fromId="1769" toId="1953">
</dataflow>
<dataflow id="7805" from="tmp_10" to="p_28" fromId="413" toId="1953">
</dataflow>
<dataflow id="7806" from="add52_28" to="p_29" fromId="1816" toId="1954">
</dataflow>
<dataflow id="7807" from="tmp_10" to="p_29" fromId="413" toId="1954">
</dataflow>
<dataflow id="7808" from="add52_29" to="p_30" fromId="1863" toId="1955">
</dataflow>
<dataflow id="7809" from="tmp_10" to="p_30" fromId="413" toId="1955">
</dataflow>
<dataflow id="7810" from="add52_30" to="p_31" fromId="1910" toId="1956">
</dataflow>
<dataflow id="7811" from="tmp_10" to="p_31" fromId="413" toId="1956">
</dataflow>
<dataflow id="7812" from="tmp_155" to="add52_31" fromId="1739" toId="1957">
</dataflow>
<dataflow id="7813" from="bitcast_ln27_32" to="add52_31" fromId="1774" toId="1957">
</dataflow>
<dataflow id="7814" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="1958">
</dataflow>
<dataflow id="7815" from="add52_31" to="specfucore_ln28" fromId="1957" toId="1958">
</dataflow>
<dataflow id="7816" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="1958">
</dataflow>
<dataflow id="7817" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="1958">
</dataflow>
<dataflow id="7818" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="1958">
</dataflow>
<dataflow id="7819" from="tmp_159" to="add52_32" fromId="1786" toId="1959">
</dataflow>
<dataflow id="7820" from="bitcast_ln27_33" to="add52_32" fromId="1821" toId="1959">
</dataflow>
<dataflow id="7821" from="tmp_163" to="add52_33" fromId="1833" toId="1960">
</dataflow>
<dataflow id="7822" from="bitcast_ln27_34" to="add52_33" fromId="1868" toId="1960">
</dataflow>
<dataflow id="7823" from="tmp_167" to="add52_34" fromId="1880" toId="1961">
</dataflow>
<dataflow id="7824" from="bitcast_ln27_35" to="add52_34" fromId="1915" toId="1961">
</dataflow>
<dataflow id="7825" from="trunc_ln27_20" to="bitcast_ln27_36" fromId="222" toId="1962">
</dataflow>
<dataflow id="7826" from="tmp_171" to="add52_35" fromId="1927" toId="1963">
</dataflow>
<dataflow id="7827" from="bitcast_ln27_36" to="add52_35" fromId="1962" toId="1963">
</dataflow>
<dataflow id="7828" from="llike_addr_38" to="llike_load_38" fromId="1885" toId="1964">
</dataflow>
<dataflow id="7829" from="tmp_s" to="zext_ln26_74" fromId="433" toId="1965">
</dataflow>
<dataflow id="7830" from="llike_load_38" to="lshr_ln26_74" fromId="1964" toId="1966">
</dataflow>
<dataflow id="7831" from="zext_ln26_74" to="lshr_ln26_74" fromId="1965" toId="1966">
</dataflow>
<dataflow id="7832" from="lshr_ln26_74" to="trunc_ln26_74" fromId="1966" toId="1967">
</dataflow>
<dataflow id="7833" from="trunc_ln26_74" to="bitcast_ln26_74" fromId="1967" toId="1968">
</dataflow>
<dataflow id="7834" from="llike_1_addr_38" to="llike_1_load_38" fromId="1886" toId="1969">
</dataflow>
<dataflow id="7835" from="tmp_s" to="zext_ln26_75" fromId="433" toId="1970">
</dataflow>
<dataflow id="7836" from="llike_1_load_38" to="lshr_ln26_75" fromId="1969" toId="1971">
</dataflow>
<dataflow id="7837" from="zext_ln26_75" to="lshr_ln26_75" fromId="1970" toId="1971">
</dataflow>
<dataflow id="7838" from="lshr_ln26_75" to="trunc_ln26_75" fromId="1971" toId="1972">
</dataflow>
<dataflow id="7839" from="trunc_ln26_75" to="bitcast_ln26_75" fromId="1972" toId="1973">
</dataflow>
<dataflow id="7840" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_175" fromId="4764" toId="1974">
</dataflow>
<dataflow id="7841" from="bitcast_ln26_74" to="tmp_175" fromId="1968" toId="1974">
</dataflow>
<dataflow id="7842" from="bitcast_ln26_75" to="tmp_175" fromId="1973" toId="1974">
</dataflow>
<dataflow id="7843" from="tmp" to="tmp_175" fromId="129" toId="1974">
</dataflow>
<dataflow id="7844" from="llike_addr_39" to="llike_load_39" fromId="1932" toId="1975">
</dataflow>
<dataflow id="7845" from="llike_1_addr_39" to="llike_1_load_39" fromId="1933" toId="1976">
</dataflow>
<dataflow id="7846" from="tmp_2" to="tmp_965" fromId="426" toId="1977">
</dataflow>
<dataflow id="7848" from="StgValue_7847" to="tmp_965" fromId="7847" toId="1977">
</dataflow>
<dataflow id="7849" from="tmp_965" to="tmp_965_cast" fromId="1977" toId="1978">
</dataflow>
<dataflow id="7850" from="llike" to="llike_addr_40" fromId="4026" toId="1979">
</dataflow>
<dataflow id="7851" from="StgValue_4201" to="llike_addr_40" fromId="4201" toId="1979">
</dataflow>
<dataflow id="7852" from="tmp_965_cast" to="llike_addr_40" fromId="1978" toId="1979">
</dataflow>
<dataflow id="7853" from="llike_1" to="llike_1_addr_40" fromId="4027" toId="1980">
</dataflow>
<dataflow id="7854" from="StgValue_4201" to="llike_1_addr_40" fromId="4201" toId="1980">
</dataflow>
<dataflow id="7855" from="tmp_965_cast" to="llike_1_addr_40" fromId="1978" toId="1980">
</dataflow>
<dataflow id="7856" from="p_26" to="bitcast_ln29_52" fromId="1904" toId="1981">
</dataflow>
<dataflow id="7857" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_128" fromId="5408" toId="1982">
</dataflow>
<dataflow id="7858" from="bitcast_ln29_52" to="tmp_128" fromId="1981" toId="1982">
</dataflow>
<dataflow id="7859" from="StgValue_5411" to="tmp_128" fromId="5411" toId="1982">
</dataflow>
<dataflow id="7860" from="StgValue_5413" to="tmp_128" fromId="5413" toId="1982">
</dataflow>
<dataflow id="7861" from="bitcast_ln29_52" to="trunc_ln29_52" fromId="1981" toId="1983">
</dataflow>
<dataflow id="7862" from="min_p_52" to="bitcast_ln29_53" fromId="1949" toId="1984">
</dataflow>
<dataflow id="7863" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_129" fromId="5408" toId="1985">
</dataflow>
<dataflow id="7864" from="bitcast_ln29_53" to="tmp_129" fromId="1984" toId="1985">
</dataflow>
<dataflow id="7865" from="StgValue_5411" to="tmp_129" fromId="5411" toId="1985">
</dataflow>
<dataflow id="7866" from="StgValue_5413" to="tmp_129" fromId="5413" toId="1985">
</dataflow>
<dataflow id="7867" from="bitcast_ln29_53" to="trunc_ln29_53" fromId="1984" toId="1986">
</dataflow>
<dataflow id="7868" from="tmp_128" to="icmp_ln29_104" fromId="1982" toId="1987">
</dataflow>
<dataflow id="7869" from="StgValue_5423" to="icmp_ln29_104" fromId="5423" toId="1987">
</dataflow>
<dataflow id="7870" from="trunc_ln29_52" to="icmp_ln29_105" fromId="1983" toId="1988">
</dataflow>
<dataflow id="7871" from="StgValue_5426" to="icmp_ln29_105" fromId="5426" toId="1988">
</dataflow>
<dataflow id="7872" from="icmp_ln29_105" to="or_ln29_52" fromId="1988" toId="1989">
</dataflow>
<dataflow id="7873" from="icmp_ln29_104" to="or_ln29_52" fromId="1987" toId="1989">
</dataflow>
<dataflow id="7874" from="tmp_129" to="icmp_ln29_106" fromId="1985" toId="1990">
</dataflow>
<dataflow id="7875" from="StgValue_5423" to="icmp_ln29_106" fromId="5423" toId="1990">
</dataflow>
<dataflow id="7876" from="trunc_ln29_53" to="icmp_ln29_107" fromId="1986" toId="1991">
</dataflow>
<dataflow id="7877" from="StgValue_5426" to="icmp_ln29_107" fromId="5426" toId="1991">
</dataflow>
<dataflow id="7878" from="icmp_ln29_107" to="or_ln29_53" fromId="1991" toId="1992">
</dataflow>
<dataflow id="7879" from="icmp_ln29_106" to="or_ln29_53" fromId="1990" toId="1992">
</dataflow>
<dataflow id="7880" from="or_ln29_52" to="and_ln29_52" fromId="1989" toId="1993">
</dataflow>
<dataflow id="7881" from="or_ln29_53" to="and_ln29_52" fromId="1992" toId="1993">
</dataflow>
<dataflow id="7882" from="p_26" to="tmp_130" fromId="1904" toId="1994">
</dataflow>
<dataflow id="7883" from="min_p_52" to="tmp_130" fromId="1949" toId="1994">
</dataflow>
<dataflow id="7884" from="and_ln29_52" to="and_ln29_53" fromId="1993" toId="1995">
</dataflow>
<dataflow id="7885" from="tmp_130" to="and_ln29_53" fromId="1994" toId="1995">
</dataflow>
<dataflow id="7886" from="and_ln29_53" to="min_p_54" fromId="1995" toId="1996">
</dataflow>
<dataflow id="7887" from="p_26" to="min_p_54" fromId="1904" toId="1996">
</dataflow>
<dataflow id="7888" from="min_p_52" to="min_p_54" fromId="1949" toId="1996">
</dataflow>
<dataflow id="7889" from="p_27" to="tmp_135" fromId="1951" toId="1997">
</dataflow>
<dataflow id="7890" from="min_p_54" to="tmp_135" fromId="1996" toId="1997">
</dataflow>
<dataflow id="7891" from="add52_27" to="p_28" fromId="1769" toId="1998">
</dataflow>
<dataflow id="7892" from="tmp_10" to="p_28" fromId="413" toId="1998">
</dataflow>
<dataflow id="7893" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="1999">
</dataflow>
<dataflow id="7894" from="p_28" to="specfucore_ln8" fromId="1998" toId="1999">
</dataflow>
<dataflow id="7895" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="1999">
</dataflow>
<dataflow id="7896" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="1999">
</dataflow>
<dataflow id="7897" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="1999">
</dataflow>
<dataflow id="7898" from="add52_28" to="p_29" fromId="1816" toId="2000">
</dataflow>
<dataflow id="7899" from="tmp_10" to="p_29" fromId="413" toId="2000">
</dataflow>
<dataflow id="7900" from="add52_29" to="p_30" fromId="1863" toId="2001">
</dataflow>
<dataflow id="7901" from="tmp_10" to="p_30" fromId="413" toId="2001">
</dataflow>
<dataflow id="7902" from="add52_30" to="p_31" fromId="1910" toId="2002">
</dataflow>
<dataflow id="7903" from="tmp_10" to="p_31" fromId="413" toId="2002">
</dataflow>
<dataflow id="7904" from="add52_31" to="p_32" fromId="1957" toId="2003">
</dataflow>
<dataflow id="7905" from="tmp_10" to="p_32" fromId="413" toId="2003">
</dataflow>
<dataflow id="7906" from="tmp_159" to="add52_32" fromId="1786" toId="2004">
</dataflow>
<dataflow id="7907" from="bitcast_ln27_33" to="add52_32" fromId="1821" toId="2004">
</dataflow>
<dataflow id="7908" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2005">
</dataflow>
<dataflow id="7909" from="add52_32" to="specfucore_ln28" fromId="2004" toId="2005">
</dataflow>
<dataflow id="7910" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2005">
</dataflow>
<dataflow id="7911" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2005">
</dataflow>
<dataflow id="7912" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2005">
</dataflow>
<dataflow id="7913" from="tmp_163" to="add52_33" fromId="1833" toId="2006">
</dataflow>
<dataflow id="7914" from="bitcast_ln27_34" to="add52_33" fromId="1868" toId="2006">
</dataflow>
<dataflow id="7915" from="tmp_167" to="add52_34" fromId="1880" toId="2007">
</dataflow>
<dataflow id="7916" from="bitcast_ln27_35" to="add52_34" fromId="1915" toId="2007">
</dataflow>
<dataflow id="7917" from="tmp_171" to="add52_35" fromId="1927" toId="2008">
</dataflow>
<dataflow id="7918" from="bitcast_ln27_36" to="add52_35" fromId="1962" toId="2008">
</dataflow>
<dataflow id="7919" from="trunc_ln27_21" to="bitcast_ln27_37" fromId="246" toId="2009">
</dataflow>
<dataflow id="7920" from="tmp_175" to="add52_36" fromId="1974" toId="2010">
</dataflow>
<dataflow id="7921" from="bitcast_ln27_37" to="add52_36" fromId="2009" toId="2010">
</dataflow>
<dataflow id="7922" from="llike_addr_39" to="llike_load_39" fromId="1932" toId="2011">
</dataflow>
<dataflow id="7923" from="tmp_s" to="zext_ln26_76" fromId="433" toId="2012">
</dataflow>
<dataflow id="7924" from="llike_load_39" to="lshr_ln26_76" fromId="2011" toId="2013">
</dataflow>
<dataflow id="7925" from="zext_ln26_76" to="lshr_ln26_76" fromId="2012" toId="2013">
</dataflow>
<dataflow id="7926" from="lshr_ln26_76" to="trunc_ln26_76" fromId="2013" toId="2014">
</dataflow>
<dataflow id="7927" from="trunc_ln26_76" to="bitcast_ln26_76" fromId="2014" toId="2015">
</dataflow>
<dataflow id="7928" from="llike_1_addr_39" to="llike_1_load_39" fromId="1933" toId="2016">
</dataflow>
<dataflow id="7929" from="tmp_s" to="zext_ln26_77" fromId="433" toId="2017">
</dataflow>
<dataflow id="7930" from="llike_1_load_39" to="lshr_ln26_77" fromId="2016" toId="2018">
</dataflow>
<dataflow id="7931" from="zext_ln26_77" to="lshr_ln26_77" fromId="2017" toId="2018">
</dataflow>
<dataflow id="7932" from="lshr_ln26_77" to="trunc_ln26_77" fromId="2018" toId="2019">
</dataflow>
<dataflow id="7933" from="trunc_ln26_77" to="bitcast_ln26_77" fromId="2019" toId="2020">
</dataflow>
<dataflow id="7934" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_179" fromId="4764" toId="2021">
</dataflow>
<dataflow id="7935" from="bitcast_ln26_76" to="tmp_179" fromId="2015" toId="2021">
</dataflow>
<dataflow id="7936" from="bitcast_ln26_77" to="tmp_179" fromId="2020" toId="2021">
</dataflow>
<dataflow id="7937" from="tmp" to="tmp_179" fromId="129" toId="2021">
</dataflow>
<dataflow id="7938" from="llike_addr_40" to="llike_load_40" fromId="1979" toId="2022">
</dataflow>
<dataflow id="7939" from="llike_1_addr_40" to="llike_1_load_40" fromId="1980" toId="2023">
</dataflow>
<dataflow id="7940" from="tmp_2" to="tmp_966" fromId="426" toId="2024">
</dataflow>
<dataflow id="7942" from="StgValue_7941" to="tmp_966" fromId="7941" toId="2024">
</dataflow>
<dataflow id="7943" from="tmp_966" to="tmp_966_cast" fromId="2024" toId="2025">
</dataflow>
<dataflow id="7944" from="llike" to="llike_addr_41" fromId="4026" toId="2026">
</dataflow>
<dataflow id="7945" from="StgValue_4201" to="llike_addr_41" fromId="4201" toId="2026">
</dataflow>
<dataflow id="7946" from="tmp_966_cast" to="llike_addr_41" fromId="2025" toId="2026">
</dataflow>
<dataflow id="7947" from="llike_1" to="llike_1_addr_41" fromId="4027" toId="2027">
</dataflow>
<dataflow id="7948" from="StgValue_4201" to="llike_1_addr_41" fromId="4201" toId="2027">
</dataflow>
<dataflow id="7949" from="tmp_966_cast" to="llike_1_addr_41" fromId="2025" toId="2027">
</dataflow>
<dataflow id="7950" from="p_27" to="bitcast_ln29_54" fromId="1951" toId="2028">
</dataflow>
<dataflow id="7951" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_133" fromId="5408" toId="2029">
</dataflow>
<dataflow id="7952" from="bitcast_ln29_54" to="tmp_133" fromId="2028" toId="2029">
</dataflow>
<dataflow id="7953" from="StgValue_5411" to="tmp_133" fromId="5411" toId="2029">
</dataflow>
<dataflow id="7954" from="StgValue_5413" to="tmp_133" fromId="5413" toId="2029">
</dataflow>
<dataflow id="7955" from="bitcast_ln29_54" to="trunc_ln29_54" fromId="2028" toId="2030">
</dataflow>
<dataflow id="7956" from="min_p_54" to="bitcast_ln29_55" fromId="1996" toId="2031">
</dataflow>
<dataflow id="7957" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_134" fromId="5408" toId="2032">
</dataflow>
<dataflow id="7958" from="bitcast_ln29_55" to="tmp_134" fromId="2031" toId="2032">
</dataflow>
<dataflow id="7959" from="StgValue_5411" to="tmp_134" fromId="5411" toId="2032">
</dataflow>
<dataflow id="7960" from="StgValue_5413" to="tmp_134" fromId="5413" toId="2032">
</dataflow>
<dataflow id="7961" from="bitcast_ln29_55" to="trunc_ln29_55" fromId="2031" toId="2033">
</dataflow>
<dataflow id="7962" from="tmp_133" to="icmp_ln29_108" fromId="2029" toId="2034">
</dataflow>
<dataflow id="7963" from="StgValue_5423" to="icmp_ln29_108" fromId="5423" toId="2034">
</dataflow>
<dataflow id="7964" from="trunc_ln29_54" to="icmp_ln29_109" fromId="2030" toId="2035">
</dataflow>
<dataflow id="7965" from="StgValue_5426" to="icmp_ln29_109" fromId="5426" toId="2035">
</dataflow>
<dataflow id="7966" from="icmp_ln29_109" to="or_ln29_54" fromId="2035" toId="2036">
</dataflow>
<dataflow id="7967" from="icmp_ln29_108" to="or_ln29_54" fromId="2034" toId="2036">
</dataflow>
<dataflow id="7968" from="tmp_134" to="icmp_ln29_110" fromId="2032" toId="2037">
</dataflow>
<dataflow id="7969" from="StgValue_5423" to="icmp_ln29_110" fromId="5423" toId="2037">
</dataflow>
<dataflow id="7970" from="trunc_ln29_55" to="icmp_ln29_111" fromId="2033" toId="2038">
</dataflow>
<dataflow id="7971" from="StgValue_5426" to="icmp_ln29_111" fromId="5426" toId="2038">
</dataflow>
<dataflow id="7972" from="icmp_ln29_111" to="or_ln29_55" fromId="2038" toId="2039">
</dataflow>
<dataflow id="7973" from="icmp_ln29_110" to="or_ln29_55" fromId="2037" toId="2039">
</dataflow>
<dataflow id="7974" from="or_ln29_54" to="and_ln29_54" fromId="2036" toId="2040">
</dataflow>
<dataflow id="7975" from="or_ln29_55" to="and_ln29_54" fromId="2039" toId="2040">
</dataflow>
<dataflow id="7976" from="p_27" to="tmp_135" fromId="1951" toId="2041">
</dataflow>
<dataflow id="7977" from="min_p_54" to="tmp_135" fromId="1996" toId="2041">
</dataflow>
<dataflow id="7978" from="and_ln29_54" to="and_ln29_55" fromId="2040" toId="2042">
</dataflow>
<dataflow id="7979" from="tmp_135" to="and_ln29_55" fromId="2041" toId="2042">
</dataflow>
<dataflow id="7980" from="and_ln29_55" to="min_p_56" fromId="2042" toId="2043">
</dataflow>
<dataflow id="7981" from="p_27" to="min_p_56" fromId="1951" toId="2043">
</dataflow>
<dataflow id="7982" from="min_p_54" to="min_p_56" fromId="1996" toId="2043">
</dataflow>
<dataflow id="7983" from="p_28" to="tmp_140" fromId="1998" toId="2044">
</dataflow>
<dataflow id="7984" from="min_p_56" to="tmp_140" fromId="2043" toId="2044">
</dataflow>
<dataflow id="7985" from="add52_28" to="p_29" fromId="1816" toId="2045">
</dataflow>
<dataflow id="7986" from="tmp_10" to="p_29" fromId="413" toId="2045">
</dataflow>
<dataflow id="7987" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2046">
</dataflow>
<dataflow id="7988" from="p_29" to="specfucore_ln8" fromId="2045" toId="2046">
</dataflow>
<dataflow id="7989" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2046">
</dataflow>
<dataflow id="7990" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2046">
</dataflow>
<dataflow id="7991" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2046">
</dataflow>
<dataflow id="7992" from="add52_29" to="p_30" fromId="1863" toId="2047">
</dataflow>
<dataflow id="7993" from="tmp_10" to="p_30" fromId="413" toId="2047">
</dataflow>
<dataflow id="7994" from="add52_30" to="p_31" fromId="1910" toId="2048">
</dataflow>
<dataflow id="7995" from="tmp_10" to="p_31" fromId="413" toId="2048">
</dataflow>
<dataflow id="7996" from="add52_31" to="p_32" fromId="1957" toId="2049">
</dataflow>
<dataflow id="7997" from="tmp_10" to="p_32" fromId="413" toId="2049">
</dataflow>
<dataflow id="7998" from="add52_32" to="p_33" fromId="2004" toId="2050">
</dataflow>
<dataflow id="7999" from="tmp_10" to="p_33" fromId="413" toId="2050">
</dataflow>
<dataflow id="8000" from="tmp_163" to="add52_33" fromId="1833" toId="2051">
</dataflow>
<dataflow id="8001" from="bitcast_ln27_34" to="add52_33" fromId="1868" toId="2051">
</dataflow>
<dataflow id="8002" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2052">
</dataflow>
<dataflow id="8003" from="add52_33" to="specfucore_ln28" fromId="2051" toId="2052">
</dataflow>
<dataflow id="8004" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2052">
</dataflow>
<dataflow id="8005" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2052">
</dataflow>
<dataflow id="8006" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2052">
</dataflow>
<dataflow id="8007" from="tmp_167" to="add52_34" fromId="1880" toId="2053">
</dataflow>
<dataflow id="8008" from="bitcast_ln27_35" to="add52_34" fromId="1915" toId="2053">
</dataflow>
<dataflow id="8009" from="tmp_171" to="add52_35" fromId="1927" toId="2054">
</dataflow>
<dataflow id="8010" from="bitcast_ln27_36" to="add52_35" fromId="1962" toId="2054">
</dataflow>
<dataflow id="8011" from="tmp_175" to="add52_36" fromId="1974" toId="2055">
</dataflow>
<dataflow id="8012" from="bitcast_ln27_37" to="add52_36" fromId="2009" toId="2055">
</dataflow>
<dataflow id="8013" from="trunc_ln27_22" to="bitcast_ln27_38" fromId="248" toId="2056">
</dataflow>
<dataflow id="8014" from="tmp_179" to="add52_37" fromId="2021" toId="2057">
</dataflow>
<dataflow id="8015" from="bitcast_ln27_38" to="add52_37" fromId="2056" toId="2057">
</dataflow>
<dataflow id="8016" from="llike_addr_40" to="llike_load_40" fromId="1979" toId="2058">
</dataflow>
<dataflow id="8017" from="tmp_s" to="zext_ln26_78" fromId="433" toId="2059">
</dataflow>
<dataflow id="8018" from="llike_load_40" to="lshr_ln26_78" fromId="2058" toId="2060">
</dataflow>
<dataflow id="8019" from="zext_ln26_78" to="lshr_ln26_78" fromId="2059" toId="2060">
</dataflow>
<dataflow id="8020" from="lshr_ln26_78" to="trunc_ln26_78" fromId="2060" toId="2061">
</dataflow>
<dataflow id="8021" from="trunc_ln26_78" to="bitcast_ln26_78" fromId="2061" toId="2062">
</dataflow>
<dataflow id="8022" from="llike_1_addr_40" to="llike_1_load_40" fromId="1980" toId="2063">
</dataflow>
<dataflow id="8023" from="tmp_s" to="zext_ln26_79" fromId="433" toId="2064">
</dataflow>
<dataflow id="8024" from="llike_1_load_40" to="lshr_ln26_79" fromId="2063" toId="2065">
</dataflow>
<dataflow id="8025" from="zext_ln26_79" to="lshr_ln26_79" fromId="2064" toId="2065">
</dataflow>
<dataflow id="8026" from="lshr_ln26_79" to="trunc_ln26_79" fromId="2065" toId="2066">
</dataflow>
<dataflow id="8027" from="trunc_ln26_79" to="bitcast_ln26_79" fromId="2066" toId="2067">
</dataflow>
<dataflow id="8028" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_183" fromId="4764" toId="2068">
</dataflow>
<dataflow id="8029" from="bitcast_ln26_78" to="tmp_183" fromId="2062" toId="2068">
</dataflow>
<dataflow id="8030" from="bitcast_ln26_79" to="tmp_183" fromId="2067" toId="2068">
</dataflow>
<dataflow id="8031" from="tmp" to="tmp_183" fromId="129" toId="2068">
</dataflow>
<dataflow id="8032" from="llike_addr_41" to="llike_load_41" fromId="2026" toId="2069">
</dataflow>
<dataflow id="8033" from="llike_1_addr_41" to="llike_1_load_41" fromId="2027" toId="2070">
</dataflow>
<dataflow id="8034" from="tmp_2" to="tmp_967" fromId="426" toId="2071">
</dataflow>
<dataflow id="8036" from="StgValue_8035" to="tmp_967" fromId="8035" toId="2071">
</dataflow>
<dataflow id="8037" from="tmp_967" to="tmp_967_cast" fromId="2071" toId="2072">
</dataflow>
<dataflow id="8038" from="llike" to="llike_addr_42" fromId="4026" toId="2073">
</dataflow>
<dataflow id="8039" from="StgValue_4201" to="llike_addr_42" fromId="4201" toId="2073">
</dataflow>
<dataflow id="8040" from="tmp_967_cast" to="llike_addr_42" fromId="2072" toId="2073">
</dataflow>
<dataflow id="8041" from="llike_1" to="llike_1_addr_42" fromId="4027" toId="2074">
</dataflow>
<dataflow id="8042" from="StgValue_4201" to="llike_1_addr_42" fromId="4201" toId="2074">
</dataflow>
<dataflow id="8043" from="tmp_967_cast" to="llike_1_addr_42" fromId="2072" toId="2074">
</dataflow>
<dataflow id="8044" from="p_28" to="bitcast_ln29_56" fromId="1998" toId="2075">
</dataflow>
<dataflow id="8045" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_138" fromId="5408" toId="2076">
</dataflow>
<dataflow id="8046" from="bitcast_ln29_56" to="tmp_138" fromId="2075" toId="2076">
</dataflow>
<dataflow id="8047" from="StgValue_5411" to="tmp_138" fromId="5411" toId="2076">
</dataflow>
<dataflow id="8048" from="StgValue_5413" to="tmp_138" fromId="5413" toId="2076">
</dataflow>
<dataflow id="8049" from="bitcast_ln29_56" to="trunc_ln29_56" fromId="2075" toId="2077">
</dataflow>
<dataflow id="8050" from="min_p_56" to="bitcast_ln29_57" fromId="2043" toId="2078">
</dataflow>
<dataflow id="8051" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_139" fromId="5408" toId="2079">
</dataflow>
<dataflow id="8052" from="bitcast_ln29_57" to="tmp_139" fromId="2078" toId="2079">
</dataflow>
<dataflow id="8053" from="StgValue_5411" to="tmp_139" fromId="5411" toId="2079">
</dataflow>
<dataflow id="8054" from="StgValue_5413" to="tmp_139" fromId="5413" toId="2079">
</dataflow>
<dataflow id="8055" from="bitcast_ln29_57" to="trunc_ln29_57" fromId="2078" toId="2080">
</dataflow>
<dataflow id="8056" from="tmp_138" to="icmp_ln29_112" fromId="2076" toId="2081">
</dataflow>
<dataflow id="8057" from="StgValue_5423" to="icmp_ln29_112" fromId="5423" toId="2081">
</dataflow>
<dataflow id="8058" from="trunc_ln29_56" to="icmp_ln29_113" fromId="2077" toId="2082">
</dataflow>
<dataflow id="8059" from="StgValue_5426" to="icmp_ln29_113" fromId="5426" toId="2082">
</dataflow>
<dataflow id="8060" from="icmp_ln29_113" to="or_ln29_56" fromId="2082" toId="2083">
</dataflow>
<dataflow id="8061" from="icmp_ln29_112" to="or_ln29_56" fromId="2081" toId="2083">
</dataflow>
<dataflow id="8062" from="tmp_139" to="icmp_ln29_114" fromId="2079" toId="2084">
</dataflow>
<dataflow id="8063" from="StgValue_5423" to="icmp_ln29_114" fromId="5423" toId="2084">
</dataflow>
<dataflow id="8064" from="trunc_ln29_57" to="icmp_ln29_115" fromId="2080" toId="2085">
</dataflow>
<dataflow id="8065" from="StgValue_5426" to="icmp_ln29_115" fromId="5426" toId="2085">
</dataflow>
<dataflow id="8066" from="icmp_ln29_115" to="or_ln29_57" fromId="2085" toId="2086">
</dataflow>
<dataflow id="8067" from="icmp_ln29_114" to="or_ln29_57" fromId="2084" toId="2086">
</dataflow>
<dataflow id="8068" from="or_ln29_56" to="and_ln29_56" fromId="2083" toId="2087">
</dataflow>
<dataflow id="8069" from="or_ln29_57" to="and_ln29_56" fromId="2086" toId="2087">
</dataflow>
<dataflow id="8070" from="p_28" to="tmp_140" fromId="1998" toId="2088">
</dataflow>
<dataflow id="8071" from="min_p_56" to="tmp_140" fromId="2043" toId="2088">
</dataflow>
<dataflow id="8072" from="and_ln29_56" to="and_ln29_57" fromId="2087" toId="2089">
</dataflow>
<dataflow id="8073" from="tmp_140" to="and_ln29_57" fromId="2088" toId="2089">
</dataflow>
<dataflow id="8074" from="and_ln29_57" to="min_p_58" fromId="2089" toId="2090">
</dataflow>
<dataflow id="8075" from="p_28" to="min_p_58" fromId="1998" toId="2090">
</dataflow>
<dataflow id="8076" from="min_p_56" to="min_p_58" fromId="2043" toId="2090">
</dataflow>
<dataflow id="8077" from="p_29" to="tmp_145" fromId="2045" toId="2091">
</dataflow>
<dataflow id="8078" from="min_p_58" to="tmp_145" fromId="2090" toId="2091">
</dataflow>
<dataflow id="8079" from="add52_29" to="p_30" fromId="1863" toId="2092">
</dataflow>
<dataflow id="8080" from="tmp_10" to="p_30" fromId="413" toId="2092">
</dataflow>
<dataflow id="8081" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2093">
</dataflow>
<dataflow id="8082" from="p_30" to="specfucore_ln8" fromId="2092" toId="2093">
</dataflow>
<dataflow id="8083" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2093">
</dataflow>
<dataflow id="8084" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2093">
</dataflow>
<dataflow id="8085" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2093">
</dataflow>
<dataflow id="8086" from="add52_30" to="p_31" fromId="1910" toId="2094">
</dataflow>
<dataflow id="8087" from="tmp_10" to="p_31" fromId="413" toId="2094">
</dataflow>
<dataflow id="8088" from="add52_31" to="p_32" fromId="1957" toId="2095">
</dataflow>
<dataflow id="8089" from="tmp_10" to="p_32" fromId="413" toId="2095">
</dataflow>
<dataflow id="8090" from="add52_32" to="p_33" fromId="2004" toId="2096">
</dataflow>
<dataflow id="8091" from="tmp_10" to="p_33" fromId="413" toId="2096">
</dataflow>
<dataflow id="8092" from="add52_33" to="p_34" fromId="2051" toId="2097">
</dataflow>
<dataflow id="8093" from="tmp_10" to="p_34" fromId="413" toId="2097">
</dataflow>
<dataflow id="8094" from="tmp_167" to="add52_34" fromId="1880" toId="2098">
</dataflow>
<dataflow id="8095" from="bitcast_ln27_35" to="add52_34" fromId="1915" toId="2098">
</dataflow>
<dataflow id="8096" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2099">
</dataflow>
<dataflow id="8097" from="add52_34" to="specfucore_ln28" fromId="2098" toId="2099">
</dataflow>
<dataflow id="8098" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2099">
</dataflow>
<dataflow id="8099" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2099">
</dataflow>
<dataflow id="8100" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2099">
</dataflow>
<dataflow id="8101" from="tmp_171" to="add52_35" fromId="1927" toId="2100">
</dataflow>
<dataflow id="8102" from="bitcast_ln27_36" to="add52_35" fromId="1962" toId="2100">
</dataflow>
<dataflow id="8103" from="tmp_175" to="add52_36" fromId="1974" toId="2101">
</dataflow>
<dataflow id="8104" from="bitcast_ln27_37" to="add52_36" fromId="2009" toId="2101">
</dataflow>
<dataflow id="8105" from="tmp_179" to="add52_37" fromId="2021" toId="2102">
</dataflow>
<dataflow id="8106" from="bitcast_ln27_38" to="add52_37" fromId="2056" toId="2102">
</dataflow>
<dataflow id="8107" from="trunc_ln27_23" to="bitcast_ln27_39" fromId="272" toId="2103">
</dataflow>
<dataflow id="8108" from="tmp_183" to="add52_38" fromId="2068" toId="2104">
</dataflow>
<dataflow id="8109" from="bitcast_ln27_39" to="add52_38" fromId="2103" toId="2104">
</dataflow>
<dataflow id="8110" from="llike_addr_41" to="llike_load_41" fromId="2026" toId="2105">
</dataflow>
<dataflow id="8111" from="tmp_s" to="zext_ln26_80" fromId="433" toId="2106">
</dataflow>
<dataflow id="8112" from="llike_load_41" to="lshr_ln26_80" fromId="2105" toId="2107">
</dataflow>
<dataflow id="8113" from="zext_ln26_80" to="lshr_ln26_80" fromId="2106" toId="2107">
</dataflow>
<dataflow id="8114" from="lshr_ln26_80" to="trunc_ln26_80" fromId="2107" toId="2108">
</dataflow>
<dataflow id="8115" from="trunc_ln26_80" to="bitcast_ln26_80" fromId="2108" toId="2109">
</dataflow>
<dataflow id="8116" from="llike_1_addr_41" to="llike_1_load_41" fromId="2027" toId="2110">
</dataflow>
<dataflow id="8117" from="tmp_s" to="zext_ln26_81" fromId="433" toId="2111">
</dataflow>
<dataflow id="8118" from="llike_1_load_41" to="lshr_ln26_81" fromId="2110" toId="2112">
</dataflow>
<dataflow id="8119" from="zext_ln26_81" to="lshr_ln26_81" fromId="2111" toId="2112">
</dataflow>
<dataflow id="8120" from="lshr_ln26_81" to="trunc_ln26_81" fromId="2112" toId="2113">
</dataflow>
<dataflow id="8121" from="trunc_ln26_81" to="bitcast_ln26_81" fromId="2113" toId="2114">
</dataflow>
<dataflow id="8122" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_187" fromId="4764" toId="2115">
</dataflow>
<dataflow id="8123" from="bitcast_ln26_80" to="tmp_187" fromId="2109" toId="2115">
</dataflow>
<dataflow id="8124" from="bitcast_ln26_81" to="tmp_187" fromId="2114" toId="2115">
</dataflow>
<dataflow id="8125" from="tmp" to="tmp_187" fromId="129" toId="2115">
</dataflow>
<dataflow id="8126" from="llike_addr_42" to="llike_load_42" fromId="2073" toId="2116">
</dataflow>
<dataflow id="8127" from="llike_1_addr_42" to="llike_1_load_42" fromId="2074" toId="2117">
</dataflow>
<dataflow id="8128" from="tmp_2" to="tmp_968" fromId="426" toId="2118">
</dataflow>
<dataflow id="8130" from="StgValue_8129" to="tmp_968" fromId="8129" toId="2118">
</dataflow>
<dataflow id="8131" from="tmp_968" to="tmp_968_cast" fromId="2118" toId="2119">
</dataflow>
<dataflow id="8132" from="llike" to="llike_addr_43" fromId="4026" toId="2120">
</dataflow>
<dataflow id="8133" from="StgValue_4201" to="llike_addr_43" fromId="4201" toId="2120">
</dataflow>
<dataflow id="8134" from="tmp_968_cast" to="llike_addr_43" fromId="2119" toId="2120">
</dataflow>
<dataflow id="8135" from="llike_1" to="llike_1_addr_43" fromId="4027" toId="2121">
</dataflow>
<dataflow id="8136" from="StgValue_4201" to="llike_1_addr_43" fromId="4201" toId="2121">
</dataflow>
<dataflow id="8137" from="tmp_968_cast" to="llike_1_addr_43" fromId="2119" toId="2121">
</dataflow>
<dataflow id="8138" from="p_29" to="bitcast_ln29_58" fromId="2045" toId="2122">
</dataflow>
<dataflow id="8139" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_143" fromId="5408" toId="2123">
</dataflow>
<dataflow id="8140" from="bitcast_ln29_58" to="tmp_143" fromId="2122" toId="2123">
</dataflow>
<dataflow id="8141" from="StgValue_5411" to="tmp_143" fromId="5411" toId="2123">
</dataflow>
<dataflow id="8142" from="StgValue_5413" to="tmp_143" fromId="5413" toId="2123">
</dataflow>
<dataflow id="8143" from="bitcast_ln29_58" to="trunc_ln29_58" fromId="2122" toId="2124">
</dataflow>
<dataflow id="8144" from="min_p_58" to="bitcast_ln29_59" fromId="2090" toId="2125">
</dataflow>
<dataflow id="8145" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_144" fromId="5408" toId="2126">
</dataflow>
<dataflow id="8146" from="bitcast_ln29_59" to="tmp_144" fromId="2125" toId="2126">
</dataflow>
<dataflow id="8147" from="StgValue_5411" to="tmp_144" fromId="5411" toId="2126">
</dataflow>
<dataflow id="8148" from="StgValue_5413" to="tmp_144" fromId="5413" toId="2126">
</dataflow>
<dataflow id="8149" from="bitcast_ln29_59" to="trunc_ln29_59" fromId="2125" toId="2127">
</dataflow>
<dataflow id="8150" from="tmp_143" to="icmp_ln29_116" fromId="2123" toId="2128">
</dataflow>
<dataflow id="8151" from="StgValue_5423" to="icmp_ln29_116" fromId="5423" toId="2128">
</dataflow>
<dataflow id="8152" from="trunc_ln29_58" to="icmp_ln29_117" fromId="2124" toId="2129">
</dataflow>
<dataflow id="8153" from="StgValue_5426" to="icmp_ln29_117" fromId="5426" toId="2129">
</dataflow>
<dataflow id="8154" from="icmp_ln29_117" to="or_ln29_58" fromId="2129" toId="2130">
</dataflow>
<dataflow id="8155" from="icmp_ln29_116" to="or_ln29_58" fromId="2128" toId="2130">
</dataflow>
<dataflow id="8156" from="tmp_144" to="icmp_ln29_118" fromId="2126" toId="2131">
</dataflow>
<dataflow id="8157" from="StgValue_5423" to="icmp_ln29_118" fromId="5423" toId="2131">
</dataflow>
<dataflow id="8158" from="trunc_ln29_59" to="icmp_ln29_119" fromId="2127" toId="2132">
</dataflow>
<dataflow id="8159" from="StgValue_5426" to="icmp_ln29_119" fromId="5426" toId="2132">
</dataflow>
<dataflow id="8160" from="icmp_ln29_119" to="or_ln29_59" fromId="2132" toId="2133">
</dataflow>
<dataflow id="8161" from="icmp_ln29_118" to="or_ln29_59" fromId="2131" toId="2133">
</dataflow>
<dataflow id="8162" from="or_ln29_58" to="and_ln29_58" fromId="2130" toId="2134">
</dataflow>
<dataflow id="8163" from="or_ln29_59" to="and_ln29_58" fromId="2133" toId="2134">
</dataflow>
<dataflow id="8164" from="p_29" to="tmp_145" fromId="2045" toId="2135">
</dataflow>
<dataflow id="8165" from="min_p_58" to="tmp_145" fromId="2090" toId="2135">
</dataflow>
<dataflow id="8166" from="and_ln29_58" to="and_ln29_59" fromId="2134" toId="2136">
</dataflow>
<dataflow id="8167" from="tmp_145" to="and_ln29_59" fromId="2135" toId="2136">
</dataflow>
<dataflow id="8168" from="and_ln29_59" to="min_p_60" fromId="2136" toId="2137">
</dataflow>
<dataflow id="8169" from="p_29" to="min_p_60" fromId="2045" toId="2137">
</dataflow>
<dataflow id="8170" from="min_p_58" to="min_p_60" fromId="2090" toId="2137">
</dataflow>
<dataflow id="8171" from="p_30" to="tmp_150" fromId="2092" toId="2138">
</dataflow>
<dataflow id="8172" from="min_p_60" to="tmp_150" fromId="2137" toId="2138">
</dataflow>
<dataflow id="8173" from="add52_30" to="p_31" fromId="1910" toId="2139">
</dataflow>
<dataflow id="8174" from="tmp_10" to="p_31" fromId="413" toId="2139">
</dataflow>
<dataflow id="8175" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2140">
</dataflow>
<dataflow id="8176" from="p_31" to="specfucore_ln8" fromId="2139" toId="2140">
</dataflow>
<dataflow id="8177" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2140">
</dataflow>
<dataflow id="8178" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2140">
</dataflow>
<dataflow id="8179" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2140">
</dataflow>
<dataflow id="8180" from="add52_31" to="p_32" fromId="1957" toId="2141">
</dataflow>
<dataflow id="8181" from="tmp_10" to="p_32" fromId="413" toId="2141">
</dataflow>
<dataflow id="8182" from="add52_32" to="p_33" fromId="2004" toId="2142">
</dataflow>
<dataflow id="8183" from="tmp_10" to="p_33" fromId="413" toId="2142">
</dataflow>
<dataflow id="8184" from="add52_33" to="p_34" fromId="2051" toId="2143">
</dataflow>
<dataflow id="8185" from="tmp_10" to="p_34" fromId="413" toId="2143">
</dataflow>
<dataflow id="8186" from="add52_34" to="p_35" fromId="2098" toId="2144">
</dataflow>
<dataflow id="8187" from="tmp_10" to="p_35" fromId="413" toId="2144">
</dataflow>
<dataflow id="8188" from="tmp_171" to="add52_35" fromId="1927" toId="2145">
</dataflow>
<dataflow id="8189" from="bitcast_ln27_36" to="add52_35" fromId="1962" toId="2145">
</dataflow>
<dataflow id="8190" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2146">
</dataflow>
<dataflow id="8191" from="add52_35" to="specfucore_ln28" fromId="2145" toId="2146">
</dataflow>
<dataflow id="8192" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2146">
</dataflow>
<dataflow id="8193" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2146">
</dataflow>
<dataflow id="8194" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2146">
</dataflow>
<dataflow id="8195" from="tmp_175" to="add52_36" fromId="1974" toId="2147">
</dataflow>
<dataflow id="8196" from="bitcast_ln27_37" to="add52_36" fromId="2009" toId="2147">
</dataflow>
<dataflow id="8197" from="tmp_179" to="add52_37" fromId="2021" toId="2148">
</dataflow>
<dataflow id="8198" from="bitcast_ln27_38" to="add52_37" fromId="2056" toId="2148">
</dataflow>
<dataflow id="8199" from="tmp_183" to="add52_38" fromId="2068" toId="2149">
</dataflow>
<dataflow id="8200" from="bitcast_ln27_39" to="add52_38" fromId="2103" toId="2149">
</dataflow>
<dataflow id="8201" from="trunc_ln27_24" to="bitcast_ln27_40" fromId="274" toId="2150">
</dataflow>
<dataflow id="8202" from="tmp_187" to="add52_39" fromId="2115" toId="2151">
</dataflow>
<dataflow id="8203" from="bitcast_ln27_40" to="add52_39" fromId="2150" toId="2151">
</dataflow>
<dataflow id="8204" from="llike_addr_42" to="llike_load_42" fromId="2073" toId="2152">
</dataflow>
<dataflow id="8205" from="tmp_s" to="zext_ln26_82" fromId="433" toId="2153">
</dataflow>
<dataflow id="8206" from="llike_load_42" to="lshr_ln26_82" fromId="2152" toId="2154">
</dataflow>
<dataflow id="8207" from="zext_ln26_82" to="lshr_ln26_82" fromId="2153" toId="2154">
</dataflow>
<dataflow id="8208" from="lshr_ln26_82" to="trunc_ln26_82" fromId="2154" toId="2155">
</dataflow>
<dataflow id="8209" from="trunc_ln26_82" to="bitcast_ln26_82" fromId="2155" toId="2156">
</dataflow>
<dataflow id="8210" from="llike_1_addr_42" to="llike_1_load_42" fromId="2074" toId="2157">
</dataflow>
<dataflow id="8211" from="tmp_s" to="zext_ln26_83" fromId="433" toId="2158">
</dataflow>
<dataflow id="8212" from="llike_1_load_42" to="lshr_ln26_83" fromId="2157" toId="2159">
</dataflow>
<dataflow id="8213" from="zext_ln26_83" to="lshr_ln26_83" fromId="2158" toId="2159">
</dataflow>
<dataflow id="8214" from="lshr_ln26_83" to="trunc_ln26_83" fromId="2159" toId="2160">
</dataflow>
<dataflow id="8215" from="trunc_ln26_83" to="bitcast_ln26_83" fromId="2160" toId="2161">
</dataflow>
<dataflow id="8216" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_191" fromId="4764" toId="2162">
</dataflow>
<dataflow id="8217" from="bitcast_ln26_82" to="tmp_191" fromId="2156" toId="2162">
</dataflow>
<dataflow id="8218" from="bitcast_ln26_83" to="tmp_191" fromId="2161" toId="2162">
</dataflow>
<dataflow id="8219" from="tmp" to="tmp_191" fromId="129" toId="2162">
</dataflow>
<dataflow id="8220" from="llike_addr_43" to="llike_load_43" fromId="2120" toId="2163">
</dataflow>
<dataflow id="8221" from="llike_1_addr_43" to="llike_1_load_43" fromId="2121" toId="2164">
</dataflow>
<dataflow id="8222" from="tmp_2" to="tmp_969" fromId="426" toId="2165">
</dataflow>
<dataflow id="8224" from="StgValue_8223" to="tmp_969" fromId="8223" toId="2165">
</dataflow>
<dataflow id="8225" from="tmp_969" to="tmp_969_cast" fromId="2165" toId="2166">
</dataflow>
<dataflow id="8226" from="llike" to="llike_addr_44" fromId="4026" toId="2167">
</dataflow>
<dataflow id="8227" from="StgValue_4201" to="llike_addr_44" fromId="4201" toId="2167">
</dataflow>
<dataflow id="8228" from="tmp_969_cast" to="llike_addr_44" fromId="2166" toId="2167">
</dataflow>
<dataflow id="8229" from="llike_1" to="llike_1_addr_44" fromId="4027" toId="2168">
</dataflow>
<dataflow id="8230" from="StgValue_4201" to="llike_1_addr_44" fromId="4201" toId="2168">
</dataflow>
<dataflow id="8231" from="tmp_969_cast" to="llike_1_addr_44" fromId="2166" toId="2168">
</dataflow>
<dataflow id="8232" from="p_30" to="bitcast_ln29_60" fromId="2092" toId="2169">
</dataflow>
<dataflow id="8233" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_148" fromId="5408" toId="2170">
</dataflow>
<dataflow id="8234" from="bitcast_ln29_60" to="tmp_148" fromId="2169" toId="2170">
</dataflow>
<dataflow id="8235" from="StgValue_5411" to="tmp_148" fromId="5411" toId="2170">
</dataflow>
<dataflow id="8236" from="StgValue_5413" to="tmp_148" fromId="5413" toId="2170">
</dataflow>
<dataflow id="8237" from="bitcast_ln29_60" to="trunc_ln29_60" fromId="2169" toId="2171">
</dataflow>
<dataflow id="8238" from="min_p_60" to="bitcast_ln29_61" fromId="2137" toId="2172">
</dataflow>
<dataflow id="8239" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_149" fromId="5408" toId="2173">
</dataflow>
<dataflow id="8240" from="bitcast_ln29_61" to="tmp_149" fromId="2172" toId="2173">
</dataflow>
<dataflow id="8241" from="StgValue_5411" to="tmp_149" fromId="5411" toId="2173">
</dataflow>
<dataflow id="8242" from="StgValue_5413" to="tmp_149" fromId="5413" toId="2173">
</dataflow>
<dataflow id="8243" from="bitcast_ln29_61" to="trunc_ln29_61" fromId="2172" toId="2174">
</dataflow>
<dataflow id="8244" from="tmp_148" to="icmp_ln29_120" fromId="2170" toId="2175">
</dataflow>
<dataflow id="8245" from="StgValue_5423" to="icmp_ln29_120" fromId="5423" toId="2175">
</dataflow>
<dataflow id="8246" from="trunc_ln29_60" to="icmp_ln29_121" fromId="2171" toId="2176">
</dataflow>
<dataflow id="8247" from="StgValue_5426" to="icmp_ln29_121" fromId="5426" toId="2176">
</dataflow>
<dataflow id="8248" from="icmp_ln29_121" to="or_ln29_60" fromId="2176" toId="2177">
</dataflow>
<dataflow id="8249" from="icmp_ln29_120" to="or_ln29_60" fromId="2175" toId="2177">
</dataflow>
<dataflow id="8250" from="tmp_149" to="icmp_ln29_122" fromId="2173" toId="2178">
</dataflow>
<dataflow id="8251" from="StgValue_5423" to="icmp_ln29_122" fromId="5423" toId="2178">
</dataflow>
<dataflow id="8252" from="trunc_ln29_61" to="icmp_ln29_123" fromId="2174" toId="2179">
</dataflow>
<dataflow id="8253" from="StgValue_5426" to="icmp_ln29_123" fromId="5426" toId="2179">
</dataflow>
<dataflow id="8254" from="icmp_ln29_123" to="or_ln29_61" fromId="2179" toId="2180">
</dataflow>
<dataflow id="8255" from="icmp_ln29_122" to="or_ln29_61" fromId="2178" toId="2180">
</dataflow>
<dataflow id="8256" from="or_ln29_60" to="and_ln29_60" fromId="2177" toId="2181">
</dataflow>
<dataflow id="8257" from="or_ln29_61" to="and_ln29_60" fromId="2180" toId="2181">
</dataflow>
<dataflow id="8258" from="p_30" to="tmp_150" fromId="2092" toId="2182">
</dataflow>
<dataflow id="8259" from="min_p_60" to="tmp_150" fromId="2137" toId="2182">
</dataflow>
<dataflow id="8260" from="and_ln29_60" to="and_ln29_61" fromId="2181" toId="2183">
</dataflow>
<dataflow id="8261" from="tmp_150" to="and_ln29_61" fromId="2182" toId="2183">
</dataflow>
<dataflow id="8262" from="and_ln29_61" to="min_p_62" fromId="2183" toId="2184">
</dataflow>
<dataflow id="8263" from="p_30" to="min_p_62" fromId="2092" toId="2184">
</dataflow>
<dataflow id="8264" from="min_p_60" to="min_p_62" fromId="2137" toId="2184">
</dataflow>
<dataflow id="8265" from="p_31" to="tmp_154" fromId="2139" toId="2185">
</dataflow>
<dataflow id="8266" from="min_p_62" to="tmp_154" fromId="2184" toId="2185">
</dataflow>
<dataflow id="8267" from="add52_31" to="p_32" fromId="1957" toId="2186">
</dataflow>
<dataflow id="8268" from="tmp_10" to="p_32" fromId="413" toId="2186">
</dataflow>
<dataflow id="8269" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2187">
</dataflow>
<dataflow id="8270" from="p_32" to="specfucore_ln8" fromId="2186" toId="2187">
</dataflow>
<dataflow id="8271" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2187">
</dataflow>
<dataflow id="8272" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2187">
</dataflow>
<dataflow id="8273" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2187">
</dataflow>
<dataflow id="8274" from="add52_32" to="p_33" fromId="2004" toId="2188">
</dataflow>
<dataflow id="8275" from="tmp_10" to="p_33" fromId="413" toId="2188">
</dataflow>
<dataflow id="8276" from="add52_33" to="p_34" fromId="2051" toId="2189">
</dataflow>
<dataflow id="8277" from="tmp_10" to="p_34" fromId="413" toId="2189">
</dataflow>
<dataflow id="8278" from="add52_34" to="p_35" fromId="2098" toId="2190">
</dataflow>
<dataflow id="8279" from="tmp_10" to="p_35" fromId="413" toId="2190">
</dataflow>
<dataflow id="8280" from="add52_35" to="p_36" fromId="2145" toId="2191">
</dataflow>
<dataflow id="8281" from="tmp_10" to="p_36" fromId="413" toId="2191">
</dataflow>
<dataflow id="8282" from="tmp_175" to="add52_36" fromId="1974" toId="2192">
</dataflow>
<dataflow id="8283" from="bitcast_ln27_37" to="add52_36" fromId="2009" toId="2192">
</dataflow>
<dataflow id="8284" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2193">
</dataflow>
<dataflow id="8285" from="add52_36" to="specfucore_ln28" fromId="2192" toId="2193">
</dataflow>
<dataflow id="8286" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2193">
</dataflow>
<dataflow id="8287" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2193">
</dataflow>
<dataflow id="8288" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2193">
</dataflow>
<dataflow id="8289" from="tmp_179" to="add52_37" fromId="2021" toId="2194">
</dataflow>
<dataflow id="8290" from="bitcast_ln27_38" to="add52_37" fromId="2056" toId="2194">
</dataflow>
<dataflow id="8291" from="tmp_183" to="add52_38" fromId="2068" toId="2195">
</dataflow>
<dataflow id="8292" from="bitcast_ln27_39" to="add52_38" fromId="2103" toId="2195">
</dataflow>
<dataflow id="8293" from="tmp_187" to="add52_39" fromId="2115" toId="2196">
</dataflow>
<dataflow id="8294" from="bitcast_ln27_40" to="add52_39" fromId="2150" toId="2196">
</dataflow>
<dataflow id="8295" from="trunc_ln27_25" to="bitcast_ln27_41" fromId="298" toId="2197">
</dataflow>
<dataflow id="8296" from="tmp_191" to="add52_40" fromId="2162" toId="2198">
</dataflow>
<dataflow id="8297" from="bitcast_ln27_41" to="add52_40" fromId="2197" toId="2198">
</dataflow>
<dataflow id="8298" from="llike_addr_43" to="llike_load_43" fromId="2120" toId="2199">
</dataflow>
<dataflow id="8299" from="tmp_s" to="zext_ln26_84" fromId="433" toId="2200">
</dataflow>
<dataflow id="8300" from="llike_load_43" to="lshr_ln26_84" fromId="2199" toId="2201">
</dataflow>
<dataflow id="8301" from="zext_ln26_84" to="lshr_ln26_84" fromId="2200" toId="2201">
</dataflow>
<dataflow id="8302" from="lshr_ln26_84" to="trunc_ln26_84" fromId="2201" toId="2202">
</dataflow>
<dataflow id="8303" from="trunc_ln26_84" to="bitcast_ln26_84" fromId="2202" toId="2203">
</dataflow>
<dataflow id="8304" from="llike_1_addr_43" to="llike_1_load_43" fromId="2121" toId="2204">
</dataflow>
<dataflow id="8305" from="tmp_s" to="zext_ln26_85" fromId="433" toId="2205">
</dataflow>
<dataflow id="8306" from="llike_1_load_43" to="lshr_ln26_85" fromId="2204" toId="2206">
</dataflow>
<dataflow id="8307" from="zext_ln26_85" to="lshr_ln26_85" fromId="2205" toId="2206">
</dataflow>
<dataflow id="8308" from="lshr_ln26_85" to="trunc_ln26_85" fromId="2206" toId="2207">
</dataflow>
<dataflow id="8309" from="trunc_ln26_85" to="bitcast_ln26_85" fromId="2207" toId="2208">
</dataflow>
<dataflow id="8310" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_195" fromId="4764" toId="2209">
</dataflow>
<dataflow id="8311" from="bitcast_ln26_84" to="tmp_195" fromId="2203" toId="2209">
</dataflow>
<dataflow id="8312" from="bitcast_ln26_85" to="tmp_195" fromId="2208" toId="2209">
</dataflow>
<dataflow id="8313" from="tmp" to="tmp_195" fromId="129" toId="2209">
</dataflow>
<dataflow id="8314" from="llike_addr_44" to="llike_load_44" fromId="2167" toId="2210">
</dataflow>
<dataflow id="8315" from="llike_1_addr_44" to="llike_1_load_44" fromId="2168" toId="2211">
</dataflow>
<dataflow id="8316" from="tmp_2" to="tmp_970" fromId="426" toId="2212">
</dataflow>
<dataflow id="8318" from="StgValue_8317" to="tmp_970" fromId="8317" toId="2212">
</dataflow>
<dataflow id="8319" from="tmp_970" to="tmp_970_cast" fromId="2212" toId="2213">
</dataflow>
<dataflow id="8320" from="llike" to="llike_addr_45" fromId="4026" toId="2214">
</dataflow>
<dataflow id="8321" from="StgValue_4201" to="llike_addr_45" fromId="4201" toId="2214">
</dataflow>
<dataflow id="8322" from="tmp_970_cast" to="llike_addr_45" fromId="2213" toId="2214">
</dataflow>
<dataflow id="8323" from="llike_1" to="llike_1_addr_45" fromId="4027" toId="2215">
</dataflow>
<dataflow id="8324" from="StgValue_4201" to="llike_1_addr_45" fromId="4201" toId="2215">
</dataflow>
<dataflow id="8325" from="tmp_970_cast" to="llike_1_addr_45" fromId="2213" toId="2215">
</dataflow>
<dataflow id="8326" from="p_31" to="bitcast_ln29_62" fromId="2139" toId="2216">
</dataflow>
<dataflow id="8327" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_152" fromId="5408" toId="2217">
</dataflow>
<dataflow id="8328" from="bitcast_ln29_62" to="tmp_152" fromId="2216" toId="2217">
</dataflow>
<dataflow id="8329" from="StgValue_5411" to="tmp_152" fromId="5411" toId="2217">
</dataflow>
<dataflow id="8330" from="StgValue_5413" to="tmp_152" fromId="5413" toId="2217">
</dataflow>
<dataflow id="8331" from="bitcast_ln29_62" to="trunc_ln29_62" fromId="2216" toId="2218">
</dataflow>
<dataflow id="8332" from="min_p_62" to="bitcast_ln29_63" fromId="2184" toId="2219">
</dataflow>
<dataflow id="8333" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_153" fromId="5408" toId="2220">
</dataflow>
<dataflow id="8334" from="bitcast_ln29_63" to="tmp_153" fromId="2219" toId="2220">
</dataflow>
<dataflow id="8335" from="StgValue_5411" to="tmp_153" fromId="5411" toId="2220">
</dataflow>
<dataflow id="8336" from="StgValue_5413" to="tmp_153" fromId="5413" toId="2220">
</dataflow>
<dataflow id="8337" from="bitcast_ln29_63" to="trunc_ln29_63" fromId="2219" toId="2221">
</dataflow>
<dataflow id="8338" from="tmp_152" to="icmp_ln29_124" fromId="2217" toId="2222">
</dataflow>
<dataflow id="8339" from="StgValue_5423" to="icmp_ln29_124" fromId="5423" toId="2222">
</dataflow>
<dataflow id="8340" from="trunc_ln29_62" to="icmp_ln29_125" fromId="2218" toId="2223">
</dataflow>
<dataflow id="8341" from="StgValue_5426" to="icmp_ln29_125" fromId="5426" toId="2223">
</dataflow>
<dataflow id="8342" from="icmp_ln29_125" to="or_ln29_62" fromId="2223" toId="2224">
</dataflow>
<dataflow id="8343" from="icmp_ln29_124" to="or_ln29_62" fromId="2222" toId="2224">
</dataflow>
<dataflow id="8344" from="tmp_153" to="icmp_ln29_126" fromId="2220" toId="2225">
</dataflow>
<dataflow id="8345" from="StgValue_5423" to="icmp_ln29_126" fromId="5423" toId="2225">
</dataflow>
<dataflow id="8346" from="trunc_ln29_63" to="icmp_ln29_127" fromId="2221" toId="2226">
</dataflow>
<dataflow id="8347" from="StgValue_5426" to="icmp_ln29_127" fromId="5426" toId="2226">
</dataflow>
<dataflow id="8348" from="icmp_ln29_127" to="or_ln29_63" fromId="2226" toId="2227">
</dataflow>
<dataflow id="8349" from="icmp_ln29_126" to="or_ln29_63" fromId="2225" toId="2227">
</dataflow>
<dataflow id="8350" from="or_ln29_62" to="and_ln29_62" fromId="2224" toId="2228">
</dataflow>
<dataflow id="8351" from="or_ln29_63" to="and_ln29_62" fromId="2227" toId="2228">
</dataflow>
<dataflow id="8352" from="p_31" to="tmp_154" fromId="2139" toId="2229">
</dataflow>
<dataflow id="8353" from="min_p_62" to="tmp_154" fromId="2184" toId="2229">
</dataflow>
<dataflow id="8354" from="and_ln29_62" to="and_ln29_63" fromId="2228" toId="2230">
</dataflow>
<dataflow id="8355" from="tmp_154" to="and_ln29_63" fromId="2229" toId="2230">
</dataflow>
<dataflow id="8356" from="and_ln29_63" to="min_p_64" fromId="2230" toId="2231">
</dataflow>
<dataflow id="8357" from="p_31" to="min_p_64" fromId="2139" toId="2231">
</dataflow>
<dataflow id="8358" from="min_p_62" to="min_p_64" fromId="2184" toId="2231">
</dataflow>
<dataflow id="8359" from="p_32" to="tmp_158" fromId="2186" toId="2232">
</dataflow>
<dataflow id="8360" from="min_p_64" to="tmp_158" fromId="2231" toId="2232">
</dataflow>
<dataflow id="8361" from="add52_32" to="p_33" fromId="2004" toId="2233">
</dataflow>
<dataflow id="8362" from="tmp_10" to="p_33" fromId="413" toId="2233">
</dataflow>
<dataflow id="8363" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2234">
</dataflow>
<dataflow id="8364" from="p_33" to="specfucore_ln8" fromId="2233" toId="2234">
</dataflow>
<dataflow id="8365" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2234">
</dataflow>
<dataflow id="8366" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2234">
</dataflow>
<dataflow id="8367" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2234">
</dataflow>
<dataflow id="8368" from="add52_33" to="p_34" fromId="2051" toId="2235">
</dataflow>
<dataflow id="8369" from="tmp_10" to="p_34" fromId="413" toId="2235">
</dataflow>
<dataflow id="8370" from="add52_34" to="p_35" fromId="2098" toId="2236">
</dataflow>
<dataflow id="8371" from="tmp_10" to="p_35" fromId="413" toId="2236">
</dataflow>
<dataflow id="8372" from="add52_35" to="p_36" fromId="2145" toId="2237">
</dataflow>
<dataflow id="8373" from="tmp_10" to="p_36" fromId="413" toId="2237">
</dataflow>
<dataflow id="8374" from="add52_36" to="p_37" fromId="2192" toId="2238">
</dataflow>
<dataflow id="8375" from="tmp_10" to="p_37" fromId="413" toId="2238">
</dataflow>
<dataflow id="8376" from="tmp_179" to="add52_37" fromId="2021" toId="2239">
</dataflow>
<dataflow id="8377" from="bitcast_ln27_38" to="add52_37" fromId="2056" toId="2239">
</dataflow>
<dataflow id="8378" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2240">
</dataflow>
<dataflow id="8379" from="add52_37" to="specfucore_ln28" fromId="2239" toId="2240">
</dataflow>
<dataflow id="8380" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2240">
</dataflow>
<dataflow id="8381" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2240">
</dataflow>
<dataflow id="8382" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2240">
</dataflow>
<dataflow id="8383" from="tmp_183" to="add52_38" fromId="2068" toId="2241">
</dataflow>
<dataflow id="8384" from="bitcast_ln27_39" to="add52_38" fromId="2103" toId="2241">
</dataflow>
<dataflow id="8385" from="tmp_187" to="add52_39" fromId="2115" toId="2242">
</dataflow>
<dataflow id="8386" from="bitcast_ln27_40" to="add52_39" fromId="2150" toId="2242">
</dataflow>
<dataflow id="8387" from="tmp_191" to="add52_40" fromId="2162" toId="2243">
</dataflow>
<dataflow id="8388" from="bitcast_ln27_41" to="add52_40" fromId="2197" toId="2243">
</dataflow>
<dataflow id="8389" from="trunc_ln27_26" to="bitcast_ln27_42" fromId="300" toId="2244">
</dataflow>
<dataflow id="8390" from="tmp_195" to="add52_41" fromId="2209" toId="2245">
</dataflow>
<dataflow id="8391" from="bitcast_ln27_42" to="add52_41" fromId="2244" toId="2245">
</dataflow>
<dataflow id="8392" from="llike_addr_44" to="llike_load_44" fromId="2167" toId="2246">
</dataflow>
<dataflow id="8393" from="tmp_s" to="zext_ln26_86" fromId="433" toId="2247">
</dataflow>
<dataflow id="8394" from="llike_load_44" to="lshr_ln26_86" fromId="2246" toId="2248">
</dataflow>
<dataflow id="8395" from="zext_ln26_86" to="lshr_ln26_86" fromId="2247" toId="2248">
</dataflow>
<dataflow id="8396" from="lshr_ln26_86" to="trunc_ln26_86" fromId="2248" toId="2249">
</dataflow>
<dataflow id="8397" from="trunc_ln26_86" to="bitcast_ln26_86" fromId="2249" toId="2250">
</dataflow>
<dataflow id="8398" from="llike_1_addr_44" to="llike_1_load_44" fromId="2168" toId="2251">
</dataflow>
<dataflow id="8399" from="tmp_s" to="zext_ln26_87" fromId="433" toId="2252">
</dataflow>
<dataflow id="8400" from="llike_1_load_44" to="lshr_ln26_87" fromId="2251" toId="2253">
</dataflow>
<dataflow id="8401" from="zext_ln26_87" to="lshr_ln26_87" fromId="2252" toId="2253">
</dataflow>
<dataflow id="8402" from="lshr_ln26_87" to="trunc_ln26_87" fromId="2253" toId="2254">
</dataflow>
<dataflow id="8403" from="trunc_ln26_87" to="bitcast_ln26_87" fromId="2254" toId="2255">
</dataflow>
<dataflow id="8404" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_199" fromId="4764" toId="2256">
</dataflow>
<dataflow id="8405" from="bitcast_ln26_86" to="tmp_199" fromId="2250" toId="2256">
</dataflow>
<dataflow id="8406" from="bitcast_ln26_87" to="tmp_199" fromId="2255" toId="2256">
</dataflow>
<dataflow id="8407" from="tmp" to="tmp_199" fromId="129" toId="2256">
</dataflow>
<dataflow id="8408" from="llike_addr_45" to="llike_load_45" fromId="2214" toId="2257">
</dataflow>
<dataflow id="8409" from="llike_1_addr_45" to="llike_1_load_45" fromId="2215" toId="2258">
</dataflow>
<dataflow id="8410" from="tmp_2" to="tmp_971" fromId="426" toId="2259">
</dataflow>
<dataflow id="8412" from="StgValue_8411" to="tmp_971" fromId="8411" toId="2259">
</dataflow>
<dataflow id="8413" from="tmp_971" to="tmp_971_cast" fromId="2259" toId="2260">
</dataflow>
<dataflow id="8414" from="llike" to="llike_addr_46" fromId="4026" toId="2261">
</dataflow>
<dataflow id="8415" from="StgValue_4201" to="llike_addr_46" fromId="4201" toId="2261">
</dataflow>
<dataflow id="8416" from="tmp_971_cast" to="llike_addr_46" fromId="2260" toId="2261">
</dataflow>
<dataflow id="8417" from="llike_1" to="llike_1_addr_46" fromId="4027" toId="2262">
</dataflow>
<dataflow id="8418" from="StgValue_4201" to="llike_1_addr_46" fromId="4201" toId="2262">
</dataflow>
<dataflow id="8419" from="tmp_971_cast" to="llike_1_addr_46" fromId="2260" toId="2262">
</dataflow>
<dataflow id="8420" from="p_32" to="bitcast_ln29_64" fromId="2186" toId="2263">
</dataflow>
<dataflow id="8421" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_156" fromId="5408" toId="2264">
</dataflow>
<dataflow id="8422" from="bitcast_ln29_64" to="tmp_156" fromId="2263" toId="2264">
</dataflow>
<dataflow id="8423" from="StgValue_5411" to="tmp_156" fromId="5411" toId="2264">
</dataflow>
<dataflow id="8424" from="StgValue_5413" to="tmp_156" fromId="5413" toId="2264">
</dataflow>
<dataflow id="8425" from="bitcast_ln29_64" to="trunc_ln29_64" fromId="2263" toId="2265">
</dataflow>
<dataflow id="8426" from="min_p_64" to="bitcast_ln29_65" fromId="2231" toId="2266">
</dataflow>
<dataflow id="8427" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_157" fromId="5408" toId="2267">
</dataflow>
<dataflow id="8428" from="bitcast_ln29_65" to="tmp_157" fromId="2266" toId="2267">
</dataflow>
<dataflow id="8429" from="StgValue_5411" to="tmp_157" fromId="5411" toId="2267">
</dataflow>
<dataflow id="8430" from="StgValue_5413" to="tmp_157" fromId="5413" toId="2267">
</dataflow>
<dataflow id="8431" from="bitcast_ln29_65" to="trunc_ln29_65" fromId="2266" toId="2268">
</dataflow>
<dataflow id="8432" from="tmp_156" to="icmp_ln29_128" fromId="2264" toId="2269">
</dataflow>
<dataflow id="8433" from="StgValue_5423" to="icmp_ln29_128" fromId="5423" toId="2269">
</dataflow>
<dataflow id="8434" from="trunc_ln29_64" to="icmp_ln29_129" fromId="2265" toId="2270">
</dataflow>
<dataflow id="8435" from="StgValue_5426" to="icmp_ln29_129" fromId="5426" toId="2270">
</dataflow>
<dataflow id="8436" from="icmp_ln29_129" to="or_ln29_64" fromId="2270" toId="2271">
</dataflow>
<dataflow id="8437" from="icmp_ln29_128" to="or_ln29_64" fromId="2269" toId="2271">
</dataflow>
<dataflow id="8438" from="tmp_157" to="icmp_ln29_130" fromId="2267" toId="2272">
</dataflow>
<dataflow id="8439" from="StgValue_5423" to="icmp_ln29_130" fromId="5423" toId="2272">
</dataflow>
<dataflow id="8440" from="trunc_ln29_65" to="icmp_ln29_131" fromId="2268" toId="2273">
</dataflow>
<dataflow id="8441" from="StgValue_5426" to="icmp_ln29_131" fromId="5426" toId="2273">
</dataflow>
<dataflow id="8442" from="icmp_ln29_131" to="or_ln29_65" fromId="2273" toId="2274">
</dataflow>
<dataflow id="8443" from="icmp_ln29_130" to="or_ln29_65" fromId="2272" toId="2274">
</dataflow>
<dataflow id="8444" from="or_ln29_64" to="and_ln29_64" fromId="2271" toId="2275">
</dataflow>
<dataflow id="8445" from="or_ln29_65" to="and_ln29_64" fromId="2274" toId="2275">
</dataflow>
<dataflow id="8446" from="p_32" to="tmp_158" fromId="2186" toId="2276">
</dataflow>
<dataflow id="8447" from="min_p_64" to="tmp_158" fromId="2231" toId="2276">
</dataflow>
<dataflow id="8448" from="and_ln29_64" to="and_ln29_65" fromId="2275" toId="2277">
</dataflow>
<dataflow id="8449" from="tmp_158" to="and_ln29_65" fromId="2276" toId="2277">
</dataflow>
<dataflow id="8450" from="and_ln29_65" to="min_p_66" fromId="2277" toId="2278">
</dataflow>
<dataflow id="8451" from="p_32" to="min_p_66" fromId="2186" toId="2278">
</dataflow>
<dataflow id="8452" from="min_p_64" to="min_p_66" fromId="2231" toId="2278">
</dataflow>
<dataflow id="8453" from="p_33" to="tmp_162" fromId="2233" toId="2279">
</dataflow>
<dataflow id="8454" from="min_p_66" to="tmp_162" fromId="2278" toId="2279">
</dataflow>
<dataflow id="8455" from="add52_33" to="p_34" fromId="2051" toId="2280">
</dataflow>
<dataflow id="8456" from="tmp_10" to="p_34" fromId="413" toId="2280">
</dataflow>
<dataflow id="8457" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2281">
</dataflow>
<dataflow id="8458" from="p_34" to="specfucore_ln8" fromId="2280" toId="2281">
</dataflow>
<dataflow id="8459" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2281">
</dataflow>
<dataflow id="8460" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2281">
</dataflow>
<dataflow id="8461" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2281">
</dataflow>
<dataflow id="8462" from="add52_34" to="p_35" fromId="2098" toId="2282">
</dataflow>
<dataflow id="8463" from="tmp_10" to="p_35" fromId="413" toId="2282">
</dataflow>
<dataflow id="8464" from="add52_35" to="p_36" fromId="2145" toId="2283">
</dataflow>
<dataflow id="8465" from="tmp_10" to="p_36" fromId="413" toId="2283">
</dataflow>
<dataflow id="8466" from="add52_36" to="p_37" fromId="2192" toId="2284">
</dataflow>
<dataflow id="8467" from="tmp_10" to="p_37" fromId="413" toId="2284">
</dataflow>
<dataflow id="8468" from="add52_37" to="p_38" fromId="2239" toId="2285">
</dataflow>
<dataflow id="8469" from="tmp_10" to="p_38" fromId="413" toId="2285">
</dataflow>
<dataflow id="8470" from="tmp_183" to="add52_38" fromId="2068" toId="2286">
</dataflow>
<dataflow id="8471" from="bitcast_ln27_39" to="add52_38" fromId="2103" toId="2286">
</dataflow>
<dataflow id="8472" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2287">
</dataflow>
<dataflow id="8473" from="add52_38" to="specfucore_ln28" fromId="2286" toId="2287">
</dataflow>
<dataflow id="8474" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2287">
</dataflow>
<dataflow id="8475" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2287">
</dataflow>
<dataflow id="8476" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2287">
</dataflow>
<dataflow id="8477" from="tmp_187" to="add52_39" fromId="2115" toId="2288">
</dataflow>
<dataflow id="8478" from="bitcast_ln27_40" to="add52_39" fromId="2150" toId="2288">
</dataflow>
<dataflow id="8479" from="tmp_191" to="add52_40" fromId="2162" toId="2289">
</dataflow>
<dataflow id="8480" from="bitcast_ln27_41" to="add52_40" fromId="2197" toId="2289">
</dataflow>
<dataflow id="8481" from="tmp_195" to="add52_41" fromId="2209" toId="2290">
</dataflow>
<dataflow id="8482" from="bitcast_ln27_42" to="add52_41" fromId="2244" toId="2290">
</dataflow>
<dataflow id="8483" from="trunc_ln27_27" to="bitcast_ln27_43" fromId="324" toId="2291">
</dataflow>
<dataflow id="8484" from="tmp_199" to="add52_42" fromId="2256" toId="2292">
</dataflow>
<dataflow id="8485" from="bitcast_ln27_43" to="add52_42" fromId="2291" toId="2292">
</dataflow>
<dataflow id="8486" from="llike_addr_45" to="llike_load_45" fromId="2214" toId="2293">
</dataflow>
<dataflow id="8487" from="tmp_s" to="zext_ln26_88" fromId="433" toId="2294">
</dataflow>
<dataflow id="8488" from="llike_load_45" to="lshr_ln26_88" fromId="2293" toId="2295">
</dataflow>
<dataflow id="8489" from="zext_ln26_88" to="lshr_ln26_88" fromId="2294" toId="2295">
</dataflow>
<dataflow id="8490" from="lshr_ln26_88" to="trunc_ln26_88" fromId="2295" toId="2296">
</dataflow>
<dataflow id="8491" from="trunc_ln26_88" to="bitcast_ln26_88" fromId="2296" toId="2297">
</dataflow>
<dataflow id="8492" from="llike_1_addr_45" to="llike_1_load_45" fromId="2215" toId="2298">
</dataflow>
<dataflow id="8493" from="tmp_s" to="zext_ln26_89" fromId="433" toId="2299">
</dataflow>
<dataflow id="8494" from="llike_1_load_45" to="lshr_ln26_89" fromId="2298" toId="2300">
</dataflow>
<dataflow id="8495" from="zext_ln26_89" to="lshr_ln26_89" fromId="2299" toId="2300">
</dataflow>
<dataflow id="8496" from="lshr_ln26_89" to="trunc_ln26_89" fromId="2300" toId="2301">
</dataflow>
<dataflow id="8497" from="trunc_ln26_89" to="bitcast_ln26_89" fromId="2301" toId="2302">
</dataflow>
<dataflow id="8498" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_203" fromId="4764" toId="2303">
</dataflow>
<dataflow id="8499" from="bitcast_ln26_88" to="tmp_203" fromId="2297" toId="2303">
</dataflow>
<dataflow id="8500" from="bitcast_ln26_89" to="tmp_203" fromId="2302" toId="2303">
</dataflow>
<dataflow id="8501" from="tmp" to="tmp_203" fromId="129" toId="2303">
</dataflow>
<dataflow id="8502" from="llike_addr_46" to="llike_load_46" fromId="2261" toId="2304">
</dataflow>
<dataflow id="8503" from="llike_1_addr_46" to="llike_1_load_46" fromId="2262" toId="2305">
</dataflow>
<dataflow id="8504" from="tmp_2" to="tmp_972" fromId="426" toId="2306">
</dataflow>
<dataflow id="8506" from="StgValue_8505" to="tmp_972" fromId="8505" toId="2306">
</dataflow>
<dataflow id="8507" from="tmp_972" to="tmp_972_cast" fromId="2306" toId="2307">
</dataflow>
<dataflow id="8508" from="llike" to="llike_addr_47" fromId="4026" toId="2308">
</dataflow>
<dataflow id="8509" from="StgValue_4201" to="llike_addr_47" fromId="4201" toId="2308">
</dataflow>
<dataflow id="8510" from="tmp_972_cast" to="llike_addr_47" fromId="2307" toId="2308">
</dataflow>
<dataflow id="8511" from="llike_1" to="llike_1_addr_47" fromId="4027" toId="2309">
</dataflow>
<dataflow id="8512" from="StgValue_4201" to="llike_1_addr_47" fromId="4201" toId="2309">
</dataflow>
<dataflow id="8513" from="tmp_972_cast" to="llike_1_addr_47" fromId="2307" toId="2309">
</dataflow>
<dataflow id="8514" from="p_33" to="bitcast_ln29_66" fromId="2233" toId="2310">
</dataflow>
<dataflow id="8515" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_160" fromId="5408" toId="2311">
</dataflow>
<dataflow id="8516" from="bitcast_ln29_66" to="tmp_160" fromId="2310" toId="2311">
</dataflow>
<dataflow id="8517" from="StgValue_5411" to="tmp_160" fromId="5411" toId="2311">
</dataflow>
<dataflow id="8518" from="StgValue_5413" to="tmp_160" fromId="5413" toId="2311">
</dataflow>
<dataflow id="8519" from="bitcast_ln29_66" to="trunc_ln29_66" fromId="2310" toId="2312">
</dataflow>
<dataflow id="8520" from="min_p_66" to="bitcast_ln29_67" fromId="2278" toId="2313">
</dataflow>
<dataflow id="8521" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_161" fromId="5408" toId="2314">
</dataflow>
<dataflow id="8522" from="bitcast_ln29_67" to="tmp_161" fromId="2313" toId="2314">
</dataflow>
<dataflow id="8523" from="StgValue_5411" to="tmp_161" fromId="5411" toId="2314">
</dataflow>
<dataflow id="8524" from="StgValue_5413" to="tmp_161" fromId="5413" toId="2314">
</dataflow>
<dataflow id="8525" from="bitcast_ln29_67" to="trunc_ln29_67" fromId="2313" toId="2315">
</dataflow>
<dataflow id="8526" from="tmp_160" to="icmp_ln29_132" fromId="2311" toId="2316">
</dataflow>
<dataflow id="8527" from="StgValue_5423" to="icmp_ln29_132" fromId="5423" toId="2316">
</dataflow>
<dataflow id="8528" from="trunc_ln29_66" to="icmp_ln29_133" fromId="2312" toId="2317">
</dataflow>
<dataflow id="8529" from="StgValue_5426" to="icmp_ln29_133" fromId="5426" toId="2317">
</dataflow>
<dataflow id="8530" from="icmp_ln29_133" to="or_ln29_66" fromId="2317" toId="2318">
</dataflow>
<dataflow id="8531" from="icmp_ln29_132" to="or_ln29_66" fromId="2316" toId="2318">
</dataflow>
<dataflow id="8532" from="tmp_161" to="icmp_ln29_134" fromId="2314" toId="2319">
</dataflow>
<dataflow id="8533" from="StgValue_5423" to="icmp_ln29_134" fromId="5423" toId="2319">
</dataflow>
<dataflow id="8534" from="trunc_ln29_67" to="icmp_ln29_135" fromId="2315" toId="2320">
</dataflow>
<dataflow id="8535" from="StgValue_5426" to="icmp_ln29_135" fromId="5426" toId="2320">
</dataflow>
<dataflow id="8536" from="icmp_ln29_135" to="or_ln29_67" fromId="2320" toId="2321">
</dataflow>
<dataflow id="8537" from="icmp_ln29_134" to="or_ln29_67" fromId="2319" toId="2321">
</dataflow>
<dataflow id="8538" from="or_ln29_66" to="and_ln29_66" fromId="2318" toId="2322">
</dataflow>
<dataflow id="8539" from="or_ln29_67" to="and_ln29_66" fromId="2321" toId="2322">
</dataflow>
<dataflow id="8540" from="p_33" to="tmp_162" fromId="2233" toId="2323">
</dataflow>
<dataflow id="8541" from="min_p_66" to="tmp_162" fromId="2278" toId="2323">
</dataflow>
<dataflow id="8542" from="and_ln29_66" to="and_ln29_67" fromId="2322" toId="2324">
</dataflow>
<dataflow id="8543" from="tmp_162" to="and_ln29_67" fromId="2323" toId="2324">
</dataflow>
<dataflow id="8544" from="and_ln29_67" to="min_p_68" fromId="2324" toId="2325">
</dataflow>
<dataflow id="8545" from="p_33" to="min_p_68" fromId="2233" toId="2325">
</dataflow>
<dataflow id="8546" from="min_p_66" to="min_p_68" fromId="2278" toId="2325">
</dataflow>
<dataflow id="8547" from="p_34" to="tmp_166" fromId="2280" toId="2326">
</dataflow>
<dataflow id="8548" from="min_p_68" to="tmp_166" fromId="2325" toId="2326">
</dataflow>
<dataflow id="8549" from="add52_34" to="p_35" fromId="2098" toId="2327">
</dataflow>
<dataflow id="8550" from="tmp_10" to="p_35" fromId="413" toId="2327">
</dataflow>
<dataflow id="8551" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2328">
</dataflow>
<dataflow id="8552" from="p_35" to="specfucore_ln8" fromId="2327" toId="2328">
</dataflow>
<dataflow id="8553" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2328">
</dataflow>
<dataflow id="8554" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2328">
</dataflow>
<dataflow id="8555" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2328">
</dataflow>
<dataflow id="8556" from="add52_35" to="p_36" fromId="2145" toId="2329">
</dataflow>
<dataflow id="8557" from="tmp_10" to="p_36" fromId="413" toId="2329">
</dataflow>
<dataflow id="8558" from="add52_36" to="p_37" fromId="2192" toId="2330">
</dataflow>
<dataflow id="8559" from="tmp_10" to="p_37" fromId="413" toId="2330">
</dataflow>
<dataflow id="8560" from="add52_37" to="p_38" fromId="2239" toId="2331">
</dataflow>
<dataflow id="8561" from="tmp_10" to="p_38" fromId="413" toId="2331">
</dataflow>
<dataflow id="8562" from="add52_38" to="p_39" fromId="2286" toId="2332">
</dataflow>
<dataflow id="8563" from="tmp_10" to="p_39" fromId="413" toId="2332">
</dataflow>
<dataflow id="8564" from="tmp_187" to="add52_39" fromId="2115" toId="2333">
</dataflow>
<dataflow id="8565" from="bitcast_ln27_40" to="add52_39" fromId="2150" toId="2333">
</dataflow>
<dataflow id="8566" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2334">
</dataflow>
<dataflow id="8567" from="add52_39" to="specfucore_ln28" fromId="2333" toId="2334">
</dataflow>
<dataflow id="8568" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2334">
</dataflow>
<dataflow id="8569" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2334">
</dataflow>
<dataflow id="8570" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2334">
</dataflow>
<dataflow id="8571" from="tmp_191" to="add52_40" fromId="2162" toId="2335">
</dataflow>
<dataflow id="8572" from="bitcast_ln27_41" to="add52_40" fromId="2197" toId="2335">
</dataflow>
<dataflow id="8573" from="tmp_195" to="add52_41" fromId="2209" toId="2336">
</dataflow>
<dataflow id="8574" from="bitcast_ln27_42" to="add52_41" fromId="2244" toId="2336">
</dataflow>
<dataflow id="8575" from="tmp_199" to="add52_42" fromId="2256" toId="2337">
</dataflow>
<dataflow id="8576" from="bitcast_ln27_43" to="add52_42" fromId="2291" toId="2337">
</dataflow>
<dataflow id="8577" from="trunc_ln27_28" to="bitcast_ln27_44" fromId="326" toId="2338">
</dataflow>
<dataflow id="8578" from="tmp_203" to="add52_43" fromId="2303" toId="2339">
</dataflow>
<dataflow id="8579" from="bitcast_ln27_44" to="add52_43" fromId="2338" toId="2339">
</dataflow>
<dataflow id="8580" from="llike_addr_46" to="llike_load_46" fromId="2261" toId="2340">
</dataflow>
<dataflow id="8581" from="tmp_s" to="zext_ln26_90" fromId="433" toId="2341">
</dataflow>
<dataflow id="8582" from="llike_load_46" to="lshr_ln26_90" fromId="2340" toId="2342">
</dataflow>
<dataflow id="8583" from="zext_ln26_90" to="lshr_ln26_90" fromId="2341" toId="2342">
</dataflow>
<dataflow id="8584" from="lshr_ln26_90" to="trunc_ln26_90" fromId="2342" toId="2343">
</dataflow>
<dataflow id="8585" from="trunc_ln26_90" to="bitcast_ln26_90" fromId="2343" toId="2344">
</dataflow>
<dataflow id="8586" from="llike_1_addr_46" to="llike_1_load_46" fromId="2262" toId="2345">
</dataflow>
<dataflow id="8587" from="tmp_s" to="zext_ln26_91" fromId="433" toId="2346">
</dataflow>
<dataflow id="8588" from="llike_1_load_46" to="lshr_ln26_91" fromId="2345" toId="2347">
</dataflow>
<dataflow id="8589" from="zext_ln26_91" to="lshr_ln26_91" fromId="2346" toId="2347">
</dataflow>
<dataflow id="8590" from="lshr_ln26_91" to="trunc_ln26_91" fromId="2347" toId="2348">
</dataflow>
<dataflow id="8591" from="trunc_ln26_91" to="bitcast_ln26_91" fromId="2348" toId="2349">
</dataflow>
<dataflow id="8592" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_207" fromId="4764" toId="2350">
</dataflow>
<dataflow id="8593" from="bitcast_ln26_90" to="tmp_207" fromId="2344" toId="2350">
</dataflow>
<dataflow id="8594" from="bitcast_ln26_91" to="tmp_207" fromId="2349" toId="2350">
</dataflow>
<dataflow id="8595" from="tmp" to="tmp_207" fromId="129" toId="2350">
</dataflow>
<dataflow id="8596" from="llike_addr_47" to="llike_load_47" fromId="2308" toId="2351">
</dataflow>
<dataflow id="8597" from="llike_1_addr_47" to="llike_1_load_47" fromId="2309" toId="2352">
</dataflow>
<dataflow id="8598" from="tmp_2" to="tmp_973" fromId="426" toId="2353">
</dataflow>
<dataflow id="8600" from="StgValue_8599" to="tmp_973" fromId="8599" toId="2353">
</dataflow>
<dataflow id="8601" from="tmp_973" to="tmp_973_cast" fromId="2353" toId="2354">
</dataflow>
<dataflow id="8602" from="llike" to="llike_addr_48" fromId="4026" toId="2355">
</dataflow>
<dataflow id="8603" from="StgValue_4201" to="llike_addr_48" fromId="4201" toId="2355">
</dataflow>
<dataflow id="8604" from="tmp_973_cast" to="llike_addr_48" fromId="2354" toId="2355">
</dataflow>
<dataflow id="8605" from="llike_1" to="llike_1_addr_48" fromId="4027" toId="2356">
</dataflow>
<dataflow id="8606" from="StgValue_4201" to="llike_1_addr_48" fromId="4201" toId="2356">
</dataflow>
<dataflow id="8607" from="tmp_973_cast" to="llike_1_addr_48" fromId="2354" toId="2356">
</dataflow>
<dataflow id="8608" from="p_34" to="bitcast_ln29_68" fromId="2280" toId="2357">
</dataflow>
<dataflow id="8609" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_164" fromId="5408" toId="2358">
</dataflow>
<dataflow id="8610" from="bitcast_ln29_68" to="tmp_164" fromId="2357" toId="2358">
</dataflow>
<dataflow id="8611" from="StgValue_5411" to="tmp_164" fromId="5411" toId="2358">
</dataflow>
<dataflow id="8612" from="StgValue_5413" to="tmp_164" fromId="5413" toId="2358">
</dataflow>
<dataflow id="8613" from="bitcast_ln29_68" to="trunc_ln29_68" fromId="2357" toId="2359">
</dataflow>
<dataflow id="8614" from="min_p_68" to="bitcast_ln29_69" fromId="2325" toId="2360">
</dataflow>
<dataflow id="8615" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_165" fromId="5408" toId="2361">
</dataflow>
<dataflow id="8616" from="bitcast_ln29_69" to="tmp_165" fromId="2360" toId="2361">
</dataflow>
<dataflow id="8617" from="StgValue_5411" to="tmp_165" fromId="5411" toId="2361">
</dataflow>
<dataflow id="8618" from="StgValue_5413" to="tmp_165" fromId="5413" toId="2361">
</dataflow>
<dataflow id="8619" from="bitcast_ln29_69" to="trunc_ln29_69" fromId="2360" toId="2362">
</dataflow>
<dataflow id="8620" from="tmp_164" to="icmp_ln29_136" fromId="2358" toId="2363">
</dataflow>
<dataflow id="8621" from="StgValue_5423" to="icmp_ln29_136" fromId="5423" toId="2363">
</dataflow>
<dataflow id="8622" from="trunc_ln29_68" to="icmp_ln29_137" fromId="2359" toId="2364">
</dataflow>
<dataflow id="8623" from="StgValue_5426" to="icmp_ln29_137" fromId="5426" toId="2364">
</dataflow>
<dataflow id="8624" from="icmp_ln29_137" to="or_ln29_68" fromId="2364" toId="2365">
</dataflow>
<dataflow id="8625" from="icmp_ln29_136" to="or_ln29_68" fromId="2363" toId="2365">
</dataflow>
<dataflow id="8626" from="tmp_165" to="icmp_ln29_138" fromId="2361" toId="2366">
</dataflow>
<dataflow id="8627" from="StgValue_5423" to="icmp_ln29_138" fromId="5423" toId="2366">
</dataflow>
<dataflow id="8628" from="trunc_ln29_69" to="icmp_ln29_139" fromId="2362" toId="2367">
</dataflow>
<dataflow id="8629" from="StgValue_5426" to="icmp_ln29_139" fromId="5426" toId="2367">
</dataflow>
<dataflow id="8630" from="icmp_ln29_139" to="or_ln29_69" fromId="2367" toId="2368">
</dataflow>
<dataflow id="8631" from="icmp_ln29_138" to="or_ln29_69" fromId="2366" toId="2368">
</dataflow>
<dataflow id="8632" from="or_ln29_68" to="and_ln29_68" fromId="2365" toId="2369">
</dataflow>
<dataflow id="8633" from="or_ln29_69" to="and_ln29_68" fromId="2368" toId="2369">
</dataflow>
<dataflow id="8634" from="p_34" to="tmp_166" fromId="2280" toId="2370">
</dataflow>
<dataflow id="8635" from="min_p_68" to="tmp_166" fromId="2325" toId="2370">
</dataflow>
<dataflow id="8636" from="and_ln29_68" to="and_ln29_69" fromId="2369" toId="2371">
</dataflow>
<dataflow id="8637" from="tmp_166" to="and_ln29_69" fromId="2370" toId="2371">
</dataflow>
<dataflow id="8638" from="and_ln29_69" to="min_p_70" fromId="2371" toId="2372">
</dataflow>
<dataflow id="8639" from="p_34" to="min_p_70" fromId="2280" toId="2372">
</dataflow>
<dataflow id="8640" from="min_p_68" to="min_p_70" fromId="2325" toId="2372">
</dataflow>
<dataflow id="8641" from="p_35" to="tmp_170" fromId="2327" toId="2373">
</dataflow>
<dataflow id="8642" from="min_p_70" to="tmp_170" fromId="2372" toId="2373">
</dataflow>
<dataflow id="8643" from="add52_35" to="p_36" fromId="2145" toId="2374">
</dataflow>
<dataflow id="8644" from="tmp_10" to="p_36" fromId="413" toId="2374">
</dataflow>
<dataflow id="8645" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2375">
</dataflow>
<dataflow id="8646" from="p_36" to="specfucore_ln8" fromId="2374" toId="2375">
</dataflow>
<dataflow id="8647" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2375">
</dataflow>
<dataflow id="8648" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2375">
</dataflow>
<dataflow id="8649" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2375">
</dataflow>
<dataflow id="8650" from="add52_36" to="p_37" fromId="2192" toId="2376">
</dataflow>
<dataflow id="8651" from="tmp_10" to="p_37" fromId="413" toId="2376">
</dataflow>
<dataflow id="8652" from="add52_37" to="p_38" fromId="2239" toId="2377">
</dataflow>
<dataflow id="8653" from="tmp_10" to="p_38" fromId="413" toId="2377">
</dataflow>
<dataflow id="8654" from="add52_38" to="p_39" fromId="2286" toId="2378">
</dataflow>
<dataflow id="8655" from="tmp_10" to="p_39" fromId="413" toId="2378">
</dataflow>
<dataflow id="8656" from="add52_39" to="p_40" fromId="2333" toId="2379">
</dataflow>
<dataflow id="8657" from="tmp_10" to="p_40" fromId="413" toId="2379">
</dataflow>
<dataflow id="8658" from="tmp_191" to="add52_40" fromId="2162" toId="2380">
</dataflow>
<dataflow id="8659" from="bitcast_ln27_41" to="add52_40" fromId="2197" toId="2380">
</dataflow>
<dataflow id="8660" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2381">
</dataflow>
<dataflow id="8661" from="add52_40" to="specfucore_ln28" fromId="2380" toId="2381">
</dataflow>
<dataflow id="8662" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2381">
</dataflow>
<dataflow id="8663" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2381">
</dataflow>
<dataflow id="8664" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2381">
</dataflow>
<dataflow id="8665" from="tmp_195" to="add52_41" fromId="2209" toId="2382">
</dataflow>
<dataflow id="8666" from="bitcast_ln27_42" to="add52_41" fromId="2244" toId="2382">
</dataflow>
<dataflow id="8667" from="tmp_199" to="add52_42" fromId="2256" toId="2383">
</dataflow>
<dataflow id="8668" from="bitcast_ln27_43" to="add52_42" fromId="2291" toId="2383">
</dataflow>
<dataflow id="8669" from="tmp_203" to="add52_43" fromId="2303" toId="2384">
</dataflow>
<dataflow id="8670" from="bitcast_ln27_44" to="add52_43" fromId="2338" toId="2384">
</dataflow>
<dataflow id="8671" from="trunc_ln27_29" to="bitcast_ln27_45" fromId="342" toId="2385">
</dataflow>
<dataflow id="8672" from="tmp_207" to="add52_44" fromId="2350" toId="2386">
</dataflow>
<dataflow id="8673" from="bitcast_ln27_45" to="add52_44" fromId="2385" toId="2386">
</dataflow>
<dataflow id="8674" from="llike_addr_47" to="llike_load_47" fromId="2308" toId="2387">
</dataflow>
<dataflow id="8675" from="tmp_s" to="zext_ln26_92" fromId="433" toId="2388">
</dataflow>
<dataflow id="8676" from="llike_load_47" to="lshr_ln26_92" fromId="2387" toId="2389">
</dataflow>
<dataflow id="8677" from="zext_ln26_92" to="lshr_ln26_92" fromId="2388" toId="2389">
</dataflow>
<dataflow id="8678" from="lshr_ln26_92" to="trunc_ln26_92" fromId="2389" toId="2390">
</dataflow>
<dataflow id="8679" from="trunc_ln26_92" to="bitcast_ln26_92" fromId="2390" toId="2391">
</dataflow>
<dataflow id="8680" from="llike_1_addr_47" to="llike_1_load_47" fromId="2309" toId="2392">
</dataflow>
<dataflow id="8681" from="tmp_s" to="zext_ln26_93" fromId="433" toId="2393">
</dataflow>
<dataflow id="8682" from="llike_1_load_47" to="lshr_ln26_93" fromId="2392" toId="2394">
</dataflow>
<dataflow id="8683" from="zext_ln26_93" to="lshr_ln26_93" fromId="2393" toId="2394">
</dataflow>
<dataflow id="8684" from="lshr_ln26_93" to="trunc_ln26_93" fromId="2394" toId="2395">
</dataflow>
<dataflow id="8685" from="trunc_ln26_93" to="bitcast_ln26_93" fromId="2395" toId="2396">
</dataflow>
<dataflow id="8686" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_211" fromId="4764" toId="2397">
</dataflow>
<dataflow id="8687" from="bitcast_ln26_92" to="tmp_211" fromId="2391" toId="2397">
</dataflow>
<dataflow id="8688" from="bitcast_ln26_93" to="tmp_211" fromId="2396" toId="2397">
</dataflow>
<dataflow id="8689" from="tmp" to="tmp_211" fromId="129" toId="2397">
</dataflow>
<dataflow id="8690" from="llike_addr_48" to="llike_load_48" fromId="2355" toId="2398">
</dataflow>
<dataflow id="8691" from="llike_1_addr_48" to="llike_1_load_48" fromId="2356" toId="2399">
</dataflow>
<dataflow id="8692" from="tmp_2" to="tmp_974" fromId="426" toId="2400">
</dataflow>
<dataflow id="8694" from="StgValue_8693" to="tmp_974" fromId="8693" toId="2400">
</dataflow>
<dataflow id="8695" from="tmp_974" to="tmp_974_cast" fromId="2400" toId="2401">
</dataflow>
<dataflow id="8696" from="llike" to="llike_addr_49" fromId="4026" toId="2402">
</dataflow>
<dataflow id="8697" from="StgValue_4201" to="llike_addr_49" fromId="4201" toId="2402">
</dataflow>
<dataflow id="8698" from="tmp_974_cast" to="llike_addr_49" fromId="2401" toId="2402">
</dataflow>
<dataflow id="8699" from="llike_1" to="llike_1_addr_49" fromId="4027" toId="2403">
</dataflow>
<dataflow id="8700" from="StgValue_4201" to="llike_1_addr_49" fromId="4201" toId="2403">
</dataflow>
<dataflow id="8701" from="tmp_974_cast" to="llike_1_addr_49" fromId="2401" toId="2403">
</dataflow>
<dataflow id="8702" from="p_35" to="bitcast_ln29_70" fromId="2327" toId="2404">
</dataflow>
<dataflow id="8703" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_168" fromId="5408" toId="2405">
</dataflow>
<dataflow id="8704" from="bitcast_ln29_70" to="tmp_168" fromId="2404" toId="2405">
</dataflow>
<dataflow id="8705" from="StgValue_5411" to="tmp_168" fromId="5411" toId="2405">
</dataflow>
<dataflow id="8706" from="StgValue_5413" to="tmp_168" fromId="5413" toId="2405">
</dataflow>
<dataflow id="8707" from="bitcast_ln29_70" to="trunc_ln29_70" fromId="2404" toId="2406">
</dataflow>
<dataflow id="8708" from="min_p_70" to="bitcast_ln29_71" fromId="2372" toId="2407">
</dataflow>
<dataflow id="8709" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_169" fromId="5408" toId="2408">
</dataflow>
<dataflow id="8710" from="bitcast_ln29_71" to="tmp_169" fromId="2407" toId="2408">
</dataflow>
<dataflow id="8711" from="StgValue_5411" to="tmp_169" fromId="5411" toId="2408">
</dataflow>
<dataflow id="8712" from="StgValue_5413" to="tmp_169" fromId="5413" toId="2408">
</dataflow>
<dataflow id="8713" from="bitcast_ln29_71" to="trunc_ln29_71" fromId="2407" toId="2409">
</dataflow>
<dataflow id="8714" from="tmp_168" to="icmp_ln29_140" fromId="2405" toId="2410">
</dataflow>
<dataflow id="8715" from="StgValue_5423" to="icmp_ln29_140" fromId="5423" toId="2410">
</dataflow>
<dataflow id="8716" from="trunc_ln29_70" to="icmp_ln29_141" fromId="2406" toId="2411">
</dataflow>
<dataflow id="8717" from="StgValue_5426" to="icmp_ln29_141" fromId="5426" toId="2411">
</dataflow>
<dataflow id="8718" from="icmp_ln29_141" to="or_ln29_70" fromId="2411" toId="2412">
</dataflow>
<dataflow id="8719" from="icmp_ln29_140" to="or_ln29_70" fromId="2410" toId="2412">
</dataflow>
<dataflow id="8720" from="tmp_169" to="icmp_ln29_142" fromId="2408" toId="2413">
</dataflow>
<dataflow id="8721" from="StgValue_5423" to="icmp_ln29_142" fromId="5423" toId="2413">
</dataflow>
<dataflow id="8722" from="trunc_ln29_71" to="icmp_ln29_143" fromId="2409" toId="2414">
</dataflow>
<dataflow id="8723" from="StgValue_5426" to="icmp_ln29_143" fromId="5426" toId="2414">
</dataflow>
<dataflow id="8724" from="icmp_ln29_143" to="or_ln29_71" fromId="2414" toId="2415">
</dataflow>
<dataflow id="8725" from="icmp_ln29_142" to="or_ln29_71" fromId="2413" toId="2415">
</dataflow>
<dataflow id="8726" from="or_ln29_70" to="and_ln29_70" fromId="2412" toId="2416">
</dataflow>
<dataflow id="8727" from="or_ln29_71" to="and_ln29_70" fromId="2415" toId="2416">
</dataflow>
<dataflow id="8728" from="p_35" to="tmp_170" fromId="2327" toId="2417">
</dataflow>
<dataflow id="8729" from="min_p_70" to="tmp_170" fromId="2372" toId="2417">
</dataflow>
<dataflow id="8730" from="and_ln29_70" to="and_ln29_71" fromId="2416" toId="2418">
</dataflow>
<dataflow id="8731" from="tmp_170" to="and_ln29_71" fromId="2417" toId="2418">
</dataflow>
<dataflow id="8732" from="and_ln29_71" to="min_p_72" fromId="2418" toId="2419">
</dataflow>
<dataflow id="8733" from="p_35" to="min_p_72" fromId="2327" toId="2419">
</dataflow>
<dataflow id="8734" from="min_p_70" to="min_p_72" fromId="2372" toId="2419">
</dataflow>
<dataflow id="8735" from="p_36" to="tmp_174" fromId="2374" toId="2420">
</dataflow>
<dataflow id="8736" from="min_p_72" to="tmp_174" fromId="2419" toId="2420">
</dataflow>
<dataflow id="8737" from="add52_36" to="p_37" fromId="2192" toId="2421">
</dataflow>
<dataflow id="8738" from="tmp_10" to="p_37" fromId="413" toId="2421">
</dataflow>
<dataflow id="8739" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2422">
</dataflow>
<dataflow id="8740" from="p_37" to="specfucore_ln8" fromId="2421" toId="2422">
</dataflow>
<dataflow id="8741" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2422">
</dataflow>
<dataflow id="8742" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2422">
</dataflow>
<dataflow id="8743" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2422">
</dataflow>
<dataflow id="8744" from="add52_37" to="p_38" fromId="2239" toId="2423">
</dataflow>
<dataflow id="8745" from="tmp_10" to="p_38" fromId="413" toId="2423">
</dataflow>
<dataflow id="8746" from="add52_38" to="p_39" fromId="2286" toId="2424">
</dataflow>
<dataflow id="8747" from="tmp_10" to="p_39" fromId="413" toId="2424">
</dataflow>
<dataflow id="8748" from="add52_39" to="p_40" fromId="2333" toId="2425">
</dataflow>
<dataflow id="8749" from="tmp_10" to="p_40" fromId="413" toId="2425">
</dataflow>
<dataflow id="8750" from="add52_40" to="p_41" fromId="2380" toId="2426">
</dataflow>
<dataflow id="8751" from="tmp_10" to="p_41" fromId="413" toId="2426">
</dataflow>
<dataflow id="8752" from="tmp_195" to="add52_41" fromId="2209" toId="2427">
</dataflow>
<dataflow id="8753" from="bitcast_ln27_42" to="add52_41" fromId="2244" toId="2427">
</dataflow>
<dataflow id="8754" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2428">
</dataflow>
<dataflow id="8755" from="add52_41" to="specfucore_ln28" fromId="2427" toId="2428">
</dataflow>
<dataflow id="8756" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2428">
</dataflow>
<dataflow id="8757" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2428">
</dataflow>
<dataflow id="8758" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2428">
</dataflow>
<dataflow id="8759" from="tmp_199" to="add52_42" fromId="2256" toId="2429">
</dataflow>
<dataflow id="8760" from="bitcast_ln27_43" to="add52_42" fromId="2291" toId="2429">
</dataflow>
<dataflow id="8761" from="tmp_203" to="add52_43" fromId="2303" toId="2430">
</dataflow>
<dataflow id="8762" from="bitcast_ln27_44" to="add52_43" fromId="2338" toId="2430">
</dataflow>
<dataflow id="8763" from="tmp_207" to="add52_44" fromId="2350" toId="2431">
</dataflow>
<dataflow id="8764" from="bitcast_ln27_45" to="add52_44" fromId="2385" toId="2431">
</dataflow>
<dataflow id="8765" from="trunc_ln27_30" to="bitcast_ln27_46" fromId="344" toId="2432">
</dataflow>
<dataflow id="8766" from="tmp_211" to="add52_45" fromId="2397" toId="2433">
</dataflow>
<dataflow id="8767" from="bitcast_ln27_46" to="add52_45" fromId="2432" toId="2433">
</dataflow>
<dataflow id="8768" from="llike_addr_48" to="llike_load_48" fromId="2355" toId="2434">
</dataflow>
<dataflow id="8769" from="tmp_s" to="zext_ln26_94" fromId="433" toId="2435">
</dataflow>
<dataflow id="8770" from="llike_load_48" to="lshr_ln26_94" fromId="2434" toId="2436">
</dataflow>
<dataflow id="8771" from="zext_ln26_94" to="lshr_ln26_94" fromId="2435" toId="2436">
</dataflow>
<dataflow id="8772" from="lshr_ln26_94" to="trunc_ln26_94" fromId="2436" toId="2437">
</dataflow>
<dataflow id="8773" from="trunc_ln26_94" to="bitcast_ln26_94" fromId="2437" toId="2438">
</dataflow>
<dataflow id="8774" from="llike_1_addr_48" to="llike_1_load_48" fromId="2356" toId="2439">
</dataflow>
<dataflow id="8775" from="tmp_s" to="zext_ln26_95" fromId="433" toId="2440">
</dataflow>
<dataflow id="8776" from="llike_1_load_48" to="lshr_ln26_95" fromId="2439" toId="2441">
</dataflow>
<dataflow id="8777" from="zext_ln26_95" to="lshr_ln26_95" fromId="2440" toId="2441">
</dataflow>
<dataflow id="8778" from="lshr_ln26_95" to="trunc_ln26_95" fromId="2441" toId="2442">
</dataflow>
<dataflow id="8779" from="trunc_ln26_95" to="bitcast_ln26_95" fromId="2442" toId="2443">
</dataflow>
<dataflow id="8780" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_215" fromId="4764" toId="2444">
</dataflow>
<dataflow id="8781" from="bitcast_ln26_94" to="tmp_215" fromId="2438" toId="2444">
</dataflow>
<dataflow id="8782" from="bitcast_ln26_95" to="tmp_215" fromId="2443" toId="2444">
</dataflow>
<dataflow id="8783" from="tmp" to="tmp_215" fromId="129" toId="2444">
</dataflow>
<dataflow id="8784" from="llike_addr_49" to="llike_load_49" fromId="2402" toId="2445">
</dataflow>
<dataflow id="8785" from="llike_1_addr_49" to="llike_1_load_49" fromId="2403" toId="2446">
</dataflow>
<dataflow id="8786" from="tmp_2" to="tmp_975" fromId="426" toId="2447">
</dataflow>
<dataflow id="8788" from="StgValue_8787" to="tmp_975" fromId="8787" toId="2447">
</dataflow>
<dataflow id="8789" from="tmp_975" to="tmp_975_cast" fromId="2447" toId="2448">
</dataflow>
<dataflow id="8790" from="llike" to="llike_addr_50" fromId="4026" toId="2449">
</dataflow>
<dataflow id="8791" from="StgValue_4201" to="llike_addr_50" fromId="4201" toId="2449">
</dataflow>
<dataflow id="8792" from="tmp_975_cast" to="llike_addr_50" fromId="2448" toId="2449">
</dataflow>
<dataflow id="8793" from="llike_1" to="llike_1_addr_50" fromId="4027" toId="2450">
</dataflow>
<dataflow id="8794" from="StgValue_4201" to="llike_1_addr_50" fromId="4201" toId="2450">
</dataflow>
<dataflow id="8795" from="tmp_975_cast" to="llike_1_addr_50" fromId="2448" toId="2450">
</dataflow>
<dataflow id="8796" from="p_36" to="bitcast_ln29_72" fromId="2374" toId="2451">
</dataflow>
<dataflow id="8797" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_172" fromId="5408" toId="2452">
</dataflow>
<dataflow id="8798" from="bitcast_ln29_72" to="tmp_172" fromId="2451" toId="2452">
</dataflow>
<dataflow id="8799" from="StgValue_5411" to="tmp_172" fromId="5411" toId="2452">
</dataflow>
<dataflow id="8800" from="StgValue_5413" to="tmp_172" fromId="5413" toId="2452">
</dataflow>
<dataflow id="8801" from="bitcast_ln29_72" to="trunc_ln29_72" fromId="2451" toId="2453">
</dataflow>
<dataflow id="8802" from="min_p_72" to="bitcast_ln29_73" fromId="2419" toId="2454">
</dataflow>
<dataflow id="8803" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_173" fromId="5408" toId="2455">
</dataflow>
<dataflow id="8804" from="bitcast_ln29_73" to="tmp_173" fromId="2454" toId="2455">
</dataflow>
<dataflow id="8805" from="StgValue_5411" to="tmp_173" fromId="5411" toId="2455">
</dataflow>
<dataflow id="8806" from="StgValue_5413" to="tmp_173" fromId="5413" toId="2455">
</dataflow>
<dataflow id="8807" from="bitcast_ln29_73" to="trunc_ln29_73" fromId="2454" toId="2456">
</dataflow>
<dataflow id="8808" from="tmp_172" to="icmp_ln29_144" fromId="2452" toId="2457">
</dataflow>
<dataflow id="8809" from="StgValue_5423" to="icmp_ln29_144" fromId="5423" toId="2457">
</dataflow>
<dataflow id="8810" from="trunc_ln29_72" to="icmp_ln29_145" fromId="2453" toId="2458">
</dataflow>
<dataflow id="8811" from="StgValue_5426" to="icmp_ln29_145" fromId="5426" toId="2458">
</dataflow>
<dataflow id="8812" from="icmp_ln29_145" to="or_ln29_72" fromId="2458" toId="2459">
</dataflow>
<dataflow id="8813" from="icmp_ln29_144" to="or_ln29_72" fromId="2457" toId="2459">
</dataflow>
<dataflow id="8814" from="tmp_173" to="icmp_ln29_146" fromId="2455" toId="2460">
</dataflow>
<dataflow id="8815" from="StgValue_5423" to="icmp_ln29_146" fromId="5423" toId="2460">
</dataflow>
<dataflow id="8816" from="trunc_ln29_73" to="icmp_ln29_147" fromId="2456" toId="2461">
</dataflow>
<dataflow id="8817" from="StgValue_5426" to="icmp_ln29_147" fromId="5426" toId="2461">
</dataflow>
<dataflow id="8818" from="icmp_ln29_147" to="or_ln29_73" fromId="2461" toId="2462">
</dataflow>
<dataflow id="8819" from="icmp_ln29_146" to="or_ln29_73" fromId="2460" toId="2462">
</dataflow>
<dataflow id="8820" from="or_ln29_72" to="and_ln29_72" fromId="2459" toId="2463">
</dataflow>
<dataflow id="8821" from="or_ln29_73" to="and_ln29_72" fromId="2462" toId="2463">
</dataflow>
<dataflow id="8822" from="p_36" to="tmp_174" fromId="2374" toId="2464">
</dataflow>
<dataflow id="8823" from="min_p_72" to="tmp_174" fromId="2419" toId="2464">
</dataflow>
<dataflow id="8824" from="and_ln29_72" to="and_ln29_73" fromId="2463" toId="2465">
</dataflow>
<dataflow id="8825" from="tmp_174" to="and_ln29_73" fromId="2464" toId="2465">
</dataflow>
<dataflow id="8826" from="and_ln29_73" to="min_p_74" fromId="2465" toId="2466">
</dataflow>
<dataflow id="8827" from="p_36" to="min_p_74" fromId="2374" toId="2466">
</dataflow>
<dataflow id="8828" from="min_p_72" to="min_p_74" fromId="2419" toId="2466">
</dataflow>
<dataflow id="8829" from="p_37" to="tmp_178" fromId="2421" toId="2467">
</dataflow>
<dataflow id="8830" from="min_p_74" to="tmp_178" fromId="2466" toId="2467">
</dataflow>
<dataflow id="8831" from="add52_37" to="p_38" fromId="2239" toId="2468">
</dataflow>
<dataflow id="8832" from="tmp_10" to="p_38" fromId="413" toId="2468">
</dataflow>
<dataflow id="8833" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2469">
</dataflow>
<dataflow id="8834" from="p_38" to="specfucore_ln8" fromId="2468" toId="2469">
</dataflow>
<dataflow id="8835" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2469">
</dataflow>
<dataflow id="8836" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2469">
</dataflow>
<dataflow id="8837" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2469">
</dataflow>
<dataflow id="8838" from="add52_38" to="p_39" fromId="2286" toId="2470">
</dataflow>
<dataflow id="8839" from="tmp_10" to="p_39" fromId="413" toId="2470">
</dataflow>
<dataflow id="8840" from="add52_39" to="p_40" fromId="2333" toId="2471">
</dataflow>
<dataflow id="8841" from="tmp_10" to="p_40" fromId="413" toId="2471">
</dataflow>
<dataflow id="8842" from="add52_40" to="p_41" fromId="2380" toId="2472">
</dataflow>
<dataflow id="8843" from="tmp_10" to="p_41" fromId="413" toId="2472">
</dataflow>
<dataflow id="8844" from="add52_41" to="p_42" fromId="2427" toId="2473">
</dataflow>
<dataflow id="8845" from="tmp_10" to="p_42" fromId="413" toId="2473">
</dataflow>
<dataflow id="8846" from="tmp_199" to="add52_42" fromId="2256" toId="2474">
</dataflow>
<dataflow id="8847" from="bitcast_ln27_43" to="add52_42" fromId="2291" toId="2474">
</dataflow>
<dataflow id="8848" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2475">
</dataflow>
<dataflow id="8849" from="add52_42" to="specfucore_ln28" fromId="2474" toId="2475">
</dataflow>
<dataflow id="8850" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2475">
</dataflow>
<dataflow id="8851" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2475">
</dataflow>
<dataflow id="8852" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2475">
</dataflow>
<dataflow id="8853" from="tmp_203" to="add52_43" fromId="2303" toId="2476">
</dataflow>
<dataflow id="8854" from="bitcast_ln27_44" to="add52_43" fromId="2338" toId="2476">
</dataflow>
<dataflow id="8855" from="tmp_207" to="add52_44" fromId="2350" toId="2477">
</dataflow>
<dataflow id="8856" from="bitcast_ln27_45" to="add52_44" fromId="2385" toId="2477">
</dataflow>
<dataflow id="8857" from="tmp_211" to="add52_45" fromId="2397" toId="2478">
</dataflow>
<dataflow id="8858" from="bitcast_ln27_46" to="add52_45" fromId="2432" toId="2478">
</dataflow>
<dataflow id="8859" from="tmp_216" to="bitcast_ln27_47" fromId="174" toId="2479">
</dataflow>
<dataflow id="8860" from="tmp_215" to="add52_46" fromId="2444" toId="2480">
</dataflow>
<dataflow id="8861" from="bitcast_ln27_47" to="add52_46" fromId="2479" toId="2480">
</dataflow>
<dataflow id="8862" from="llike_addr_49" to="llike_load_49" fromId="2402" toId="2481">
</dataflow>
<dataflow id="8863" from="tmp_s" to="zext_ln26_96" fromId="433" toId="2482">
</dataflow>
<dataflow id="8864" from="llike_load_49" to="lshr_ln26_96" fromId="2481" toId="2483">
</dataflow>
<dataflow id="8865" from="zext_ln26_96" to="lshr_ln26_96" fromId="2482" toId="2483">
</dataflow>
<dataflow id="8866" from="lshr_ln26_96" to="trunc_ln26_96" fromId="2483" toId="2484">
</dataflow>
<dataflow id="8867" from="trunc_ln26_96" to="bitcast_ln26_96" fromId="2484" toId="2485">
</dataflow>
<dataflow id="8868" from="llike_1_addr_49" to="llike_1_load_49" fromId="2403" toId="2486">
</dataflow>
<dataflow id="8869" from="tmp_s" to="zext_ln26_97" fromId="433" toId="2487">
</dataflow>
<dataflow id="8870" from="llike_1_load_49" to="lshr_ln26_97" fromId="2486" toId="2488">
</dataflow>
<dataflow id="8871" from="zext_ln26_97" to="lshr_ln26_97" fromId="2487" toId="2488">
</dataflow>
<dataflow id="8872" from="lshr_ln26_97" to="trunc_ln26_97" fromId="2488" toId="2489">
</dataflow>
<dataflow id="8873" from="trunc_ln26_97" to="bitcast_ln26_97" fromId="2489" toId="2490">
</dataflow>
<dataflow id="8874" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_220" fromId="4764" toId="2491">
</dataflow>
<dataflow id="8875" from="bitcast_ln26_96" to="tmp_220" fromId="2485" toId="2491">
</dataflow>
<dataflow id="8876" from="bitcast_ln26_97" to="tmp_220" fromId="2490" toId="2491">
</dataflow>
<dataflow id="8877" from="tmp" to="tmp_220" fromId="129" toId="2491">
</dataflow>
<dataflow id="8878" from="llike_addr_50" to="llike_load_50" fromId="2449" toId="2492">
</dataflow>
<dataflow id="8879" from="llike_1_addr_50" to="llike_1_load_50" fromId="2450" toId="2493">
</dataflow>
<dataflow id="8880" from="tmp_2" to="tmp_976" fromId="426" toId="2494">
</dataflow>
<dataflow id="8882" from="StgValue_8881" to="tmp_976" fromId="8881" toId="2494">
</dataflow>
<dataflow id="8883" from="tmp_976" to="tmp_976_cast" fromId="2494" toId="2495">
</dataflow>
<dataflow id="8884" from="llike" to="llike_addr_51" fromId="4026" toId="2496">
</dataflow>
<dataflow id="8885" from="StgValue_4201" to="llike_addr_51" fromId="4201" toId="2496">
</dataflow>
<dataflow id="8886" from="tmp_976_cast" to="llike_addr_51" fromId="2495" toId="2496">
</dataflow>
<dataflow id="8887" from="llike_1" to="llike_1_addr_51" fromId="4027" toId="2497">
</dataflow>
<dataflow id="8888" from="StgValue_4201" to="llike_1_addr_51" fromId="4201" toId="2497">
</dataflow>
<dataflow id="8889" from="tmp_976_cast" to="llike_1_addr_51" fromId="2495" toId="2497">
</dataflow>
<dataflow id="8890" from="p_37" to="bitcast_ln29_74" fromId="2421" toId="2498">
</dataflow>
<dataflow id="8891" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_176" fromId="5408" toId="2499">
</dataflow>
<dataflow id="8892" from="bitcast_ln29_74" to="tmp_176" fromId="2498" toId="2499">
</dataflow>
<dataflow id="8893" from="StgValue_5411" to="tmp_176" fromId="5411" toId="2499">
</dataflow>
<dataflow id="8894" from="StgValue_5413" to="tmp_176" fromId="5413" toId="2499">
</dataflow>
<dataflow id="8895" from="bitcast_ln29_74" to="trunc_ln29_74" fromId="2498" toId="2500">
</dataflow>
<dataflow id="8896" from="min_p_74" to="bitcast_ln29_75" fromId="2466" toId="2501">
</dataflow>
<dataflow id="8897" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_177" fromId="5408" toId="2502">
</dataflow>
<dataflow id="8898" from="bitcast_ln29_75" to="tmp_177" fromId="2501" toId="2502">
</dataflow>
<dataflow id="8899" from="StgValue_5411" to="tmp_177" fromId="5411" toId="2502">
</dataflow>
<dataflow id="8900" from="StgValue_5413" to="tmp_177" fromId="5413" toId="2502">
</dataflow>
<dataflow id="8901" from="bitcast_ln29_75" to="trunc_ln29_75" fromId="2501" toId="2503">
</dataflow>
<dataflow id="8902" from="tmp_176" to="icmp_ln29_148" fromId="2499" toId="2504">
</dataflow>
<dataflow id="8903" from="StgValue_5423" to="icmp_ln29_148" fromId="5423" toId="2504">
</dataflow>
<dataflow id="8904" from="trunc_ln29_74" to="icmp_ln29_149" fromId="2500" toId="2505">
</dataflow>
<dataflow id="8905" from="StgValue_5426" to="icmp_ln29_149" fromId="5426" toId="2505">
</dataflow>
<dataflow id="8906" from="icmp_ln29_149" to="or_ln29_74" fromId="2505" toId="2506">
</dataflow>
<dataflow id="8907" from="icmp_ln29_148" to="or_ln29_74" fromId="2504" toId="2506">
</dataflow>
<dataflow id="8908" from="tmp_177" to="icmp_ln29_150" fromId="2502" toId="2507">
</dataflow>
<dataflow id="8909" from="StgValue_5423" to="icmp_ln29_150" fromId="5423" toId="2507">
</dataflow>
<dataflow id="8910" from="trunc_ln29_75" to="icmp_ln29_151" fromId="2503" toId="2508">
</dataflow>
<dataflow id="8911" from="StgValue_5426" to="icmp_ln29_151" fromId="5426" toId="2508">
</dataflow>
<dataflow id="8912" from="icmp_ln29_151" to="or_ln29_75" fromId="2508" toId="2509">
</dataflow>
<dataflow id="8913" from="icmp_ln29_150" to="or_ln29_75" fromId="2507" toId="2509">
</dataflow>
<dataflow id="8914" from="or_ln29_74" to="and_ln29_74" fromId="2506" toId="2510">
</dataflow>
<dataflow id="8915" from="or_ln29_75" to="and_ln29_74" fromId="2509" toId="2510">
</dataflow>
<dataflow id="8916" from="p_37" to="tmp_178" fromId="2421" toId="2511">
</dataflow>
<dataflow id="8917" from="min_p_74" to="tmp_178" fromId="2466" toId="2511">
</dataflow>
<dataflow id="8918" from="and_ln29_74" to="and_ln29_75" fromId="2510" toId="2512">
</dataflow>
<dataflow id="8919" from="tmp_178" to="and_ln29_75" fromId="2511" toId="2512">
</dataflow>
<dataflow id="8920" from="and_ln29_75" to="min_p_76" fromId="2512" toId="2513">
</dataflow>
<dataflow id="8921" from="p_37" to="min_p_76" fromId="2421" toId="2513">
</dataflow>
<dataflow id="8922" from="min_p_74" to="min_p_76" fromId="2466" toId="2513">
</dataflow>
<dataflow id="8923" from="p_38" to="tmp_182" fromId="2468" toId="2514">
</dataflow>
<dataflow id="8924" from="min_p_76" to="tmp_182" fromId="2513" toId="2514">
</dataflow>
<dataflow id="8925" from="add52_38" to="p_39" fromId="2286" toId="2515">
</dataflow>
<dataflow id="8926" from="tmp_10" to="p_39" fromId="413" toId="2515">
</dataflow>
<dataflow id="8927" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2516">
</dataflow>
<dataflow id="8928" from="p_39" to="specfucore_ln8" fromId="2515" toId="2516">
</dataflow>
<dataflow id="8929" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2516">
</dataflow>
<dataflow id="8930" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2516">
</dataflow>
<dataflow id="8931" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2516">
</dataflow>
<dataflow id="8932" from="add52_39" to="p_40" fromId="2333" toId="2517">
</dataflow>
<dataflow id="8933" from="tmp_10" to="p_40" fromId="413" toId="2517">
</dataflow>
<dataflow id="8934" from="add52_40" to="p_41" fromId="2380" toId="2518">
</dataflow>
<dataflow id="8935" from="tmp_10" to="p_41" fromId="413" toId="2518">
</dataflow>
<dataflow id="8936" from="add52_41" to="p_42" fromId="2427" toId="2519">
</dataflow>
<dataflow id="8937" from="tmp_10" to="p_42" fromId="413" toId="2519">
</dataflow>
<dataflow id="8938" from="add52_42" to="p_43" fromId="2474" toId="2520">
</dataflow>
<dataflow id="8939" from="tmp_10" to="p_43" fromId="413" toId="2520">
</dataflow>
<dataflow id="8940" from="tmp_203" to="add52_43" fromId="2303" toId="2521">
</dataflow>
<dataflow id="8941" from="bitcast_ln27_44" to="add52_43" fromId="2338" toId="2521">
</dataflow>
<dataflow id="8942" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2522">
</dataflow>
<dataflow id="8943" from="add52_43" to="specfucore_ln28" fromId="2521" toId="2522">
</dataflow>
<dataflow id="8944" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2522">
</dataflow>
<dataflow id="8945" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2522">
</dataflow>
<dataflow id="8946" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2522">
</dataflow>
<dataflow id="8947" from="tmp_207" to="add52_44" fromId="2350" toId="2523">
</dataflow>
<dataflow id="8948" from="bitcast_ln27_45" to="add52_44" fromId="2385" toId="2523">
</dataflow>
<dataflow id="8949" from="tmp_211" to="add52_45" fromId="2397" toId="2524">
</dataflow>
<dataflow id="8950" from="bitcast_ln27_46" to="add52_45" fromId="2432" toId="2524">
</dataflow>
<dataflow id="8951" from="tmp_215" to="add52_46" fromId="2444" toId="2525">
</dataflow>
<dataflow id="8952" from="bitcast_ln27_47" to="add52_46" fromId="2479" toId="2525">
</dataflow>
<dataflow id="8953" from="tmp_221" to="bitcast_ln27_48" fromId="175" toId="2526">
</dataflow>
<dataflow id="8954" from="tmp_220" to="add52_47" fromId="2491" toId="2527">
</dataflow>
<dataflow id="8955" from="bitcast_ln27_48" to="add52_47" fromId="2526" toId="2527">
</dataflow>
<dataflow id="8956" from="llike_addr_50" to="llike_load_50" fromId="2449" toId="2528">
</dataflow>
<dataflow id="8957" from="tmp_s" to="zext_ln26_98" fromId="433" toId="2529">
</dataflow>
<dataflow id="8958" from="llike_load_50" to="lshr_ln26_98" fromId="2528" toId="2530">
</dataflow>
<dataflow id="8959" from="zext_ln26_98" to="lshr_ln26_98" fromId="2529" toId="2530">
</dataflow>
<dataflow id="8960" from="lshr_ln26_98" to="trunc_ln26_98" fromId="2530" toId="2531">
</dataflow>
<dataflow id="8961" from="trunc_ln26_98" to="bitcast_ln26_98" fromId="2531" toId="2532">
</dataflow>
<dataflow id="8962" from="llike_1_addr_50" to="llike_1_load_50" fromId="2450" toId="2533">
</dataflow>
<dataflow id="8963" from="tmp_s" to="zext_ln26_99" fromId="433" toId="2534">
</dataflow>
<dataflow id="8964" from="llike_1_load_50" to="lshr_ln26_99" fromId="2533" toId="2535">
</dataflow>
<dataflow id="8965" from="zext_ln26_99" to="lshr_ln26_99" fromId="2534" toId="2535">
</dataflow>
<dataflow id="8966" from="lshr_ln26_99" to="trunc_ln26_99" fromId="2535" toId="2536">
</dataflow>
<dataflow id="8967" from="trunc_ln26_99" to="bitcast_ln26_99" fromId="2536" toId="2537">
</dataflow>
<dataflow id="8968" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_225" fromId="4764" toId="2538">
</dataflow>
<dataflow id="8969" from="bitcast_ln26_98" to="tmp_225" fromId="2532" toId="2538">
</dataflow>
<dataflow id="8970" from="bitcast_ln26_99" to="tmp_225" fromId="2537" toId="2538">
</dataflow>
<dataflow id="8971" from="tmp" to="tmp_225" fromId="129" toId="2538">
</dataflow>
<dataflow id="8972" from="llike_addr_51" to="llike_load_51" fromId="2496" toId="2539">
</dataflow>
<dataflow id="8973" from="llike_1_addr_51" to="llike_1_load_51" fromId="2497" toId="2540">
</dataflow>
<dataflow id="8974" from="tmp_2" to="tmp_977" fromId="426" toId="2541">
</dataflow>
<dataflow id="8976" from="StgValue_8975" to="tmp_977" fromId="8975" toId="2541">
</dataflow>
<dataflow id="8977" from="tmp_977" to="tmp_977_cast" fromId="2541" toId="2542">
</dataflow>
<dataflow id="8978" from="llike" to="llike_addr_52" fromId="4026" toId="2543">
</dataflow>
<dataflow id="8979" from="StgValue_4201" to="llike_addr_52" fromId="4201" toId="2543">
</dataflow>
<dataflow id="8980" from="tmp_977_cast" to="llike_addr_52" fromId="2542" toId="2543">
</dataflow>
<dataflow id="8981" from="llike_1" to="llike_1_addr_52" fromId="4027" toId="2544">
</dataflow>
<dataflow id="8982" from="StgValue_4201" to="llike_1_addr_52" fromId="4201" toId="2544">
</dataflow>
<dataflow id="8983" from="tmp_977_cast" to="llike_1_addr_52" fromId="2542" toId="2544">
</dataflow>
<dataflow id="8984" from="p_38" to="bitcast_ln29_76" fromId="2468" toId="2545">
</dataflow>
<dataflow id="8985" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_180" fromId="5408" toId="2546">
</dataflow>
<dataflow id="8986" from="bitcast_ln29_76" to="tmp_180" fromId="2545" toId="2546">
</dataflow>
<dataflow id="8987" from="StgValue_5411" to="tmp_180" fromId="5411" toId="2546">
</dataflow>
<dataflow id="8988" from="StgValue_5413" to="tmp_180" fromId="5413" toId="2546">
</dataflow>
<dataflow id="8989" from="bitcast_ln29_76" to="trunc_ln29_76" fromId="2545" toId="2547">
</dataflow>
<dataflow id="8990" from="min_p_76" to="bitcast_ln29_77" fromId="2513" toId="2548">
</dataflow>
<dataflow id="8991" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_181" fromId="5408" toId="2549">
</dataflow>
<dataflow id="8992" from="bitcast_ln29_77" to="tmp_181" fromId="2548" toId="2549">
</dataflow>
<dataflow id="8993" from="StgValue_5411" to="tmp_181" fromId="5411" toId="2549">
</dataflow>
<dataflow id="8994" from="StgValue_5413" to="tmp_181" fromId="5413" toId="2549">
</dataflow>
<dataflow id="8995" from="bitcast_ln29_77" to="trunc_ln29_77" fromId="2548" toId="2550">
</dataflow>
<dataflow id="8996" from="tmp_180" to="icmp_ln29_152" fromId="2546" toId="2551">
</dataflow>
<dataflow id="8997" from="StgValue_5423" to="icmp_ln29_152" fromId="5423" toId="2551">
</dataflow>
<dataflow id="8998" from="trunc_ln29_76" to="icmp_ln29_153" fromId="2547" toId="2552">
</dataflow>
<dataflow id="8999" from="StgValue_5426" to="icmp_ln29_153" fromId="5426" toId="2552">
</dataflow>
<dataflow id="9000" from="icmp_ln29_153" to="or_ln29_76" fromId="2552" toId="2553">
</dataflow>
<dataflow id="9001" from="icmp_ln29_152" to="or_ln29_76" fromId="2551" toId="2553">
</dataflow>
<dataflow id="9002" from="tmp_181" to="icmp_ln29_154" fromId="2549" toId="2554">
</dataflow>
<dataflow id="9003" from="StgValue_5423" to="icmp_ln29_154" fromId="5423" toId="2554">
</dataflow>
<dataflow id="9004" from="trunc_ln29_77" to="icmp_ln29_155" fromId="2550" toId="2555">
</dataflow>
<dataflow id="9005" from="StgValue_5426" to="icmp_ln29_155" fromId="5426" toId="2555">
</dataflow>
<dataflow id="9006" from="icmp_ln29_155" to="or_ln29_77" fromId="2555" toId="2556">
</dataflow>
<dataflow id="9007" from="icmp_ln29_154" to="or_ln29_77" fromId="2554" toId="2556">
</dataflow>
<dataflow id="9008" from="or_ln29_76" to="and_ln29_76" fromId="2553" toId="2557">
</dataflow>
<dataflow id="9009" from="or_ln29_77" to="and_ln29_76" fromId="2556" toId="2557">
</dataflow>
<dataflow id="9010" from="p_38" to="tmp_182" fromId="2468" toId="2558">
</dataflow>
<dataflow id="9011" from="min_p_76" to="tmp_182" fromId="2513" toId="2558">
</dataflow>
<dataflow id="9012" from="and_ln29_76" to="and_ln29_77" fromId="2557" toId="2559">
</dataflow>
<dataflow id="9013" from="tmp_182" to="and_ln29_77" fromId="2558" toId="2559">
</dataflow>
<dataflow id="9014" from="and_ln29_77" to="min_p_78" fromId="2559" toId="2560">
</dataflow>
<dataflow id="9015" from="p_38" to="min_p_78" fromId="2468" toId="2560">
</dataflow>
<dataflow id="9016" from="min_p_76" to="min_p_78" fromId="2513" toId="2560">
</dataflow>
<dataflow id="9017" from="p_39" to="tmp_186" fromId="2515" toId="2561">
</dataflow>
<dataflow id="9018" from="min_p_78" to="tmp_186" fromId="2560" toId="2561">
</dataflow>
<dataflow id="9019" from="add52_39" to="p_40" fromId="2333" toId="2562">
</dataflow>
<dataflow id="9020" from="tmp_10" to="p_40" fromId="413" toId="2562">
</dataflow>
<dataflow id="9021" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2563">
</dataflow>
<dataflow id="9022" from="p_40" to="specfucore_ln8" fromId="2562" toId="2563">
</dataflow>
<dataflow id="9023" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2563">
</dataflow>
<dataflow id="9024" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2563">
</dataflow>
<dataflow id="9025" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2563">
</dataflow>
<dataflow id="9026" from="add52_40" to="p_41" fromId="2380" toId="2564">
</dataflow>
<dataflow id="9027" from="tmp_10" to="p_41" fromId="413" toId="2564">
</dataflow>
<dataflow id="9028" from="add52_41" to="p_42" fromId="2427" toId="2565">
</dataflow>
<dataflow id="9029" from="tmp_10" to="p_42" fromId="413" toId="2565">
</dataflow>
<dataflow id="9030" from="add52_42" to="p_43" fromId="2474" toId="2566">
</dataflow>
<dataflow id="9031" from="tmp_10" to="p_43" fromId="413" toId="2566">
</dataflow>
<dataflow id="9032" from="add52_43" to="p_44" fromId="2521" toId="2567">
</dataflow>
<dataflow id="9033" from="tmp_10" to="p_44" fromId="413" toId="2567">
</dataflow>
<dataflow id="9034" from="tmp_207" to="add52_44" fromId="2350" toId="2568">
</dataflow>
<dataflow id="9035" from="bitcast_ln27_45" to="add52_44" fromId="2385" toId="2568">
</dataflow>
<dataflow id="9036" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2569">
</dataflow>
<dataflow id="9037" from="add52_44" to="specfucore_ln28" fromId="2568" toId="2569">
</dataflow>
<dataflow id="9038" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2569">
</dataflow>
<dataflow id="9039" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2569">
</dataflow>
<dataflow id="9040" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2569">
</dataflow>
<dataflow id="9041" from="tmp_211" to="add52_45" fromId="2397" toId="2570">
</dataflow>
<dataflow id="9042" from="bitcast_ln27_46" to="add52_45" fromId="2432" toId="2570">
</dataflow>
<dataflow id="9043" from="tmp_215" to="add52_46" fromId="2444" toId="2571">
</dataflow>
<dataflow id="9044" from="bitcast_ln27_47" to="add52_46" fromId="2479" toId="2571">
</dataflow>
<dataflow id="9045" from="tmp_220" to="add52_47" fromId="2491" toId="2572">
</dataflow>
<dataflow id="9046" from="bitcast_ln27_48" to="add52_47" fromId="2526" toId="2572">
</dataflow>
<dataflow id="9047" from="tmp_226" to="bitcast_ln27_49" fromId="201" toId="2573">
</dataflow>
<dataflow id="9048" from="tmp_225" to="add52_48" fromId="2538" toId="2574">
</dataflow>
<dataflow id="9049" from="bitcast_ln27_49" to="add52_48" fromId="2573" toId="2574">
</dataflow>
<dataflow id="9050" from="llike_addr_51" to="llike_load_51" fromId="2496" toId="2575">
</dataflow>
<dataflow id="9051" from="tmp_s" to="zext_ln26_100" fromId="433" toId="2576">
</dataflow>
<dataflow id="9052" from="llike_load_51" to="lshr_ln26_100" fromId="2575" toId="2577">
</dataflow>
<dataflow id="9053" from="zext_ln26_100" to="lshr_ln26_100" fromId="2576" toId="2577">
</dataflow>
<dataflow id="9054" from="lshr_ln26_100" to="trunc_ln26_100" fromId="2577" toId="2578">
</dataflow>
<dataflow id="9055" from="trunc_ln26_100" to="bitcast_ln26_100" fromId="2578" toId="2579">
</dataflow>
<dataflow id="9056" from="llike_1_addr_51" to="llike_1_load_51" fromId="2497" toId="2580">
</dataflow>
<dataflow id="9057" from="tmp_s" to="zext_ln26_101" fromId="433" toId="2581">
</dataflow>
<dataflow id="9058" from="llike_1_load_51" to="lshr_ln26_101" fromId="2580" toId="2582">
</dataflow>
<dataflow id="9059" from="zext_ln26_101" to="lshr_ln26_101" fromId="2581" toId="2582">
</dataflow>
<dataflow id="9060" from="lshr_ln26_101" to="trunc_ln26_101" fromId="2582" toId="2583">
</dataflow>
<dataflow id="9061" from="trunc_ln26_101" to="bitcast_ln26_101" fromId="2583" toId="2584">
</dataflow>
<dataflow id="9062" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_230" fromId="4764" toId="2585">
</dataflow>
<dataflow id="9063" from="bitcast_ln26_100" to="tmp_230" fromId="2579" toId="2585">
</dataflow>
<dataflow id="9064" from="bitcast_ln26_101" to="tmp_230" fromId="2584" toId="2585">
</dataflow>
<dataflow id="9065" from="tmp" to="tmp_230" fromId="129" toId="2585">
</dataflow>
<dataflow id="9066" from="llike_addr_52" to="llike_load_52" fromId="2543" toId="2586">
</dataflow>
<dataflow id="9067" from="llike_1_addr_52" to="llike_1_load_52" fromId="2544" toId="2587">
</dataflow>
<dataflow id="9068" from="tmp_2" to="tmp_978" fromId="426" toId="2588">
</dataflow>
<dataflow id="9070" from="StgValue_9069" to="tmp_978" fromId="9069" toId="2588">
</dataflow>
<dataflow id="9071" from="tmp_978" to="tmp_978_cast" fromId="2588" toId="2589">
</dataflow>
<dataflow id="9072" from="llike" to="llike_addr_53" fromId="4026" toId="2590">
</dataflow>
<dataflow id="9073" from="StgValue_4201" to="llike_addr_53" fromId="4201" toId="2590">
</dataflow>
<dataflow id="9074" from="tmp_978_cast" to="llike_addr_53" fromId="2589" toId="2590">
</dataflow>
<dataflow id="9075" from="llike_1" to="llike_1_addr_53" fromId="4027" toId="2591">
</dataflow>
<dataflow id="9076" from="StgValue_4201" to="llike_1_addr_53" fromId="4201" toId="2591">
</dataflow>
<dataflow id="9077" from="tmp_978_cast" to="llike_1_addr_53" fromId="2589" toId="2591">
</dataflow>
<dataflow id="9078" from="p_39" to="bitcast_ln29_78" fromId="2515" toId="2592">
</dataflow>
<dataflow id="9079" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_184" fromId="5408" toId="2593">
</dataflow>
<dataflow id="9080" from="bitcast_ln29_78" to="tmp_184" fromId="2592" toId="2593">
</dataflow>
<dataflow id="9081" from="StgValue_5411" to="tmp_184" fromId="5411" toId="2593">
</dataflow>
<dataflow id="9082" from="StgValue_5413" to="tmp_184" fromId="5413" toId="2593">
</dataflow>
<dataflow id="9083" from="bitcast_ln29_78" to="trunc_ln29_78" fromId="2592" toId="2594">
</dataflow>
<dataflow id="9084" from="min_p_78" to="bitcast_ln29_79" fromId="2560" toId="2595">
</dataflow>
<dataflow id="9085" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_185" fromId="5408" toId="2596">
</dataflow>
<dataflow id="9086" from="bitcast_ln29_79" to="tmp_185" fromId="2595" toId="2596">
</dataflow>
<dataflow id="9087" from="StgValue_5411" to="tmp_185" fromId="5411" toId="2596">
</dataflow>
<dataflow id="9088" from="StgValue_5413" to="tmp_185" fromId="5413" toId="2596">
</dataflow>
<dataflow id="9089" from="bitcast_ln29_79" to="trunc_ln29_79" fromId="2595" toId="2597">
</dataflow>
<dataflow id="9090" from="tmp_184" to="icmp_ln29_156" fromId="2593" toId="2598">
</dataflow>
<dataflow id="9091" from="StgValue_5423" to="icmp_ln29_156" fromId="5423" toId="2598">
</dataflow>
<dataflow id="9092" from="trunc_ln29_78" to="icmp_ln29_157" fromId="2594" toId="2599">
</dataflow>
<dataflow id="9093" from="StgValue_5426" to="icmp_ln29_157" fromId="5426" toId="2599">
</dataflow>
<dataflow id="9094" from="icmp_ln29_157" to="or_ln29_78" fromId="2599" toId="2600">
</dataflow>
<dataflow id="9095" from="icmp_ln29_156" to="or_ln29_78" fromId="2598" toId="2600">
</dataflow>
<dataflow id="9096" from="tmp_185" to="icmp_ln29_158" fromId="2596" toId="2601">
</dataflow>
<dataflow id="9097" from="StgValue_5423" to="icmp_ln29_158" fromId="5423" toId="2601">
</dataflow>
<dataflow id="9098" from="trunc_ln29_79" to="icmp_ln29_159" fromId="2597" toId="2602">
</dataflow>
<dataflow id="9099" from="StgValue_5426" to="icmp_ln29_159" fromId="5426" toId="2602">
</dataflow>
<dataflow id="9100" from="icmp_ln29_159" to="or_ln29_79" fromId="2602" toId="2603">
</dataflow>
<dataflow id="9101" from="icmp_ln29_158" to="or_ln29_79" fromId="2601" toId="2603">
</dataflow>
<dataflow id="9102" from="or_ln29_78" to="and_ln29_78" fromId="2600" toId="2604">
</dataflow>
<dataflow id="9103" from="or_ln29_79" to="and_ln29_78" fromId="2603" toId="2604">
</dataflow>
<dataflow id="9104" from="p_39" to="tmp_186" fromId="2515" toId="2605">
</dataflow>
<dataflow id="9105" from="min_p_78" to="tmp_186" fromId="2560" toId="2605">
</dataflow>
<dataflow id="9106" from="and_ln29_78" to="and_ln29_79" fromId="2604" toId="2606">
</dataflow>
<dataflow id="9107" from="tmp_186" to="and_ln29_79" fromId="2605" toId="2606">
</dataflow>
<dataflow id="9108" from="and_ln29_79" to="min_p_80" fromId="2606" toId="2607">
</dataflow>
<dataflow id="9109" from="p_39" to="min_p_80" fromId="2515" toId="2607">
</dataflow>
<dataflow id="9110" from="min_p_78" to="min_p_80" fromId="2560" toId="2607">
</dataflow>
<dataflow id="9111" from="p_40" to="tmp_190" fromId="2562" toId="2608">
</dataflow>
<dataflow id="9112" from="min_p_80" to="tmp_190" fromId="2607" toId="2608">
</dataflow>
<dataflow id="9113" from="add52_40" to="p_41" fromId="2380" toId="2609">
</dataflow>
<dataflow id="9114" from="tmp_10" to="p_41" fromId="413" toId="2609">
</dataflow>
<dataflow id="9115" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2610">
</dataflow>
<dataflow id="9116" from="p_41" to="specfucore_ln8" fromId="2609" toId="2610">
</dataflow>
<dataflow id="9117" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2610">
</dataflow>
<dataflow id="9118" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2610">
</dataflow>
<dataflow id="9119" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2610">
</dataflow>
<dataflow id="9120" from="add52_41" to="p_42" fromId="2427" toId="2611">
</dataflow>
<dataflow id="9121" from="tmp_10" to="p_42" fromId="413" toId="2611">
</dataflow>
<dataflow id="9122" from="add52_42" to="p_43" fromId="2474" toId="2612">
</dataflow>
<dataflow id="9123" from="tmp_10" to="p_43" fromId="413" toId="2612">
</dataflow>
<dataflow id="9124" from="add52_43" to="p_44" fromId="2521" toId="2613">
</dataflow>
<dataflow id="9125" from="tmp_10" to="p_44" fromId="413" toId="2613">
</dataflow>
<dataflow id="9126" from="add52_44" to="p_45" fromId="2568" toId="2614">
</dataflow>
<dataflow id="9127" from="tmp_10" to="p_45" fromId="413" toId="2614">
</dataflow>
<dataflow id="9128" from="tmp_211" to="add52_45" fromId="2397" toId="2615">
</dataflow>
<dataflow id="9129" from="bitcast_ln27_46" to="add52_45" fromId="2432" toId="2615">
</dataflow>
<dataflow id="9130" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2616">
</dataflow>
<dataflow id="9131" from="add52_45" to="specfucore_ln28" fromId="2615" toId="2616">
</dataflow>
<dataflow id="9132" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2616">
</dataflow>
<dataflow id="9133" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2616">
</dataflow>
<dataflow id="9134" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2616">
</dataflow>
<dataflow id="9135" from="tmp_215" to="add52_46" fromId="2444" toId="2617">
</dataflow>
<dataflow id="9136" from="bitcast_ln27_47" to="add52_46" fromId="2479" toId="2617">
</dataflow>
<dataflow id="9137" from="tmp_220" to="add52_47" fromId="2491" toId="2618">
</dataflow>
<dataflow id="9138" from="bitcast_ln27_48" to="add52_47" fromId="2526" toId="2618">
</dataflow>
<dataflow id="9139" from="tmp_225" to="add52_48" fromId="2538" toId="2619">
</dataflow>
<dataflow id="9140" from="bitcast_ln27_49" to="add52_48" fromId="2573" toId="2619">
</dataflow>
<dataflow id="9141" from="tmp_231" to="bitcast_ln27_50" fromId="202" toId="2620">
</dataflow>
<dataflow id="9142" from="tmp_230" to="add52_49" fromId="2585" toId="2621">
</dataflow>
<dataflow id="9143" from="bitcast_ln27_50" to="add52_49" fromId="2620" toId="2621">
</dataflow>
<dataflow id="9144" from="llike_addr_52" to="llike_load_52" fromId="2543" toId="2622">
</dataflow>
<dataflow id="9145" from="tmp_s" to="zext_ln26_102" fromId="433" toId="2623">
</dataflow>
<dataflow id="9146" from="llike_load_52" to="lshr_ln26_102" fromId="2622" toId="2624">
</dataflow>
<dataflow id="9147" from="zext_ln26_102" to="lshr_ln26_102" fromId="2623" toId="2624">
</dataflow>
<dataflow id="9148" from="lshr_ln26_102" to="trunc_ln26_102" fromId="2624" toId="2625">
</dataflow>
<dataflow id="9149" from="trunc_ln26_102" to="bitcast_ln26_102" fromId="2625" toId="2626">
</dataflow>
<dataflow id="9150" from="llike_1_addr_52" to="llike_1_load_52" fromId="2544" toId="2627">
</dataflow>
<dataflow id="9151" from="tmp_s" to="zext_ln26_103" fromId="433" toId="2628">
</dataflow>
<dataflow id="9152" from="llike_1_load_52" to="lshr_ln26_103" fromId="2627" toId="2629">
</dataflow>
<dataflow id="9153" from="zext_ln26_103" to="lshr_ln26_103" fromId="2628" toId="2629">
</dataflow>
<dataflow id="9154" from="lshr_ln26_103" to="trunc_ln26_103" fromId="2629" toId="2630">
</dataflow>
<dataflow id="9155" from="trunc_ln26_103" to="bitcast_ln26_103" fromId="2630" toId="2631">
</dataflow>
<dataflow id="9156" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_235" fromId="4764" toId="2632">
</dataflow>
<dataflow id="9157" from="bitcast_ln26_102" to="tmp_235" fromId="2626" toId="2632">
</dataflow>
<dataflow id="9158" from="bitcast_ln26_103" to="tmp_235" fromId="2631" toId="2632">
</dataflow>
<dataflow id="9159" from="tmp" to="tmp_235" fromId="129" toId="2632">
</dataflow>
<dataflow id="9160" from="llike_addr_53" to="llike_load_53" fromId="2590" toId="2633">
</dataflow>
<dataflow id="9161" from="llike_1_addr_53" to="llike_1_load_53" fromId="2591" toId="2634">
</dataflow>
<dataflow id="9162" from="tmp_2" to="tmp_979" fromId="426" toId="2635">
</dataflow>
<dataflow id="9164" from="StgValue_9163" to="tmp_979" fromId="9163" toId="2635">
</dataflow>
<dataflow id="9165" from="tmp_979" to="tmp_979_cast" fromId="2635" toId="2636">
</dataflow>
<dataflow id="9166" from="llike" to="llike_addr_54" fromId="4026" toId="2637">
</dataflow>
<dataflow id="9167" from="StgValue_4201" to="llike_addr_54" fromId="4201" toId="2637">
</dataflow>
<dataflow id="9168" from="tmp_979_cast" to="llike_addr_54" fromId="2636" toId="2637">
</dataflow>
<dataflow id="9169" from="llike_1" to="llike_1_addr_54" fromId="4027" toId="2638">
</dataflow>
<dataflow id="9170" from="StgValue_4201" to="llike_1_addr_54" fromId="4201" toId="2638">
</dataflow>
<dataflow id="9171" from="tmp_979_cast" to="llike_1_addr_54" fromId="2636" toId="2638">
</dataflow>
<dataflow id="9172" from="p_40" to="bitcast_ln29_80" fromId="2562" toId="2639">
</dataflow>
<dataflow id="9173" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_188" fromId="5408" toId="2640">
</dataflow>
<dataflow id="9174" from="bitcast_ln29_80" to="tmp_188" fromId="2639" toId="2640">
</dataflow>
<dataflow id="9175" from="StgValue_5411" to="tmp_188" fromId="5411" toId="2640">
</dataflow>
<dataflow id="9176" from="StgValue_5413" to="tmp_188" fromId="5413" toId="2640">
</dataflow>
<dataflow id="9177" from="bitcast_ln29_80" to="trunc_ln29_80" fromId="2639" toId="2641">
</dataflow>
<dataflow id="9178" from="min_p_80" to="bitcast_ln29_81" fromId="2607" toId="2642">
</dataflow>
<dataflow id="9179" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_189" fromId="5408" toId="2643">
</dataflow>
<dataflow id="9180" from="bitcast_ln29_81" to="tmp_189" fromId="2642" toId="2643">
</dataflow>
<dataflow id="9181" from="StgValue_5411" to="tmp_189" fromId="5411" toId="2643">
</dataflow>
<dataflow id="9182" from="StgValue_5413" to="tmp_189" fromId="5413" toId="2643">
</dataflow>
<dataflow id="9183" from="bitcast_ln29_81" to="trunc_ln29_81" fromId="2642" toId="2644">
</dataflow>
<dataflow id="9184" from="tmp_188" to="icmp_ln29_160" fromId="2640" toId="2645">
</dataflow>
<dataflow id="9185" from="StgValue_5423" to="icmp_ln29_160" fromId="5423" toId="2645">
</dataflow>
<dataflow id="9186" from="trunc_ln29_80" to="icmp_ln29_161" fromId="2641" toId="2646">
</dataflow>
<dataflow id="9187" from="StgValue_5426" to="icmp_ln29_161" fromId="5426" toId="2646">
</dataflow>
<dataflow id="9188" from="icmp_ln29_161" to="or_ln29_80" fromId="2646" toId="2647">
</dataflow>
<dataflow id="9189" from="icmp_ln29_160" to="or_ln29_80" fromId="2645" toId="2647">
</dataflow>
<dataflow id="9190" from="tmp_189" to="icmp_ln29_162" fromId="2643" toId="2648">
</dataflow>
<dataflow id="9191" from="StgValue_5423" to="icmp_ln29_162" fromId="5423" toId="2648">
</dataflow>
<dataflow id="9192" from="trunc_ln29_81" to="icmp_ln29_163" fromId="2644" toId="2649">
</dataflow>
<dataflow id="9193" from="StgValue_5426" to="icmp_ln29_163" fromId="5426" toId="2649">
</dataflow>
<dataflow id="9194" from="icmp_ln29_163" to="or_ln29_81" fromId="2649" toId="2650">
</dataflow>
<dataflow id="9195" from="icmp_ln29_162" to="or_ln29_81" fromId="2648" toId="2650">
</dataflow>
<dataflow id="9196" from="or_ln29_80" to="and_ln29_80" fromId="2647" toId="2651">
</dataflow>
<dataflow id="9197" from="or_ln29_81" to="and_ln29_80" fromId="2650" toId="2651">
</dataflow>
<dataflow id="9198" from="p_40" to="tmp_190" fromId="2562" toId="2652">
</dataflow>
<dataflow id="9199" from="min_p_80" to="tmp_190" fromId="2607" toId="2652">
</dataflow>
<dataflow id="9200" from="and_ln29_80" to="and_ln29_81" fromId="2651" toId="2653">
</dataflow>
<dataflow id="9201" from="tmp_190" to="and_ln29_81" fromId="2652" toId="2653">
</dataflow>
<dataflow id="9202" from="and_ln29_81" to="min_p_82" fromId="2653" toId="2654">
</dataflow>
<dataflow id="9203" from="p_40" to="min_p_82" fromId="2562" toId="2654">
</dataflow>
<dataflow id="9204" from="min_p_80" to="min_p_82" fromId="2607" toId="2654">
</dataflow>
<dataflow id="9205" from="p_41" to="tmp_194" fromId="2609" toId="2655">
</dataflow>
<dataflow id="9206" from="min_p_82" to="tmp_194" fromId="2654" toId="2655">
</dataflow>
<dataflow id="9207" from="add52_41" to="p_42" fromId="2427" toId="2656">
</dataflow>
<dataflow id="9208" from="tmp_10" to="p_42" fromId="413" toId="2656">
</dataflow>
<dataflow id="9209" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2657">
</dataflow>
<dataflow id="9210" from="p_42" to="specfucore_ln8" fromId="2656" toId="2657">
</dataflow>
<dataflow id="9211" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2657">
</dataflow>
<dataflow id="9212" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2657">
</dataflow>
<dataflow id="9213" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2657">
</dataflow>
<dataflow id="9214" from="add52_42" to="p_43" fromId="2474" toId="2658">
</dataflow>
<dataflow id="9215" from="tmp_10" to="p_43" fromId="413" toId="2658">
</dataflow>
<dataflow id="9216" from="add52_43" to="p_44" fromId="2521" toId="2659">
</dataflow>
<dataflow id="9217" from="tmp_10" to="p_44" fromId="413" toId="2659">
</dataflow>
<dataflow id="9218" from="add52_44" to="p_45" fromId="2568" toId="2660">
</dataflow>
<dataflow id="9219" from="tmp_10" to="p_45" fromId="413" toId="2660">
</dataflow>
<dataflow id="9220" from="add52_45" to="p_46" fromId="2615" toId="2661">
</dataflow>
<dataflow id="9221" from="tmp_10" to="p_46" fromId="413" toId="2661">
</dataflow>
<dataflow id="9222" from="tmp_215" to="add52_46" fromId="2444" toId="2662">
</dataflow>
<dataflow id="9223" from="bitcast_ln27_47" to="add52_46" fromId="2479" toId="2662">
</dataflow>
<dataflow id="9224" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2663">
</dataflow>
<dataflow id="9225" from="add52_46" to="specfucore_ln28" fromId="2662" toId="2663">
</dataflow>
<dataflow id="9226" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2663">
</dataflow>
<dataflow id="9227" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2663">
</dataflow>
<dataflow id="9228" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2663">
</dataflow>
<dataflow id="9229" from="tmp_220" to="add52_47" fromId="2491" toId="2664">
</dataflow>
<dataflow id="9230" from="bitcast_ln27_48" to="add52_47" fromId="2526" toId="2664">
</dataflow>
<dataflow id="9231" from="tmp_225" to="add52_48" fromId="2538" toId="2665">
</dataflow>
<dataflow id="9232" from="bitcast_ln27_49" to="add52_48" fromId="2573" toId="2665">
</dataflow>
<dataflow id="9233" from="tmp_230" to="add52_49" fromId="2585" toId="2666">
</dataflow>
<dataflow id="9234" from="bitcast_ln27_50" to="add52_49" fromId="2620" toId="2666">
</dataflow>
<dataflow id="9235" from="tmp_236" to="bitcast_ln27_51" fromId="227" toId="2667">
</dataflow>
<dataflow id="9236" from="tmp_235" to="add52_50" fromId="2632" toId="2668">
</dataflow>
<dataflow id="9237" from="bitcast_ln27_51" to="add52_50" fromId="2667" toId="2668">
</dataflow>
<dataflow id="9238" from="llike_addr_53" to="llike_load_53" fromId="2590" toId="2669">
</dataflow>
<dataflow id="9239" from="tmp_s" to="zext_ln26_104" fromId="433" toId="2670">
</dataflow>
<dataflow id="9240" from="llike_load_53" to="lshr_ln26_104" fromId="2669" toId="2671">
</dataflow>
<dataflow id="9241" from="zext_ln26_104" to="lshr_ln26_104" fromId="2670" toId="2671">
</dataflow>
<dataflow id="9242" from="lshr_ln26_104" to="trunc_ln26_104" fromId="2671" toId="2672">
</dataflow>
<dataflow id="9243" from="trunc_ln26_104" to="bitcast_ln26_104" fromId="2672" toId="2673">
</dataflow>
<dataflow id="9244" from="llike_1_addr_53" to="llike_1_load_53" fromId="2591" toId="2674">
</dataflow>
<dataflow id="9245" from="tmp_s" to="zext_ln26_105" fromId="433" toId="2675">
</dataflow>
<dataflow id="9246" from="llike_1_load_53" to="lshr_ln26_105" fromId="2674" toId="2676">
</dataflow>
<dataflow id="9247" from="zext_ln26_105" to="lshr_ln26_105" fromId="2675" toId="2676">
</dataflow>
<dataflow id="9248" from="lshr_ln26_105" to="trunc_ln26_105" fromId="2676" toId="2677">
</dataflow>
<dataflow id="9249" from="trunc_ln26_105" to="bitcast_ln26_105" fromId="2677" toId="2678">
</dataflow>
<dataflow id="9250" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_240" fromId="4764" toId="2679">
</dataflow>
<dataflow id="9251" from="bitcast_ln26_104" to="tmp_240" fromId="2673" toId="2679">
</dataflow>
<dataflow id="9252" from="bitcast_ln26_105" to="tmp_240" fromId="2678" toId="2679">
</dataflow>
<dataflow id="9253" from="tmp" to="tmp_240" fromId="129" toId="2679">
</dataflow>
<dataflow id="9254" from="llike_addr_54" to="llike_load_54" fromId="2637" toId="2680">
</dataflow>
<dataflow id="9255" from="llike_1_addr_54" to="llike_1_load_54" fromId="2638" toId="2681">
</dataflow>
<dataflow id="9256" from="tmp_2" to="tmp_980" fromId="426" toId="2682">
</dataflow>
<dataflow id="9258" from="StgValue_9257" to="tmp_980" fromId="9257" toId="2682">
</dataflow>
<dataflow id="9259" from="tmp_980" to="tmp_980_cast" fromId="2682" toId="2683">
</dataflow>
<dataflow id="9260" from="llike" to="llike_addr_55" fromId="4026" toId="2684">
</dataflow>
<dataflow id="9261" from="StgValue_4201" to="llike_addr_55" fromId="4201" toId="2684">
</dataflow>
<dataflow id="9262" from="tmp_980_cast" to="llike_addr_55" fromId="2683" toId="2684">
</dataflow>
<dataflow id="9263" from="llike_1" to="llike_1_addr_55" fromId="4027" toId="2685">
</dataflow>
<dataflow id="9264" from="StgValue_4201" to="llike_1_addr_55" fromId="4201" toId="2685">
</dataflow>
<dataflow id="9265" from="tmp_980_cast" to="llike_1_addr_55" fromId="2683" toId="2685">
</dataflow>
<dataflow id="9266" from="p_41" to="bitcast_ln29_82" fromId="2609" toId="2686">
</dataflow>
<dataflow id="9267" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_192" fromId="5408" toId="2687">
</dataflow>
<dataflow id="9268" from="bitcast_ln29_82" to="tmp_192" fromId="2686" toId="2687">
</dataflow>
<dataflow id="9269" from="StgValue_5411" to="tmp_192" fromId="5411" toId="2687">
</dataflow>
<dataflow id="9270" from="StgValue_5413" to="tmp_192" fromId="5413" toId="2687">
</dataflow>
<dataflow id="9271" from="bitcast_ln29_82" to="trunc_ln29_82" fromId="2686" toId="2688">
</dataflow>
<dataflow id="9272" from="min_p_82" to="bitcast_ln29_83" fromId="2654" toId="2689">
</dataflow>
<dataflow id="9273" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_193" fromId="5408" toId="2690">
</dataflow>
<dataflow id="9274" from="bitcast_ln29_83" to="tmp_193" fromId="2689" toId="2690">
</dataflow>
<dataflow id="9275" from="StgValue_5411" to="tmp_193" fromId="5411" toId="2690">
</dataflow>
<dataflow id="9276" from="StgValue_5413" to="tmp_193" fromId="5413" toId="2690">
</dataflow>
<dataflow id="9277" from="bitcast_ln29_83" to="trunc_ln29_83" fromId="2689" toId="2691">
</dataflow>
<dataflow id="9278" from="tmp_192" to="icmp_ln29_164" fromId="2687" toId="2692">
</dataflow>
<dataflow id="9279" from="StgValue_5423" to="icmp_ln29_164" fromId="5423" toId="2692">
</dataflow>
<dataflow id="9280" from="trunc_ln29_82" to="icmp_ln29_165" fromId="2688" toId="2693">
</dataflow>
<dataflow id="9281" from="StgValue_5426" to="icmp_ln29_165" fromId="5426" toId="2693">
</dataflow>
<dataflow id="9282" from="icmp_ln29_165" to="or_ln29_82" fromId="2693" toId="2694">
</dataflow>
<dataflow id="9283" from="icmp_ln29_164" to="or_ln29_82" fromId="2692" toId="2694">
</dataflow>
<dataflow id="9284" from="tmp_193" to="icmp_ln29_166" fromId="2690" toId="2695">
</dataflow>
<dataflow id="9285" from="StgValue_5423" to="icmp_ln29_166" fromId="5423" toId="2695">
</dataflow>
<dataflow id="9286" from="trunc_ln29_83" to="icmp_ln29_167" fromId="2691" toId="2696">
</dataflow>
<dataflow id="9287" from="StgValue_5426" to="icmp_ln29_167" fromId="5426" toId="2696">
</dataflow>
<dataflow id="9288" from="icmp_ln29_167" to="or_ln29_83" fromId="2696" toId="2697">
</dataflow>
<dataflow id="9289" from="icmp_ln29_166" to="or_ln29_83" fromId="2695" toId="2697">
</dataflow>
<dataflow id="9290" from="or_ln29_82" to="and_ln29_82" fromId="2694" toId="2698">
</dataflow>
<dataflow id="9291" from="or_ln29_83" to="and_ln29_82" fromId="2697" toId="2698">
</dataflow>
<dataflow id="9292" from="p_41" to="tmp_194" fromId="2609" toId="2699">
</dataflow>
<dataflow id="9293" from="min_p_82" to="tmp_194" fromId="2654" toId="2699">
</dataflow>
<dataflow id="9294" from="and_ln29_82" to="and_ln29_83" fromId="2698" toId="2700">
</dataflow>
<dataflow id="9295" from="tmp_194" to="and_ln29_83" fromId="2699" toId="2700">
</dataflow>
<dataflow id="9296" from="and_ln29_83" to="min_p_84" fromId="2700" toId="2701">
</dataflow>
<dataflow id="9297" from="p_41" to="min_p_84" fromId="2609" toId="2701">
</dataflow>
<dataflow id="9298" from="min_p_82" to="min_p_84" fromId="2654" toId="2701">
</dataflow>
<dataflow id="9299" from="p_42" to="tmp_198" fromId="2656" toId="2702">
</dataflow>
<dataflow id="9300" from="min_p_84" to="tmp_198" fromId="2701" toId="2702">
</dataflow>
<dataflow id="9301" from="add52_42" to="p_43" fromId="2474" toId="2703">
</dataflow>
<dataflow id="9302" from="tmp_10" to="p_43" fromId="413" toId="2703">
</dataflow>
<dataflow id="9303" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2704">
</dataflow>
<dataflow id="9304" from="p_43" to="specfucore_ln8" fromId="2703" toId="2704">
</dataflow>
<dataflow id="9305" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2704">
</dataflow>
<dataflow id="9306" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2704">
</dataflow>
<dataflow id="9307" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2704">
</dataflow>
<dataflow id="9308" from="add52_43" to="p_44" fromId="2521" toId="2705">
</dataflow>
<dataflow id="9309" from="tmp_10" to="p_44" fromId="413" toId="2705">
</dataflow>
<dataflow id="9310" from="add52_44" to="p_45" fromId="2568" toId="2706">
</dataflow>
<dataflow id="9311" from="tmp_10" to="p_45" fromId="413" toId="2706">
</dataflow>
<dataflow id="9312" from="add52_45" to="p_46" fromId="2615" toId="2707">
</dataflow>
<dataflow id="9313" from="tmp_10" to="p_46" fromId="413" toId="2707">
</dataflow>
<dataflow id="9314" from="add52_46" to="p_47" fromId="2662" toId="2708">
</dataflow>
<dataflow id="9315" from="tmp_10" to="p_47" fromId="413" toId="2708">
</dataflow>
<dataflow id="9316" from="tmp_220" to="add52_47" fromId="2491" toId="2709">
</dataflow>
<dataflow id="9317" from="bitcast_ln27_48" to="add52_47" fromId="2526" toId="2709">
</dataflow>
<dataflow id="9318" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2710">
</dataflow>
<dataflow id="9319" from="add52_47" to="specfucore_ln28" fromId="2709" toId="2710">
</dataflow>
<dataflow id="9320" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2710">
</dataflow>
<dataflow id="9321" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2710">
</dataflow>
<dataflow id="9322" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2710">
</dataflow>
<dataflow id="9323" from="tmp_225" to="add52_48" fromId="2538" toId="2711">
</dataflow>
<dataflow id="9324" from="bitcast_ln27_49" to="add52_48" fromId="2573" toId="2711">
</dataflow>
<dataflow id="9325" from="tmp_230" to="add52_49" fromId="2585" toId="2712">
</dataflow>
<dataflow id="9326" from="bitcast_ln27_50" to="add52_49" fromId="2620" toId="2712">
</dataflow>
<dataflow id="9327" from="tmp_235" to="add52_50" fromId="2632" toId="2713">
</dataflow>
<dataflow id="9328" from="bitcast_ln27_51" to="add52_50" fromId="2667" toId="2713">
</dataflow>
<dataflow id="9329" from="tmp_241" to="bitcast_ln27_52" fromId="228" toId="2714">
</dataflow>
<dataflow id="9330" from="tmp_240" to="add52_51" fromId="2679" toId="2715">
</dataflow>
<dataflow id="9331" from="bitcast_ln27_52" to="add52_51" fromId="2714" toId="2715">
</dataflow>
<dataflow id="9332" from="llike_addr_54" to="llike_load_54" fromId="2637" toId="2716">
</dataflow>
<dataflow id="9333" from="tmp_s" to="zext_ln26_106" fromId="433" toId="2717">
</dataflow>
<dataflow id="9334" from="llike_load_54" to="lshr_ln26_106" fromId="2716" toId="2718">
</dataflow>
<dataflow id="9335" from="zext_ln26_106" to="lshr_ln26_106" fromId="2717" toId="2718">
</dataflow>
<dataflow id="9336" from="lshr_ln26_106" to="trunc_ln26_106" fromId="2718" toId="2719">
</dataflow>
<dataflow id="9337" from="trunc_ln26_106" to="bitcast_ln26_106" fromId="2719" toId="2720">
</dataflow>
<dataflow id="9338" from="llike_1_addr_54" to="llike_1_load_54" fromId="2638" toId="2721">
</dataflow>
<dataflow id="9339" from="tmp_s" to="zext_ln26_107" fromId="433" toId="2722">
</dataflow>
<dataflow id="9340" from="llike_1_load_54" to="lshr_ln26_107" fromId="2721" toId="2723">
</dataflow>
<dataflow id="9341" from="zext_ln26_107" to="lshr_ln26_107" fromId="2722" toId="2723">
</dataflow>
<dataflow id="9342" from="lshr_ln26_107" to="trunc_ln26_107" fromId="2723" toId="2724">
</dataflow>
<dataflow id="9343" from="trunc_ln26_107" to="bitcast_ln26_107" fromId="2724" toId="2725">
</dataflow>
<dataflow id="9344" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_245" fromId="4764" toId="2726">
</dataflow>
<dataflow id="9345" from="bitcast_ln26_106" to="tmp_245" fromId="2720" toId="2726">
</dataflow>
<dataflow id="9346" from="bitcast_ln26_107" to="tmp_245" fromId="2725" toId="2726">
</dataflow>
<dataflow id="9347" from="tmp" to="tmp_245" fromId="129" toId="2726">
</dataflow>
<dataflow id="9348" from="llike_addr_55" to="llike_load_55" fromId="2684" toId="2727">
</dataflow>
<dataflow id="9349" from="llike_1_addr_55" to="llike_1_load_55" fromId="2685" toId="2728">
</dataflow>
<dataflow id="9350" from="tmp_2" to="tmp_981" fromId="426" toId="2729">
</dataflow>
<dataflow id="9352" from="StgValue_9351" to="tmp_981" fromId="9351" toId="2729">
</dataflow>
<dataflow id="9353" from="tmp_981" to="tmp_981_cast" fromId="2729" toId="2730">
</dataflow>
<dataflow id="9354" from="llike" to="llike_addr_56" fromId="4026" toId="2731">
</dataflow>
<dataflow id="9355" from="StgValue_4201" to="llike_addr_56" fromId="4201" toId="2731">
</dataflow>
<dataflow id="9356" from="tmp_981_cast" to="llike_addr_56" fromId="2730" toId="2731">
</dataflow>
<dataflow id="9357" from="llike_1" to="llike_1_addr_56" fromId="4027" toId="2732">
</dataflow>
<dataflow id="9358" from="StgValue_4201" to="llike_1_addr_56" fromId="4201" toId="2732">
</dataflow>
<dataflow id="9359" from="tmp_981_cast" to="llike_1_addr_56" fromId="2730" toId="2732">
</dataflow>
<dataflow id="9360" from="p_42" to="bitcast_ln29_84" fromId="2656" toId="2733">
</dataflow>
<dataflow id="9361" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_196" fromId="5408" toId="2734">
</dataflow>
<dataflow id="9362" from="bitcast_ln29_84" to="tmp_196" fromId="2733" toId="2734">
</dataflow>
<dataflow id="9363" from="StgValue_5411" to="tmp_196" fromId="5411" toId="2734">
</dataflow>
<dataflow id="9364" from="StgValue_5413" to="tmp_196" fromId="5413" toId="2734">
</dataflow>
<dataflow id="9365" from="bitcast_ln29_84" to="trunc_ln29_84" fromId="2733" toId="2735">
</dataflow>
<dataflow id="9366" from="min_p_84" to="bitcast_ln29_85" fromId="2701" toId="2736">
</dataflow>
<dataflow id="9367" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_197" fromId="5408" toId="2737">
</dataflow>
<dataflow id="9368" from="bitcast_ln29_85" to="tmp_197" fromId="2736" toId="2737">
</dataflow>
<dataflow id="9369" from="StgValue_5411" to="tmp_197" fromId="5411" toId="2737">
</dataflow>
<dataflow id="9370" from="StgValue_5413" to="tmp_197" fromId="5413" toId="2737">
</dataflow>
<dataflow id="9371" from="bitcast_ln29_85" to="trunc_ln29_85" fromId="2736" toId="2738">
</dataflow>
<dataflow id="9372" from="tmp_196" to="icmp_ln29_168" fromId="2734" toId="2739">
</dataflow>
<dataflow id="9373" from="StgValue_5423" to="icmp_ln29_168" fromId="5423" toId="2739">
</dataflow>
<dataflow id="9374" from="trunc_ln29_84" to="icmp_ln29_169" fromId="2735" toId="2740">
</dataflow>
<dataflow id="9375" from="StgValue_5426" to="icmp_ln29_169" fromId="5426" toId="2740">
</dataflow>
<dataflow id="9376" from="icmp_ln29_169" to="or_ln29_84" fromId="2740" toId="2741">
</dataflow>
<dataflow id="9377" from="icmp_ln29_168" to="or_ln29_84" fromId="2739" toId="2741">
</dataflow>
<dataflow id="9378" from="tmp_197" to="icmp_ln29_170" fromId="2737" toId="2742">
</dataflow>
<dataflow id="9379" from="StgValue_5423" to="icmp_ln29_170" fromId="5423" toId="2742">
</dataflow>
<dataflow id="9380" from="trunc_ln29_85" to="icmp_ln29_171" fromId="2738" toId="2743">
</dataflow>
<dataflow id="9381" from="StgValue_5426" to="icmp_ln29_171" fromId="5426" toId="2743">
</dataflow>
<dataflow id="9382" from="icmp_ln29_171" to="or_ln29_85" fromId="2743" toId="2744">
</dataflow>
<dataflow id="9383" from="icmp_ln29_170" to="or_ln29_85" fromId="2742" toId="2744">
</dataflow>
<dataflow id="9384" from="or_ln29_84" to="and_ln29_84" fromId="2741" toId="2745">
</dataflow>
<dataflow id="9385" from="or_ln29_85" to="and_ln29_84" fromId="2744" toId="2745">
</dataflow>
<dataflow id="9386" from="p_42" to="tmp_198" fromId="2656" toId="2746">
</dataflow>
<dataflow id="9387" from="min_p_84" to="tmp_198" fromId="2701" toId="2746">
</dataflow>
<dataflow id="9388" from="and_ln29_84" to="and_ln29_85" fromId="2745" toId="2747">
</dataflow>
<dataflow id="9389" from="tmp_198" to="and_ln29_85" fromId="2746" toId="2747">
</dataflow>
<dataflow id="9390" from="and_ln29_85" to="min_p_86" fromId="2747" toId="2748">
</dataflow>
<dataflow id="9391" from="p_42" to="min_p_86" fromId="2656" toId="2748">
</dataflow>
<dataflow id="9392" from="min_p_84" to="min_p_86" fromId="2701" toId="2748">
</dataflow>
<dataflow id="9393" from="p_43" to="tmp_202" fromId="2703" toId="2749">
</dataflow>
<dataflow id="9394" from="min_p_86" to="tmp_202" fromId="2748" toId="2749">
</dataflow>
<dataflow id="9395" from="add52_43" to="p_44" fromId="2521" toId="2750">
</dataflow>
<dataflow id="9396" from="tmp_10" to="p_44" fromId="413" toId="2750">
</dataflow>
<dataflow id="9397" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2751">
</dataflow>
<dataflow id="9398" from="p_44" to="specfucore_ln8" fromId="2750" toId="2751">
</dataflow>
<dataflow id="9399" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2751">
</dataflow>
<dataflow id="9400" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2751">
</dataflow>
<dataflow id="9401" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2751">
</dataflow>
<dataflow id="9402" from="add52_44" to="p_45" fromId="2568" toId="2752">
</dataflow>
<dataflow id="9403" from="tmp_10" to="p_45" fromId="413" toId="2752">
</dataflow>
<dataflow id="9404" from="add52_45" to="p_46" fromId="2615" toId="2753">
</dataflow>
<dataflow id="9405" from="tmp_10" to="p_46" fromId="413" toId="2753">
</dataflow>
<dataflow id="9406" from="add52_46" to="p_47" fromId="2662" toId="2754">
</dataflow>
<dataflow id="9407" from="tmp_10" to="p_47" fromId="413" toId="2754">
</dataflow>
<dataflow id="9408" from="add52_47" to="p_48" fromId="2709" toId="2755">
</dataflow>
<dataflow id="9409" from="tmp_10" to="p_48" fromId="413" toId="2755">
</dataflow>
<dataflow id="9410" from="tmp_225" to="add52_48" fromId="2538" toId="2756">
</dataflow>
<dataflow id="9411" from="bitcast_ln27_49" to="add52_48" fromId="2573" toId="2756">
</dataflow>
<dataflow id="9412" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2757">
</dataflow>
<dataflow id="9413" from="add52_48" to="specfucore_ln28" fromId="2756" toId="2757">
</dataflow>
<dataflow id="9414" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2757">
</dataflow>
<dataflow id="9415" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2757">
</dataflow>
<dataflow id="9416" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2757">
</dataflow>
<dataflow id="9417" from="tmp_230" to="add52_49" fromId="2585" toId="2758">
</dataflow>
<dataflow id="9418" from="bitcast_ln27_50" to="add52_49" fromId="2620" toId="2758">
</dataflow>
<dataflow id="9419" from="tmp_235" to="add52_50" fromId="2632" toId="2759">
</dataflow>
<dataflow id="9420" from="bitcast_ln27_51" to="add52_50" fromId="2667" toId="2759">
</dataflow>
<dataflow id="9421" from="tmp_240" to="add52_51" fromId="2679" toId="2760">
</dataflow>
<dataflow id="9422" from="bitcast_ln27_52" to="add52_51" fromId="2714" toId="2760">
</dataflow>
<dataflow id="9423" from="tmp_246" to="bitcast_ln27_53" fromId="253" toId="2761">
</dataflow>
<dataflow id="9424" from="tmp_245" to="add52_52" fromId="2726" toId="2762">
</dataflow>
<dataflow id="9425" from="bitcast_ln27_53" to="add52_52" fromId="2761" toId="2762">
</dataflow>
<dataflow id="9426" from="llike_addr_55" to="llike_load_55" fromId="2684" toId="2763">
</dataflow>
<dataflow id="9427" from="tmp_s" to="zext_ln26_108" fromId="433" toId="2764">
</dataflow>
<dataflow id="9428" from="llike_load_55" to="lshr_ln26_108" fromId="2763" toId="2765">
</dataflow>
<dataflow id="9429" from="zext_ln26_108" to="lshr_ln26_108" fromId="2764" toId="2765">
</dataflow>
<dataflow id="9430" from="lshr_ln26_108" to="trunc_ln26_108" fromId="2765" toId="2766">
</dataflow>
<dataflow id="9431" from="trunc_ln26_108" to="bitcast_ln26_108" fromId="2766" toId="2767">
</dataflow>
<dataflow id="9432" from="llike_1_addr_55" to="llike_1_load_55" fromId="2685" toId="2768">
</dataflow>
<dataflow id="9433" from="tmp_s" to="zext_ln26_109" fromId="433" toId="2769">
</dataflow>
<dataflow id="9434" from="llike_1_load_55" to="lshr_ln26_109" fromId="2768" toId="2770">
</dataflow>
<dataflow id="9435" from="zext_ln26_109" to="lshr_ln26_109" fromId="2769" toId="2770">
</dataflow>
<dataflow id="9436" from="lshr_ln26_109" to="trunc_ln26_109" fromId="2770" toId="2771">
</dataflow>
<dataflow id="9437" from="trunc_ln26_109" to="bitcast_ln26_109" fromId="2771" toId="2772">
</dataflow>
<dataflow id="9438" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_250" fromId="4764" toId="2773">
</dataflow>
<dataflow id="9439" from="bitcast_ln26_108" to="tmp_250" fromId="2767" toId="2773">
</dataflow>
<dataflow id="9440" from="bitcast_ln26_109" to="tmp_250" fromId="2772" toId="2773">
</dataflow>
<dataflow id="9441" from="tmp" to="tmp_250" fromId="129" toId="2773">
</dataflow>
<dataflow id="9442" from="llike_addr_56" to="llike_load_56" fromId="2731" toId="2774">
</dataflow>
<dataflow id="9443" from="llike_1_addr_56" to="llike_1_load_56" fromId="2732" toId="2775">
</dataflow>
<dataflow id="9444" from="select_ln4" to="add_ln19" fromId="124" toId="2776">
</dataflow>
<dataflow id="9446" from="StgValue_9445" to="add_ln19" fromId="9445" toId="2776">
</dataflow>
<dataflow id="9447" from="add_ln19" to="store_ln19" fromId="2776" toId="2777">
</dataflow>
<dataflow id="9448" from="curr" to="store_ln19" fromId="102" toId="2777">
</dataflow>
<dataflow id="9449" from="tmp_2" to="tmp_982" fromId="426" toId="2779">
</dataflow>
<dataflow id="9451" from="StgValue_9450" to="tmp_982" fromId="9450" toId="2779">
</dataflow>
<dataflow id="9452" from="tmp_982" to="tmp_982_cast" fromId="2779" toId="2780">
</dataflow>
<dataflow id="9453" from="llike" to="llike_addr_57" fromId="4026" toId="2781">
</dataflow>
<dataflow id="9454" from="StgValue_4201" to="llike_addr_57" fromId="4201" toId="2781">
</dataflow>
<dataflow id="9455" from="tmp_982_cast" to="llike_addr_57" fromId="2780" toId="2781">
</dataflow>
<dataflow id="9456" from="llike_1" to="llike_1_addr_57" fromId="4027" toId="2782">
</dataflow>
<dataflow id="9457" from="StgValue_4201" to="llike_1_addr_57" fromId="4201" toId="2782">
</dataflow>
<dataflow id="9458" from="tmp_982_cast" to="llike_1_addr_57" fromId="2780" toId="2782">
</dataflow>
<dataflow id="9459" from="p_43" to="bitcast_ln29_86" fromId="2703" toId="2783">
</dataflow>
<dataflow id="9460" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_200" fromId="5408" toId="2784">
</dataflow>
<dataflow id="9461" from="bitcast_ln29_86" to="tmp_200" fromId="2783" toId="2784">
</dataflow>
<dataflow id="9462" from="StgValue_5411" to="tmp_200" fromId="5411" toId="2784">
</dataflow>
<dataflow id="9463" from="StgValue_5413" to="tmp_200" fromId="5413" toId="2784">
</dataflow>
<dataflow id="9464" from="bitcast_ln29_86" to="trunc_ln29_86" fromId="2783" toId="2785">
</dataflow>
<dataflow id="9465" from="min_p_86" to="bitcast_ln29_87" fromId="2748" toId="2786">
</dataflow>
<dataflow id="9466" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_201" fromId="5408" toId="2787">
</dataflow>
<dataflow id="9467" from="bitcast_ln29_87" to="tmp_201" fromId="2786" toId="2787">
</dataflow>
<dataflow id="9468" from="StgValue_5411" to="tmp_201" fromId="5411" toId="2787">
</dataflow>
<dataflow id="9469" from="StgValue_5413" to="tmp_201" fromId="5413" toId="2787">
</dataflow>
<dataflow id="9470" from="bitcast_ln29_87" to="trunc_ln29_87" fromId="2786" toId="2788">
</dataflow>
<dataflow id="9471" from="tmp_200" to="icmp_ln29_172" fromId="2784" toId="2789">
</dataflow>
<dataflow id="9472" from="StgValue_5423" to="icmp_ln29_172" fromId="5423" toId="2789">
</dataflow>
<dataflow id="9473" from="trunc_ln29_86" to="icmp_ln29_173" fromId="2785" toId="2790">
</dataflow>
<dataflow id="9474" from="StgValue_5426" to="icmp_ln29_173" fromId="5426" toId="2790">
</dataflow>
<dataflow id="9475" from="icmp_ln29_173" to="or_ln29_86" fromId="2790" toId="2791">
</dataflow>
<dataflow id="9476" from="icmp_ln29_172" to="or_ln29_86" fromId="2789" toId="2791">
</dataflow>
<dataflow id="9477" from="tmp_201" to="icmp_ln29_174" fromId="2787" toId="2792">
</dataflow>
<dataflow id="9478" from="StgValue_5423" to="icmp_ln29_174" fromId="5423" toId="2792">
</dataflow>
<dataflow id="9479" from="trunc_ln29_87" to="icmp_ln29_175" fromId="2788" toId="2793">
</dataflow>
<dataflow id="9480" from="StgValue_5426" to="icmp_ln29_175" fromId="5426" toId="2793">
</dataflow>
<dataflow id="9481" from="icmp_ln29_175" to="or_ln29_87" fromId="2793" toId="2794">
</dataflow>
<dataflow id="9482" from="icmp_ln29_174" to="or_ln29_87" fromId="2792" toId="2794">
</dataflow>
<dataflow id="9483" from="or_ln29_86" to="and_ln29_86" fromId="2791" toId="2795">
</dataflow>
<dataflow id="9484" from="or_ln29_87" to="and_ln29_86" fromId="2794" toId="2795">
</dataflow>
<dataflow id="9485" from="p_43" to="tmp_202" fromId="2703" toId="2796">
</dataflow>
<dataflow id="9486" from="min_p_86" to="tmp_202" fromId="2748" toId="2796">
</dataflow>
<dataflow id="9487" from="and_ln29_86" to="and_ln29_87" fromId="2795" toId="2797">
</dataflow>
<dataflow id="9488" from="tmp_202" to="and_ln29_87" fromId="2796" toId="2797">
</dataflow>
<dataflow id="9489" from="and_ln29_87" to="min_p_88" fromId="2797" toId="2798">
</dataflow>
<dataflow id="9490" from="p_43" to="min_p_88" fromId="2703" toId="2798">
</dataflow>
<dataflow id="9491" from="min_p_86" to="min_p_88" fromId="2748" toId="2798">
</dataflow>
<dataflow id="9492" from="p_44" to="tmp_206" fromId="2750" toId="2799">
</dataflow>
<dataflow id="9493" from="min_p_88" to="tmp_206" fromId="2798" toId="2799">
</dataflow>
<dataflow id="9494" from="add52_44" to="p_45" fromId="2568" toId="2800">
</dataflow>
<dataflow id="9495" from="tmp_10" to="p_45" fromId="413" toId="2800">
</dataflow>
<dataflow id="9496" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2801">
</dataflow>
<dataflow id="9497" from="p_45" to="specfucore_ln8" fromId="2800" toId="2801">
</dataflow>
<dataflow id="9498" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2801">
</dataflow>
<dataflow id="9499" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2801">
</dataflow>
<dataflow id="9500" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2801">
</dataflow>
<dataflow id="9501" from="add52_45" to="p_46" fromId="2615" toId="2802">
</dataflow>
<dataflow id="9502" from="tmp_10" to="p_46" fromId="413" toId="2802">
</dataflow>
<dataflow id="9503" from="add52_46" to="p_47" fromId="2662" toId="2803">
</dataflow>
<dataflow id="9504" from="tmp_10" to="p_47" fromId="413" toId="2803">
</dataflow>
<dataflow id="9505" from="add52_47" to="p_48" fromId="2709" toId="2804">
</dataflow>
<dataflow id="9506" from="tmp_10" to="p_48" fromId="413" toId="2804">
</dataflow>
<dataflow id="9507" from="add52_48" to="p_49" fromId="2756" toId="2805">
</dataflow>
<dataflow id="9508" from="tmp_10" to="p_49" fromId="413" toId="2805">
</dataflow>
<dataflow id="9509" from="tmp_230" to="add52_49" fromId="2585" toId="2806">
</dataflow>
<dataflow id="9510" from="bitcast_ln27_50" to="add52_49" fromId="2620" toId="2806">
</dataflow>
<dataflow id="9511" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2807">
</dataflow>
<dataflow id="9512" from="add52_49" to="specfucore_ln28" fromId="2806" toId="2807">
</dataflow>
<dataflow id="9513" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2807">
</dataflow>
<dataflow id="9514" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2807">
</dataflow>
<dataflow id="9515" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2807">
</dataflow>
<dataflow id="9516" from="tmp_235" to="add52_50" fromId="2632" toId="2808">
</dataflow>
<dataflow id="9517" from="bitcast_ln27_51" to="add52_50" fromId="2667" toId="2808">
</dataflow>
<dataflow id="9518" from="tmp_240" to="add52_51" fromId="2679" toId="2809">
</dataflow>
<dataflow id="9519" from="bitcast_ln27_52" to="add52_51" fromId="2714" toId="2809">
</dataflow>
<dataflow id="9520" from="tmp_245" to="add52_52" fromId="2726" toId="2810">
</dataflow>
<dataflow id="9521" from="bitcast_ln27_53" to="add52_52" fromId="2761" toId="2810">
</dataflow>
<dataflow id="9522" from="tmp_251" to="bitcast_ln27_54" fromId="254" toId="2811">
</dataflow>
<dataflow id="9523" from="tmp_250" to="add52_53" fromId="2773" toId="2812">
</dataflow>
<dataflow id="9524" from="bitcast_ln27_54" to="add52_53" fromId="2811" toId="2812">
</dataflow>
<dataflow id="9525" from="llike_addr_56" to="llike_load_56" fromId="2731" toId="2813">
</dataflow>
<dataflow id="9526" from="tmp_s" to="zext_ln26_110" fromId="433" toId="2814">
</dataflow>
<dataflow id="9527" from="llike_load_56" to="lshr_ln26_110" fromId="2813" toId="2815">
</dataflow>
<dataflow id="9528" from="zext_ln26_110" to="lshr_ln26_110" fromId="2814" toId="2815">
</dataflow>
<dataflow id="9529" from="lshr_ln26_110" to="trunc_ln26_110" fromId="2815" toId="2816">
</dataflow>
<dataflow id="9530" from="trunc_ln26_110" to="bitcast_ln26_110" fromId="2816" toId="2817">
</dataflow>
<dataflow id="9531" from="llike_1_addr_56" to="llike_1_load_56" fromId="2732" toId="2818">
</dataflow>
<dataflow id="9532" from="tmp_s" to="zext_ln26_111" fromId="433" toId="2819">
</dataflow>
<dataflow id="9533" from="llike_1_load_56" to="lshr_ln26_111" fromId="2818" toId="2820">
</dataflow>
<dataflow id="9534" from="zext_ln26_111" to="lshr_ln26_111" fromId="2819" toId="2820">
</dataflow>
<dataflow id="9535" from="lshr_ln26_111" to="trunc_ln26_111" fromId="2820" toId="2821">
</dataflow>
<dataflow id="9536" from="trunc_ln26_111" to="bitcast_ln26_111" fromId="2821" toId="2822">
</dataflow>
<dataflow id="9537" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_255" fromId="4764" toId="2823">
</dataflow>
<dataflow id="9538" from="bitcast_ln26_110" to="tmp_255" fromId="2817" toId="2823">
</dataflow>
<dataflow id="9539" from="bitcast_ln26_111" to="tmp_255" fromId="2822" toId="2823">
</dataflow>
<dataflow id="9540" from="tmp" to="tmp_255" fromId="129" toId="2823">
</dataflow>
<dataflow id="9541" from="llike_addr_57" to="llike_load_57" fromId="2781" toId="2824">
</dataflow>
<dataflow id="9542" from="llike_1_addr_57" to="llike_1_load_57" fromId="2782" toId="2825">
</dataflow>
<dataflow id="9543" from="tmp_2" to="tmp_983" fromId="426" toId="2826">
</dataflow>
<dataflow id="9545" from="StgValue_9544" to="tmp_983" fromId="9544" toId="2826">
</dataflow>
<dataflow id="9546" from="tmp_983" to="tmp_983_cast" fromId="2826" toId="2827">
</dataflow>
<dataflow id="9547" from="llike" to="llike_addr_58" fromId="4026" toId="2828">
</dataflow>
<dataflow id="9548" from="StgValue_4201" to="llike_addr_58" fromId="4201" toId="2828">
</dataflow>
<dataflow id="9549" from="tmp_983_cast" to="llike_addr_58" fromId="2827" toId="2828">
</dataflow>
<dataflow id="9550" from="llike_1" to="llike_1_addr_58" fromId="4027" toId="2829">
</dataflow>
<dataflow id="9551" from="StgValue_4201" to="llike_1_addr_58" fromId="4201" toId="2829">
</dataflow>
<dataflow id="9552" from="tmp_983_cast" to="llike_1_addr_58" fromId="2827" toId="2829">
</dataflow>
<dataflow id="9553" from="p_44" to="bitcast_ln29_88" fromId="2750" toId="2830">
</dataflow>
<dataflow id="9554" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_204" fromId="5408" toId="2831">
</dataflow>
<dataflow id="9555" from="bitcast_ln29_88" to="tmp_204" fromId="2830" toId="2831">
</dataflow>
<dataflow id="9556" from="StgValue_5411" to="tmp_204" fromId="5411" toId="2831">
</dataflow>
<dataflow id="9557" from="StgValue_5413" to="tmp_204" fromId="5413" toId="2831">
</dataflow>
<dataflow id="9558" from="bitcast_ln29_88" to="trunc_ln29_88" fromId="2830" toId="2832">
</dataflow>
<dataflow id="9559" from="min_p_88" to="bitcast_ln29_89" fromId="2798" toId="2833">
</dataflow>
<dataflow id="9560" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_205" fromId="5408" toId="2834">
</dataflow>
<dataflow id="9561" from="bitcast_ln29_89" to="tmp_205" fromId="2833" toId="2834">
</dataflow>
<dataflow id="9562" from="StgValue_5411" to="tmp_205" fromId="5411" toId="2834">
</dataflow>
<dataflow id="9563" from="StgValue_5413" to="tmp_205" fromId="5413" toId="2834">
</dataflow>
<dataflow id="9564" from="bitcast_ln29_89" to="trunc_ln29_89" fromId="2833" toId="2835">
</dataflow>
<dataflow id="9565" from="tmp_204" to="icmp_ln29_176" fromId="2831" toId="2836">
</dataflow>
<dataflow id="9566" from="StgValue_5423" to="icmp_ln29_176" fromId="5423" toId="2836">
</dataflow>
<dataflow id="9567" from="trunc_ln29_88" to="icmp_ln29_177" fromId="2832" toId="2837">
</dataflow>
<dataflow id="9568" from="StgValue_5426" to="icmp_ln29_177" fromId="5426" toId="2837">
</dataflow>
<dataflow id="9569" from="icmp_ln29_177" to="or_ln29_88" fromId="2837" toId="2838">
</dataflow>
<dataflow id="9570" from="icmp_ln29_176" to="or_ln29_88" fromId="2836" toId="2838">
</dataflow>
<dataflow id="9571" from="tmp_205" to="icmp_ln29_178" fromId="2834" toId="2839">
</dataflow>
<dataflow id="9572" from="StgValue_5423" to="icmp_ln29_178" fromId="5423" toId="2839">
</dataflow>
<dataflow id="9573" from="trunc_ln29_89" to="icmp_ln29_179" fromId="2835" toId="2840">
</dataflow>
<dataflow id="9574" from="StgValue_5426" to="icmp_ln29_179" fromId="5426" toId="2840">
</dataflow>
<dataflow id="9575" from="icmp_ln29_179" to="or_ln29_89" fromId="2840" toId="2841">
</dataflow>
<dataflow id="9576" from="icmp_ln29_178" to="or_ln29_89" fromId="2839" toId="2841">
</dataflow>
<dataflow id="9577" from="or_ln29_88" to="and_ln29_88" fromId="2838" toId="2842">
</dataflow>
<dataflow id="9578" from="or_ln29_89" to="and_ln29_88" fromId="2841" toId="2842">
</dataflow>
<dataflow id="9579" from="p_44" to="tmp_206" fromId="2750" toId="2843">
</dataflow>
<dataflow id="9580" from="min_p_88" to="tmp_206" fromId="2798" toId="2843">
</dataflow>
<dataflow id="9581" from="and_ln29_88" to="and_ln29_89" fromId="2842" toId="2844">
</dataflow>
<dataflow id="9582" from="tmp_206" to="and_ln29_89" fromId="2843" toId="2844">
</dataflow>
<dataflow id="9583" from="and_ln29_89" to="min_p_90" fromId="2844" toId="2845">
</dataflow>
<dataflow id="9584" from="p_44" to="min_p_90" fromId="2750" toId="2845">
</dataflow>
<dataflow id="9585" from="min_p_88" to="min_p_90" fromId="2798" toId="2845">
</dataflow>
<dataflow id="9586" from="p_45" to="tmp_210" fromId="2800" toId="2846">
</dataflow>
<dataflow id="9587" from="min_p_90" to="tmp_210" fromId="2845" toId="2846">
</dataflow>
<dataflow id="9588" from="add52_45" to="p_46" fromId="2615" toId="2847">
</dataflow>
<dataflow id="9589" from="tmp_10" to="p_46" fromId="413" toId="2847">
</dataflow>
<dataflow id="9590" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2848">
</dataflow>
<dataflow id="9591" from="p_46" to="specfucore_ln8" fromId="2847" toId="2848">
</dataflow>
<dataflow id="9592" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2848">
</dataflow>
<dataflow id="9593" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2848">
</dataflow>
<dataflow id="9594" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2848">
</dataflow>
<dataflow id="9595" from="add52_46" to="p_47" fromId="2662" toId="2849">
</dataflow>
<dataflow id="9596" from="tmp_10" to="p_47" fromId="413" toId="2849">
</dataflow>
<dataflow id="9597" from="add52_47" to="p_48" fromId="2709" toId="2850">
</dataflow>
<dataflow id="9598" from="tmp_10" to="p_48" fromId="413" toId="2850">
</dataflow>
<dataflow id="9599" from="add52_48" to="p_49" fromId="2756" toId="2851">
</dataflow>
<dataflow id="9600" from="tmp_10" to="p_49" fromId="413" toId="2851">
</dataflow>
<dataflow id="9601" from="add52_49" to="p_50" fromId="2806" toId="2852">
</dataflow>
<dataflow id="9602" from="tmp_10" to="p_50" fromId="413" toId="2852">
</dataflow>
<dataflow id="9603" from="tmp_235" to="add52_50" fromId="2632" toId="2853">
</dataflow>
<dataflow id="9604" from="bitcast_ln27_51" to="add52_50" fromId="2667" toId="2853">
</dataflow>
<dataflow id="9605" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2854">
</dataflow>
<dataflow id="9606" from="add52_50" to="specfucore_ln28" fromId="2853" toId="2854">
</dataflow>
<dataflow id="9607" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2854">
</dataflow>
<dataflow id="9608" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2854">
</dataflow>
<dataflow id="9609" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2854">
</dataflow>
<dataflow id="9610" from="tmp_240" to="add52_51" fromId="2679" toId="2855">
</dataflow>
<dataflow id="9611" from="bitcast_ln27_52" to="add52_51" fromId="2714" toId="2855">
</dataflow>
<dataflow id="9612" from="tmp_245" to="add52_52" fromId="2726" toId="2856">
</dataflow>
<dataflow id="9613" from="bitcast_ln27_53" to="add52_52" fromId="2761" toId="2856">
</dataflow>
<dataflow id="9614" from="tmp_250" to="add52_53" fromId="2773" toId="2857">
</dataflow>
<dataflow id="9615" from="bitcast_ln27_54" to="add52_53" fromId="2811" toId="2857">
</dataflow>
<dataflow id="9616" from="tmp_256" to="bitcast_ln27_55" fromId="279" toId="2858">
</dataflow>
<dataflow id="9617" from="tmp_255" to="add52_54" fromId="2823" toId="2859">
</dataflow>
<dataflow id="9618" from="bitcast_ln27_55" to="add52_54" fromId="2858" toId="2859">
</dataflow>
<dataflow id="9619" from="llike_addr_57" to="llike_load_57" fromId="2781" toId="2860">
</dataflow>
<dataflow id="9620" from="tmp_s" to="zext_ln26_112" fromId="433" toId="2861">
</dataflow>
<dataflow id="9621" from="llike_load_57" to="lshr_ln26_112" fromId="2860" toId="2862">
</dataflow>
<dataflow id="9622" from="zext_ln26_112" to="lshr_ln26_112" fromId="2861" toId="2862">
</dataflow>
<dataflow id="9623" from="lshr_ln26_112" to="trunc_ln26_112" fromId="2862" toId="2863">
</dataflow>
<dataflow id="9624" from="trunc_ln26_112" to="bitcast_ln26_112" fromId="2863" toId="2864">
</dataflow>
<dataflow id="9625" from="llike_1_addr_57" to="llike_1_load_57" fromId="2782" toId="2865">
</dataflow>
<dataflow id="9626" from="tmp_s" to="zext_ln26_113" fromId="433" toId="2866">
</dataflow>
<dataflow id="9627" from="llike_1_load_57" to="lshr_ln26_113" fromId="2865" toId="2867">
</dataflow>
<dataflow id="9628" from="zext_ln26_113" to="lshr_ln26_113" fromId="2866" toId="2867">
</dataflow>
<dataflow id="9629" from="lshr_ln26_113" to="trunc_ln26_113" fromId="2867" toId="2868">
</dataflow>
<dataflow id="9630" from="trunc_ln26_113" to="bitcast_ln26_113" fromId="2868" toId="2869">
</dataflow>
<dataflow id="9631" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_260" fromId="4764" toId="2870">
</dataflow>
<dataflow id="9632" from="bitcast_ln26_112" to="tmp_260" fromId="2864" toId="2870">
</dataflow>
<dataflow id="9633" from="bitcast_ln26_113" to="tmp_260" fromId="2869" toId="2870">
</dataflow>
<dataflow id="9634" from="tmp" to="tmp_260" fromId="129" toId="2870">
</dataflow>
<dataflow id="9635" from="llike_addr_58" to="llike_load_58" fromId="2828" toId="2871">
</dataflow>
<dataflow id="9636" from="llike_1_addr_58" to="llike_1_load_58" fromId="2829" toId="2872">
</dataflow>
<dataflow id="9637" from="tmp_2" to="tmp_984" fromId="426" toId="2873">
</dataflow>
<dataflow id="9639" from="StgValue_9638" to="tmp_984" fromId="9638" toId="2873">
</dataflow>
<dataflow id="9640" from="tmp_984" to="tmp_984_cast" fromId="2873" toId="2874">
</dataflow>
<dataflow id="9641" from="llike" to="llike_addr_59" fromId="4026" toId="2875">
</dataflow>
<dataflow id="9642" from="StgValue_4201" to="llike_addr_59" fromId="4201" toId="2875">
</dataflow>
<dataflow id="9643" from="tmp_984_cast" to="llike_addr_59" fromId="2874" toId="2875">
</dataflow>
<dataflow id="9644" from="llike_1" to="llike_1_addr_59" fromId="4027" toId="2876">
</dataflow>
<dataflow id="9645" from="StgValue_4201" to="llike_1_addr_59" fromId="4201" toId="2876">
</dataflow>
<dataflow id="9646" from="tmp_984_cast" to="llike_1_addr_59" fromId="2874" toId="2876">
</dataflow>
<dataflow id="9647" from="p_45" to="bitcast_ln29_90" fromId="2800" toId="2877">
</dataflow>
<dataflow id="9648" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_208" fromId="5408" toId="2878">
</dataflow>
<dataflow id="9649" from="bitcast_ln29_90" to="tmp_208" fromId="2877" toId="2878">
</dataflow>
<dataflow id="9650" from="StgValue_5411" to="tmp_208" fromId="5411" toId="2878">
</dataflow>
<dataflow id="9651" from="StgValue_5413" to="tmp_208" fromId="5413" toId="2878">
</dataflow>
<dataflow id="9652" from="bitcast_ln29_90" to="trunc_ln29_90" fromId="2877" toId="2879">
</dataflow>
<dataflow id="9653" from="min_p_90" to="bitcast_ln29_91" fromId="2845" toId="2880">
</dataflow>
<dataflow id="9654" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_209" fromId="5408" toId="2881">
</dataflow>
<dataflow id="9655" from="bitcast_ln29_91" to="tmp_209" fromId="2880" toId="2881">
</dataflow>
<dataflow id="9656" from="StgValue_5411" to="tmp_209" fromId="5411" toId="2881">
</dataflow>
<dataflow id="9657" from="StgValue_5413" to="tmp_209" fromId="5413" toId="2881">
</dataflow>
<dataflow id="9658" from="bitcast_ln29_91" to="trunc_ln29_91" fromId="2880" toId="2882">
</dataflow>
<dataflow id="9659" from="tmp_208" to="icmp_ln29_180" fromId="2878" toId="2883">
</dataflow>
<dataflow id="9660" from="StgValue_5423" to="icmp_ln29_180" fromId="5423" toId="2883">
</dataflow>
<dataflow id="9661" from="trunc_ln29_90" to="icmp_ln29_181" fromId="2879" toId="2884">
</dataflow>
<dataflow id="9662" from="StgValue_5426" to="icmp_ln29_181" fromId="5426" toId="2884">
</dataflow>
<dataflow id="9663" from="icmp_ln29_181" to="or_ln29_90" fromId="2884" toId="2885">
</dataflow>
<dataflow id="9664" from="icmp_ln29_180" to="or_ln29_90" fromId="2883" toId="2885">
</dataflow>
<dataflow id="9665" from="tmp_209" to="icmp_ln29_182" fromId="2881" toId="2886">
</dataflow>
<dataflow id="9666" from="StgValue_5423" to="icmp_ln29_182" fromId="5423" toId="2886">
</dataflow>
<dataflow id="9667" from="trunc_ln29_91" to="icmp_ln29_183" fromId="2882" toId="2887">
</dataflow>
<dataflow id="9668" from="StgValue_5426" to="icmp_ln29_183" fromId="5426" toId="2887">
</dataflow>
<dataflow id="9669" from="icmp_ln29_183" to="or_ln29_91" fromId="2887" toId="2888">
</dataflow>
<dataflow id="9670" from="icmp_ln29_182" to="or_ln29_91" fromId="2886" toId="2888">
</dataflow>
<dataflow id="9671" from="or_ln29_90" to="and_ln29_90" fromId="2885" toId="2889">
</dataflow>
<dataflow id="9672" from="or_ln29_91" to="and_ln29_90" fromId="2888" toId="2889">
</dataflow>
<dataflow id="9673" from="p_45" to="tmp_210" fromId="2800" toId="2890">
</dataflow>
<dataflow id="9674" from="min_p_90" to="tmp_210" fromId="2845" toId="2890">
</dataflow>
<dataflow id="9675" from="and_ln29_90" to="and_ln29_91" fromId="2889" toId="2891">
</dataflow>
<dataflow id="9676" from="tmp_210" to="and_ln29_91" fromId="2890" toId="2891">
</dataflow>
<dataflow id="9677" from="and_ln29_91" to="min_p_92" fromId="2891" toId="2892">
</dataflow>
<dataflow id="9678" from="p_45" to="min_p_92" fromId="2800" toId="2892">
</dataflow>
<dataflow id="9679" from="min_p_90" to="min_p_92" fromId="2845" toId="2892">
</dataflow>
<dataflow id="9680" from="p_46" to="tmp_214" fromId="2847" toId="2893">
</dataflow>
<dataflow id="9681" from="min_p_92" to="tmp_214" fromId="2892" toId="2893">
</dataflow>
<dataflow id="9682" from="add52_46" to="p_47" fromId="2662" toId="2894">
</dataflow>
<dataflow id="9683" from="tmp_10" to="p_47" fromId="413" toId="2894">
</dataflow>
<dataflow id="9684" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2895">
</dataflow>
<dataflow id="9685" from="p_47" to="specfucore_ln8" fromId="2894" toId="2895">
</dataflow>
<dataflow id="9686" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2895">
</dataflow>
<dataflow id="9687" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2895">
</dataflow>
<dataflow id="9688" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2895">
</dataflow>
<dataflow id="9689" from="add52_47" to="p_48" fromId="2709" toId="2896">
</dataflow>
<dataflow id="9690" from="tmp_10" to="p_48" fromId="413" toId="2896">
</dataflow>
<dataflow id="9691" from="add52_48" to="p_49" fromId="2756" toId="2897">
</dataflow>
<dataflow id="9692" from="tmp_10" to="p_49" fromId="413" toId="2897">
</dataflow>
<dataflow id="9693" from="add52_49" to="p_50" fromId="2806" toId="2898">
</dataflow>
<dataflow id="9694" from="tmp_10" to="p_50" fromId="413" toId="2898">
</dataflow>
<dataflow id="9695" from="add52_50" to="p_51" fromId="2853" toId="2899">
</dataflow>
<dataflow id="9696" from="tmp_10" to="p_51" fromId="413" toId="2899">
</dataflow>
<dataflow id="9697" from="tmp_240" to="add52_51" fromId="2679" toId="2900">
</dataflow>
<dataflow id="9698" from="bitcast_ln27_52" to="add52_51" fromId="2714" toId="2900">
</dataflow>
<dataflow id="9699" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2901">
</dataflow>
<dataflow id="9700" from="add52_51" to="specfucore_ln28" fromId="2900" toId="2901">
</dataflow>
<dataflow id="9701" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2901">
</dataflow>
<dataflow id="9702" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2901">
</dataflow>
<dataflow id="9703" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2901">
</dataflow>
<dataflow id="9704" from="tmp_245" to="add52_52" fromId="2726" toId="2902">
</dataflow>
<dataflow id="9705" from="bitcast_ln27_53" to="add52_52" fromId="2761" toId="2902">
</dataflow>
<dataflow id="9706" from="tmp_250" to="add52_53" fromId="2773" toId="2903">
</dataflow>
<dataflow id="9707" from="bitcast_ln27_54" to="add52_53" fromId="2811" toId="2903">
</dataflow>
<dataflow id="9708" from="tmp_255" to="add52_54" fromId="2823" toId="2904">
</dataflow>
<dataflow id="9709" from="bitcast_ln27_55" to="add52_54" fromId="2858" toId="2904">
</dataflow>
<dataflow id="9710" from="tmp_261" to="bitcast_ln27_56" fromId="280" toId="2905">
</dataflow>
<dataflow id="9711" from="tmp_260" to="add52_55" fromId="2870" toId="2906">
</dataflow>
<dataflow id="9712" from="bitcast_ln27_56" to="add52_55" fromId="2905" toId="2906">
</dataflow>
<dataflow id="9713" from="llike_addr_58" to="llike_load_58" fromId="2828" toId="2907">
</dataflow>
<dataflow id="9714" from="tmp_s" to="zext_ln26_114" fromId="433" toId="2908">
</dataflow>
<dataflow id="9715" from="llike_load_58" to="lshr_ln26_114" fromId="2907" toId="2909">
</dataflow>
<dataflow id="9716" from="zext_ln26_114" to="lshr_ln26_114" fromId="2908" toId="2909">
</dataflow>
<dataflow id="9717" from="lshr_ln26_114" to="trunc_ln26_114" fromId="2909" toId="2910">
</dataflow>
<dataflow id="9718" from="trunc_ln26_114" to="bitcast_ln26_114" fromId="2910" toId="2911">
</dataflow>
<dataflow id="9719" from="llike_1_addr_58" to="llike_1_load_58" fromId="2829" toId="2912">
</dataflow>
<dataflow id="9720" from="tmp_s" to="zext_ln26_115" fromId="433" toId="2913">
</dataflow>
<dataflow id="9721" from="llike_1_load_58" to="lshr_ln26_115" fromId="2912" toId="2914">
</dataflow>
<dataflow id="9722" from="zext_ln26_115" to="lshr_ln26_115" fromId="2913" toId="2914">
</dataflow>
<dataflow id="9723" from="lshr_ln26_115" to="trunc_ln26_115" fromId="2914" toId="2915">
</dataflow>
<dataflow id="9724" from="trunc_ln26_115" to="bitcast_ln26_115" fromId="2915" toId="2916">
</dataflow>
<dataflow id="9725" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_265" fromId="4764" toId="2917">
</dataflow>
<dataflow id="9726" from="bitcast_ln26_114" to="tmp_265" fromId="2911" toId="2917">
</dataflow>
<dataflow id="9727" from="bitcast_ln26_115" to="tmp_265" fromId="2916" toId="2917">
</dataflow>
<dataflow id="9728" from="tmp" to="tmp_265" fromId="129" toId="2917">
</dataflow>
<dataflow id="9729" from="llike_addr_59" to="llike_load_59" fromId="2875" toId="2918">
</dataflow>
<dataflow id="9730" from="llike_1_addr_59" to="llike_1_load_59" fromId="2876" toId="2919">
</dataflow>
<dataflow id="9731" from="tmp_2" to="tmp_985" fromId="426" toId="2920">
</dataflow>
<dataflow id="9733" from="StgValue_9732" to="tmp_985" fromId="9732" toId="2920">
</dataflow>
<dataflow id="9734" from="tmp_985" to="tmp_985_cast" fromId="2920" toId="2921">
</dataflow>
<dataflow id="9735" from="llike" to="llike_addr_60" fromId="4026" toId="2922">
</dataflow>
<dataflow id="9736" from="StgValue_4201" to="llike_addr_60" fromId="4201" toId="2922">
</dataflow>
<dataflow id="9737" from="tmp_985_cast" to="llike_addr_60" fromId="2921" toId="2922">
</dataflow>
<dataflow id="9738" from="llike_1" to="llike_1_addr_60" fromId="4027" toId="2923">
</dataflow>
<dataflow id="9739" from="StgValue_4201" to="llike_1_addr_60" fromId="4201" toId="2923">
</dataflow>
<dataflow id="9740" from="tmp_985_cast" to="llike_1_addr_60" fromId="2921" toId="2923">
</dataflow>
<dataflow id="9741" from="p_46" to="bitcast_ln29_92" fromId="2847" toId="2924">
</dataflow>
<dataflow id="9742" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_212" fromId="5408" toId="2925">
</dataflow>
<dataflow id="9743" from="bitcast_ln29_92" to="tmp_212" fromId="2924" toId="2925">
</dataflow>
<dataflow id="9744" from="StgValue_5411" to="tmp_212" fromId="5411" toId="2925">
</dataflow>
<dataflow id="9745" from="StgValue_5413" to="tmp_212" fromId="5413" toId="2925">
</dataflow>
<dataflow id="9746" from="bitcast_ln29_92" to="trunc_ln29_92" fromId="2924" toId="2926">
</dataflow>
<dataflow id="9747" from="min_p_92" to="bitcast_ln29_93" fromId="2892" toId="2927">
</dataflow>
<dataflow id="9748" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_213" fromId="5408" toId="2928">
</dataflow>
<dataflow id="9749" from="bitcast_ln29_93" to="tmp_213" fromId="2927" toId="2928">
</dataflow>
<dataflow id="9750" from="StgValue_5411" to="tmp_213" fromId="5411" toId="2928">
</dataflow>
<dataflow id="9751" from="StgValue_5413" to="tmp_213" fromId="5413" toId="2928">
</dataflow>
<dataflow id="9752" from="bitcast_ln29_93" to="trunc_ln29_93" fromId="2927" toId="2929">
</dataflow>
<dataflow id="9753" from="tmp_212" to="icmp_ln29_184" fromId="2925" toId="2930">
</dataflow>
<dataflow id="9754" from="StgValue_5423" to="icmp_ln29_184" fromId="5423" toId="2930">
</dataflow>
<dataflow id="9755" from="trunc_ln29_92" to="icmp_ln29_185" fromId="2926" toId="2931">
</dataflow>
<dataflow id="9756" from="StgValue_5426" to="icmp_ln29_185" fromId="5426" toId="2931">
</dataflow>
<dataflow id="9757" from="icmp_ln29_185" to="or_ln29_92" fromId="2931" toId="2932">
</dataflow>
<dataflow id="9758" from="icmp_ln29_184" to="or_ln29_92" fromId="2930" toId="2932">
</dataflow>
<dataflow id="9759" from="tmp_213" to="icmp_ln29_186" fromId="2928" toId="2933">
</dataflow>
<dataflow id="9760" from="StgValue_5423" to="icmp_ln29_186" fromId="5423" toId="2933">
</dataflow>
<dataflow id="9761" from="trunc_ln29_93" to="icmp_ln29_187" fromId="2929" toId="2934">
</dataflow>
<dataflow id="9762" from="StgValue_5426" to="icmp_ln29_187" fromId="5426" toId="2934">
</dataflow>
<dataflow id="9763" from="icmp_ln29_187" to="or_ln29_93" fromId="2934" toId="2935">
</dataflow>
<dataflow id="9764" from="icmp_ln29_186" to="or_ln29_93" fromId="2933" toId="2935">
</dataflow>
<dataflow id="9765" from="or_ln29_92" to="and_ln29_92" fromId="2932" toId="2936">
</dataflow>
<dataflow id="9766" from="or_ln29_93" to="and_ln29_92" fromId="2935" toId="2936">
</dataflow>
<dataflow id="9767" from="p_46" to="tmp_214" fromId="2847" toId="2937">
</dataflow>
<dataflow id="9768" from="min_p_92" to="tmp_214" fromId="2892" toId="2937">
</dataflow>
<dataflow id="9769" from="and_ln29_92" to="and_ln29_93" fromId="2936" toId="2938">
</dataflow>
<dataflow id="9770" from="tmp_214" to="and_ln29_93" fromId="2937" toId="2938">
</dataflow>
<dataflow id="9771" from="and_ln29_93" to="min_p_94" fromId="2938" toId="2939">
</dataflow>
<dataflow id="9772" from="p_46" to="min_p_94" fromId="2847" toId="2939">
</dataflow>
<dataflow id="9773" from="min_p_92" to="min_p_94" fromId="2892" toId="2939">
</dataflow>
<dataflow id="9774" from="p_47" to="tmp_219" fromId="2894" toId="2940">
</dataflow>
<dataflow id="9775" from="min_p_94" to="tmp_219" fromId="2939" toId="2940">
</dataflow>
<dataflow id="9776" from="add52_47" to="p_48" fromId="2709" toId="2941">
</dataflow>
<dataflow id="9777" from="tmp_10" to="p_48" fromId="413" toId="2941">
</dataflow>
<dataflow id="9778" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2942">
</dataflow>
<dataflow id="9779" from="p_48" to="specfucore_ln8" fromId="2941" toId="2942">
</dataflow>
<dataflow id="9780" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2942">
</dataflow>
<dataflow id="9781" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2942">
</dataflow>
<dataflow id="9782" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2942">
</dataflow>
<dataflow id="9783" from="add52_48" to="p_49" fromId="2756" toId="2943">
</dataflow>
<dataflow id="9784" from="tmp_10" to="p_49" fromId="413" toId="2943">
</dataflow>
<dataflow id="9785" from="add52_49" to="p_50" fromId="2806" toId="2944">
</dataflow>
<dataflow id="9786" from="tmp_10" to="p_50" fromId="413" toId="2944">
</dataflow>
<dataflow id="9787" from="add52_50" to="p_51" fromId="2853" toId="2945">
</dataflow>
<dataflow id="9788" from="tmp_10" to="p_51" fromId="413" toId="2945">
</dataflow>
<dataflow id="9789" from="add52_51" to="p_52" fromId="2900" toId="2946">
</dataflow>
<dataflow id="9790" from="tmp_10" to="p_52" fromId="413" toId="2946">
</dataflow>
<dataflow id="9791" from="tmp_245" to="add52_52" fromId="2726" toId="2947">
</dataflow>
<dataflow id="9792" from="bitcast_ln27_53" to="add52_52" fromId="2761" toId="2947">
</dataflow>
<dataflow id="9793" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2948">
</dataflow>
<dataflow id="9794" from="add52_52" to="specfucore_ln28" fromId="2947" toId="2948">
</dataflow>
<dataflow id="9795" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2948">
</dataflow>
<dataflow id="9796" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2948">
</dataflow>
<dataflow id="9797" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2948">
</dataflow>
<dataflow id="9798" from="tmp_250" to="add52_53" fromId="2773" toId="2949">
</dataflow>
<dataflow id="9799" from="bitcast_ln27_54" to="add52_53" fromId="2811" toId="2949">
</dataflow>
<dataflow id="9800" from="tmp_255" to="add52_54" fromId="2823" toId="2950">
</dataflow>
<dataflow id="9801" from="bitcast_ln27_55" to="add52_54" fromId="2858" toId="2950">
</dataflow>
<dataflow id="9802" from="tmp_260" to="add52_55" fromId="2870" toId="2951">
</dataflow>
<dataflow id="9803" from="bitcast_ln27_56" to="add52_55" fromId="2905" toId="2951">
</dataflow>
<dataflow id="9804" from="tmp_266" to="bitcast_ln27_57" fromId="305" toId="2952">
</dataflow>
<dataflow id="9805" from="tmp_265" to="add52_56" fromId="2917" toId="2953">
</dataflow>
<dataflow id="9806" from="bitcast_ln27_57" to="add52_56" fromId="2952" toId="2953">
</dataflow>
<dataflow id="9807" from="llike_addr_59" to="llike_load_59" fromId="2875" toId="2954">
</dataflow>
<dataflow id="9808" from="tmp_s" to="zext_ln26_116" fromId="433" toId="2955">
</dataflow>
<dataflow id="9809" from="llike_load_59" to="lshr_ln26_116" fromId="2954" toId="2956">
</dataflow>
<dataflow id="9810" from="zext_ln26_116" to="lshr_ln26_116" fromId="2955" toId="2956">
</dataflow>
<dataflow id="9811" from="lshr_ln26_116" to="trunc_ln26_116" fromId="2956" toId="2957">
</dataflow>
<dataflow id="9812" from="trunc_ln26_116" to="bitcast_ln26_116" fromId="2957" toId="2958">
</dataflow>
<dataflow id="9813" from="llike_1_addr_59" to="llike_1_load_59" fromId="2876" toId="2959">
</dataflow>
<dataflow id="9814" from="tmp_s" to="zext_ln26_117" fromId="433" toId="2960">
</dataflow>
<dataflow id="9815" from="llike_1_load_59" to="lshr_ln26_117" fromId="2959" toId="2961">
</dataflow>
<dataflow id="9816" from="zext_ln26_117" to="lshr_ln26_117" fromId="2960" toId="2961">
</dataflow>
<dataflow id="9817" from="lshr_ln26_117" to="trunc_ln26_117" fromId="2961" toId="2962">
</dataflow>
<dataflow id="9818" from="trunc_ln26_117" to="bitcast_ln26_117" fromId="2962" toId="2963">
</dataflow>
<dataflow id="9819" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_270" fromId="4764" toId="2964">
</dataflow>
<dataflow id="9820" from="bitcast_ln26_116" to="tmp_270" fromId="2958" toId="2964">
</dataflow>
<dataflow id="9821" from="bitcast_ln26_117" to="tmp_270" fromId="2963" toId="2964">
</dataflow>
<dataflow id="9822" from="tmp" to="tmp_270" fromId="129" toId="2964">
</dataflow>
<dataflow id="9823" from="llike_addr_60" to="llike_load_60" fromId="2922" toId="2965">
</dataflow>
<dataflow id="9824" from="llike_1_addr_60" to="llike_1_load_60" fromId="2923" toId="2966">
</dataflow>
<dataflow id="9825" from="tmp_2" to="tmp_986" fromId="426" toId="2967">
</dataflow>
<dataflow id="9827" from="StgValue_9826" to="tmp_986" fromId="9826" toId="2967">
</dataflow>
<dataflow id="9828" from="tmp_986" to="tmp_986_cast" fromId="2967" toId="2968">
</dataflow>
<dataflow id="9829" from="llike" to="llike_addr_61" fromId="4026" toId="2969">
</dataflow>
<dataflow id="9830" from="StgValue_4201" to="llike_addr_61" fromId="4201" toId="2969">
</dataflow>
<dataflow id="9831" from="tmp_986_cast" to="llike_addr_61" fromId="2968" toId="2969">
</dataflow>
<dataflow id="9832" from="llike_1" to="llike_1_addr_61" fromId="4027" toId="2970">
</dataflow>
<dataflow id="9833" from="StgValue_4201" to="llike_1_addr_61" fromId="4201" toId="2970">
</dataflow>
<dataflow id="9834" from="tmp_986_cast" to="llike_1_addr_61" fromId="2968" toId="2970">
</dataflow>
<dataflow id="9835" from="p_47" to="bitcast_ln29_94" fromId="2894" toId="2971">
</dataflow>
<dataflow id="9836" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_217" fromId="5408" toId="2972">
</dataflow>
<dataflow id="9837" from="bitcast_ln29_94" to="tmp_217" fromId="2971" toId="2972">
</dataflow>
<dataflow id="9838" from="StgValue_5411" to="tmp_217" fromId="5411" toId="2972">
</dataflow>
<dataflow id="9839" from="StgValue_5413" to="tmp_217" fromId="5413" toId="2972">
</dataflow>
<dataflow id="9840" from="bitcast_ln29_94" to="trunc_ln29_94" fromId="2971" toId="2973">
</dataflow>
<dataflow id="9841" from="min_p_94" to="bitcast_ln29_95" fromId="2939" toId="2974">
</dataflow>
<dataflow id="9842" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_218" fromId="5408" toId="2975">
</dataflow>
<dataflow id="9843" from="bitcast_ln29_95" to="tmp_218" fromId="2974" toId="2975">
</dataflow>
<dataflow id="9844" from="StgValue_5411" to="tmp_218" fromId="5411" toId="2975">
</dataflow>
<dataflow id="9845" from="StgValue_5413" to="tmp_218" fromId="5413" toId="2975">
</dataflow>
<dataflow id="9846" from="bitcast_ln29_95" to="trunc_ln29_95" fromId="2974" toId="2976">
</dataflow>
<dataflow id="9847" from="tmp_217" to="icmp_ln29_188" fromId="2972" toId="2977">
</dataflow>
<dataflow id="9848" from="StgValue_5423" to="icmp_ln29_188" fromId="5423" toId="2977">
</dataflow>
<dataflow id="9849" from="trunc_ln29_94" to="icmp_ln29_189" fromId="2973" toId="2978">
</dataflow>
<dataflow id="9850" from="StgValue_5426" to="icmp_ln29_189" fromId="5426" toId="2978">
</dataflow>
<dataflow id="9851" from="icmp_ln29_189" to="or_ln29_94" fromId="2978" toId="2979">
</dataflow>
<dataflow id="9852" from="icmp_ln29_188" to="or_ln29_94" fromId="2977" toId="2979">
</dataflow>
<dataflow id="9853" from="tmp_218" to="icmp_ln29_190" fromId="2975" toId="2980">
</dataflow>
<dataflow id="9854" from="StgValue_5423" to="icmp_ln29_190" fromId="5423" toId="2980">
</dataflow>
<dataflow id="9855" from="trunc_ln29_95" to="icmp_ln29_191" fromId="2976" toId="2981">
</dataflow>
<dataflow id="9856" from="StgValue_5426" to="icmp_ln29_191" fromId="5426" toId="2981">
</dataflow>
<dataflow id="9857" from="icmp_ln29_191" to="or_ln29_95" fromId="2981" toId="2982">
</dataflow>
<dataflow id="9858" from="icmp_ln29_190" to="or_ln29_95" fromId="2980" toId="2982">
</dataflow>
<dataflow id="9859" from="or_ln29_94" to="and_ln29_94" fromId="2979" toId="2983">
</dataflow>
<dataflow id="9860" from="or_ln29_95" to="and_ln29_94" fromId="2982" toId="2983">
</dataflow>
<dataflow id="9861" from="p_47" to="tmp_219" fromId="2894" toId="2984">
</dataflow>
<dataflow id="9862" from="min_p_94" to="tmp_219" fromId="2939" toId="2984">
</dataflow>
<dataflow id="9863" from="and_ln29_94" to="and_ln29_95" fromId="2983" toId="2985">
</dataflow>
<dataflow id="9864" from="tmp_219" to="and_ln29_95" fromId="2984" toId="2985">
</dataflow>
<dataflow id="9865" from="and_ln29_95" to="min_p_96" fromId="2985" toId="2986">
</dataflow>
<dataflow id="9866" from="p_47" to="min_p_96" fromId="2894" toId="2986">
</dataflow>
<dataflow id="9867" from="min_p_94" to="min_p_96" fromId="2939" toId="2986">
</dataflow>
<dataflow id="9868" from="p_48" to="tmp_224" fromId="2941" toId="2987">
</dataflow>
<dataflow id="9869" from="min_p_96" to="tmp_224" fromId="2986" toId="2987">
</dataflow>
<dataflow id="9870" from="add52_48" to="p_49" fromId="2756" toId="2988">
</dataflow>
<dataflow id="9871" from="tmp_10" to="p_49" fromId="413" toId="2988">
</dataflow>
<dataflow id="9872" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="2989">
</dataflow>
<dataflow id="9873" from="p_49" to="specfucore_ln8" fromId="2988" toId="2989">
</dataflow>
<dataflow id="9874" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="2989">
</dataflow>
<dataflow id="9875" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="2989">
</dataflow>
<dataflow id="9876" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="2989">
</dataflow>
<dataflow id="9877" from="add52_49" to="p_50" fromId="2806" toId="2990">
</dataflow>
<dataflow id="9878" from="tmp_10" to="p_50" fromId="413" toId="2990">
</dataflow>
<dataflow id="9879" from="add52_50" to="p_51" fromId="2853" toId="2991">
</dataflow>
<dataflow id="9880" from="tmp_10" to="p_51" fromId="413" toId="2991">
</dataflow>
<dataflow id="9881" from="add52_51" to="p_52" fromId="2900" toId="2992">
</dataflow>
<dataflow id="9882" from="tmp_10" to="p_52" fromId="413" toId="2992">
</dataflow>
<dataflow id="9883" from="add52_52" to="p_53" fromId="2947" toId="2993">
</dataflow>
<dataflow id="9884" from="tmp_10" to="p_53" fromId="413" toId="2993">
</dataflow>
<dataflow id="9885" from="tmp_250" to="add52_53" fromId="2773" toId="2994">
</dataflow>
<dataflow id="9886" from="bitcast_ln27_54" to="add52_53" fromId="2811" toId="2994">
</dataflow>
<dataflow id="9887" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="2995">
</dataflow>
<dataflow id="9888" from="add52_53" to="specfucore_ln28" fromId="2994" toId="2995">
</dataflow>
<dataflow id="9889" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="2995">
</dataflow>
<dataflow id="9890" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="2995">
</dataflow>
<dataflow id="9891" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="2995">
</dataflow>
<dataflow id="9892" from="tmp_255" to="add52_54" fromId="2823" toId="2996">
</dataflow>
<dataflow id="9893" from="bitcast_ln27_55" to="add52_54" fromId="2858" toId="2996">
</dataflow>
<dataflow id="9894" from="tmp_260" to="add52_55" fromId="2870" toId="2997">
</dataflow>
<dataflow id="9895" from="bitcast_ln27_56" to="add52_55" fromId="2905" toId="2997">
</dataflow>
<dataflow id="9896" from="tmp_265" to="add52_56" fromId="2917" toId="2998">
</dataflow>
<dataflow id="9897" from="bitcast_ln27_57" to="add52_56" fromId="2952" toId="2998">
</dataflow>
<dataflow id="9898" from="tmp_271" to="bitcast_ln27_58" fromId="306" toId="2999">
</dataflow>
<dataflow id="9899" from="tmp_270" to="add52_57" fromId="2964" toId="3000">
</dataflow>
<dataflow id="9900" from="bitcast_ln27_58" to="add52_57" fromId="2999" toId="3000">
</dataflow>
<dataflow id="9901" from="llike_addr_60" to="llike_load_60" fromId="2922" toId="3001">
</dataflow>
<dataflow id="9902" from="tmp_s" to="zext_ln26_118" fromId="433" toId="3002">
</dataflow>
<dataflow id="9903" from="llike_load_60" to="lshr_ln26_118" fromId="3001" toId="3003">
</dataflow>
<dataflow id="9904" from="zext_ln26_118" to="lshr_ln26_118" fromId="3002" toId="3003">
</dataflow>
<dataflow id="9905" from="lshr_ln26_118" to="trunc_ln26_118" fromId="3003" toId="3004">
</dataflow>
<dataflow id="9906" from="trunc_ln26_118" to="bitcast_ln26_118" fromId="3004" toId="3005">
</dataflow>
<dataflow id="9907" from="llike_1_addr_60" to="llike_1_load_60" fromId="2923" toId="3006">
</dataflow>
<dataflow id="9908" from="tmp_s" to="zext_ln26_119" fromId="433" toId="3007">
</dataflow>
<dataflow id="9909" from="llike_1_load_60" to="lshr_ln26_119" fromId="3006" toId="3008">
</dataflow>
<dataflow id="9910" from="zext_ln26_119" to="lshr_ln26_119" fromId="3007" toId="3008">
</dataflow>
<dataflow id="9911" from="lshr_ln26_119" to="trunc_ln26_119" fromId="3008" toId="3009">
</dataflow>
<dataflow id="9912" from="trunc_ln26_119" to="bitcast_ln26_119" fromId="3009" toId="3010">
</dataflow>
<dataflow id="9913" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_275" fromId="4764" toId="3011">
</dataflow>
<dataflow id="9914" from="bitcast_ln26_118" to="tmp_275" fromId="3005" toId="3011">
</dataflow>
<dataflow id="9915" from="bitcast_ln26_119" to="tmp_275" fromId="3010" toId="3011">
</dataflow>
<dataflow id="9916" from="tmp" to="tmp_275" fromId="129" toId="3011">
</dataflow>
<dataflow id="9917" from="llike_addr_61" to="llike_load_61" fromId="2969" toId="3012">
</dataflow>
<dataflow id="9918" from="llike_1_addr_61" to="llike_1_load_61" fromId="2970" toId="3013">
</dataflow>
<dataflow id="9919" from="tmp_2" to="tmp_987" fromId="426" toId="3014">
</dataflow>
<dataflow id="9921" from="StgValue_9920" to="tmp_987" fromId="9920" toId="3014">
</dataflow>
<dataflow id="9922" from="tmp_987" to="tmp_987_cast" fromId="3014" toId="3015">
</dataflow>
<dataflow id="9923" from="llike" to="llike_addr_62" fromId="4026" toId="3016">
</dataflow>
<dataflow id="9924" from="StgValue_4201" to="llike_addr_62" fromId="4201" toId="3016">
</dataflow>
<dataflow id="9925" from="tmp_987_cast" to="llike_addr_62" fromId="3015" toId="3016">
</dataflow>
<dataflow id="9926" from="llike_1" to="llike_1_addr_62" fromId="4027" toId="3017">
</dataflow>
<dataflow id="9927" from="StgValue_4201" to="llike_1_addr_62" fromId="4201" toId="3017">
</dataflow>
<dataflow id="9928" from="tmp_987_cast" to="llike_1_addr_62" fromId="3015" toId="3017">
</dataflow>
<dataflow id="9929" from="p_48" to="bitcast_ln29_96" fromId="2941" toId="3018">
</dataflow>
<dataflow id="9930" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_222" fromId="5408" toId="3019">
</dataflow>
<dataflow id="9931" from="bitcast_ln29_96" to="tmp_222" fromId="3018" toId="3019">
</dataflow>
<dataflow id="9932" from="StgValue_5411" to="tmp_222" fromId="5411" toId="3019">
</dataflow>
<dataflow id="9933" from="StgValue_5413" to="tmp_222" fromId="5413" toId="3019">
</dataflow>
<dataflow id="9934" from="bitcast_ln29_96" to="trunc_ln29_96" fromId="3018" toId="3020">
</dataflow>
<dataflow id="9935" from="min_p_96" to="bitcast_ln29_97" fromId="2986" toId="3021">
</dataflow>
<dataflow id="9936" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_223" fromId="5408" toId="3022">
</dataflow>
<dataflow id="9937" from="bitcast_ln29_97" to="tmp_223" fromId="3021" toId="3022">
</dataflow>
<dataflow id="9938" from="StgValue_5411" to="tmp_223" fromId="5411" toId="3022">
</dataflow>
<dataflow id="9939" from="StgValue_5413" to="tmp_223" fromId="5413" toId="3022">
</dataflow>
<dataflow id="9940" from="bitcast_ln29_97" to="trunc_ln29_97" fromId="3021" toId="3023">
</dataflow>
<dataflow id="9941" from="tmp_222" to="icmp_ln29_192" fromId="3019" toId="3024">
</dataflow>
<dataflow id="9942" from="StgValue_5423" to="icmp_ln29_192" fromId="5423" toId="3024">
</dataflow>
<dataflow id="9943" from="trunc_ln29_96" to="icmp_ln29_193" fromId="3020" toId="3025">
</dataflow>
<dataflow id="9944" from="StgValue_5426" to="icmp_ln29_193" fromId="5426" toId="3025">
</dataflow>
<dataflow id="9945" from="icmp_ln29_193" to="or_ln29_96" fromId="3025" toId="3026">
</dataflow>
<dataflow id="9946" from="icmp_ln29_192" to="or_ln29_96" fromId="3024" toId="3026">
</dataflow>
<dataflow id="9947" from="tmp_223" to="icmp_ln29_194" fromId="3022" toId="3027">
</dataflow>
<dataflow id="9948" from="StgValue_5423" to="icmp_ln29_194" fromId="5423" toId="3027">
</dataflow>
<dataflow id="9949" from="trunc_ln29_97" to="icmp_ln29_195" fromId="3023" toId="3028">
</dataflow>
<dataflow id="9950" from="StgValue_5426" to="icmp_ln29_195" fromId="5426" toId="3028">
</dataflow>
<dataflow id="9951" from="icmp_ln29_195" to="or_ln29_97" fromId="3028" toId="3029">
</dataflow>
<dataflow id="9952" from="icmp_ln29_194" to="or_ln29_97" fromId="3027" toId="3029">
</dataflow>
<dataflow id="9953" from="or_ln29_96" to="and_ln29_96" fromId="3026" toId="3030">
</dataflow>
<dataflow id="9954" from="or_ln29_97" to="and_ln29_96" fromId="3029" toId="3030">
</dataflow>
<dataflow id="9955" from="p_48" to="tmp_224" fromId="2941" toId="3031">
</dataflow>
<dataflow id="9956" from="min_p_96" to="tmp_224" fromId="2986" toId="3031">
</dataflow>
<dataflow id="9957" from="and_ln29_96" to="and_ln29_97" fromId="3030" toId="3032">
</dataflow>
<dataflow id="9958" from="tmp_224" to="and_ln29_97" fromId="3031" toId="3032">
</dataflow>
<dataflow id="9959" from="and_ln29_97" to="min_p_98" fromId="3032" toId="3033">
</dataflow>
<dataflow id="9960" from="p_48" to="min_p_98" fromId="2941" toId="3033">
</dataflow>
<dataflow id="9961" from="min_p_96" to="min_p_98" fromId="2986" toId="3033">
</dataflow>
<dataflow id="9962" from="p_49" to="tmp_229" fromId="2988" toId="3034">
</dataflow>
<dataflow id="9963" from="min_p_98" to="tmp_229" fromId="3033" toId="3034">
</dataflow>
<dataflow id="9964" from="add52_49" to="p_50" fromId="2806" toId="3035">
</dataflow>
<dataflow id="9965" from="tmp_10" to="p_50" fromId="413" toId="3035">
</dataflow>
<dataflow id="9966" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3036">
</dataflow>
<dataflow id="9967" from="p_50" to="specfucore_ln8" fromId="3035" toId="3036">
</dataflow>
<dataflow id="9968" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3036">
</dataflow>
<dataflow id="9969" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3036">
</dataflow>
<dataflow id="9970" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3036">
</dataflow>
<dataflow id="9971" from="add52_50" to="p_51" fromId="2853" toId="3037">
</dataflow>
<dataflow id="9972" from="tmp_10" to="p_51" fromId="413" toId="3037">
</dataflow>
<dataflow id="9973" from="add52_51" to="p_52" fromId="2900" toId="3038">
</dataflow>
<dataflow id="9974" from="tmp_10" to="p_52" fromId="413" toId="3038">
</dataflow>
<dataflow id="9975" from="add52_52" to="p_53" fromId="2947" toId="3039">
</dataflow>
<dataflow id="9976" from="tmp_10" to="p_53" fromId="413" toId="3039">
</dataflow>
<dataflow id="9977" from="add52_53" to="p_54" fromId="2994" toId="3040">
</dataflow>
<dataflow id="9978" from="tmp_10" to="p_54" fromId="413" toId="3040">
</dataflow>
<dataflow id="9979" from="tmp_255" to="add52_54" fromId="2823" toId="3041">
</dataflow>
<dataflow id="9980" from="bitcast_ln27_55" to="add52_54" fromId="2858" toId="3041">
</dataflow>
<dataflow id="9981" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3042">
</dataflow>
<dataflow id="9982" from="add52_54" to="specfucore_ln28" fromId="3041" toId="3042">
</dataflow>
<dataflow id="9983" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3042">
</dataflow>
<dataflow id="9984" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3042">
</dataflow>
<dataflow id="9985" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3042">
</dataflow>
<dataflow id="9986" from="tmp_260" to="add52_55" fromId="2870" toId="3043">
</dataflow>
<dataflow id="9987" from="bitcast_ln27_56" to="add52_55" fromId="2905" toId="3043">
</dataflow>
<dataflow id="9988" from="tmp_265" to="add52_56" fromId="2917" toId="3044">
</dataflow>
<dataflow id="9989" from="bitcast_ln27_57" to="add52_56" fromId="2952" toId="3044">
</dataflow>
<dataflow id="9990" from="tmp_270" to="add52_57" fromId="2964" toId="3045">
</dataflow>
<dataflow id="9991" from="bitcast_ln27_58" to="add52_57" fromId="2999" toId="3045">
</dataflow>
<dataflow id="9992" from="tmp_276" to="bitcast_ln27_59" fromId="331" toId="3046">
</dataflow>
<dataflow id="9993" from="tmp_275" to="add52_58" fromId="3011" toId="3047">
</dataflow>
<dataflow id="9994" from="bitcast_ln27_59" to="add52_58" fromId="3046" toId="3047">
</dataflow>
<dataflow id="9995" from="llike_addr_61" to="llike_load_61" fromId="2969" toId="3048">
</dataflow>
<dataflow id="9996" from="tmp_s" to="zext_ln26_120" fromId="433" toId="3049">
</dataflow>
<dataflow id="9997" from="llike_load_61" to="lshr_ln26_120" fromId="3048" toId="3050">
</dataflow>
<dataflow id="9998" from="zext_ln26_120" to="lshr_ln26_120" fromId="3049" toId="3050">
</dataflow>
<dataflow id="9999" from="lshr_ln26_120" to="trunc_ln26_120" fromId="3050" toId="3051">
</dataflow>
<dataflow id="10000" from="trunc_ln26_120" to="bitcast_ln26_120" fromId="3051" toId="3052">
</dataflow>
<dataflow id="10001" from="llike_1_addr_61" to="llike_1_load_61" fromId="2970" toId="3053">
</dataflow>
<dataflow id="10002" from="tmp_s" to="zext_ln26_121" fromId="433" toId="3054">
</dataflow>
<dataflow id="10003" from="llike_1_load_61" to="lshr_ln26_121" fromId="3053" toId="3055">
</dataflow>
<dataflow id="10004" from="zext_ln26_121" to="lshr_ln26_121" fromId="3054" toId="3055">
</dataflow>
<dataflow id="10005" from="lshr_ln26_121" to="trunc_ln26_121" fromId="3055" toId="3056">
</dataflow>
<dataflow id="10006" from="trunc_ln26_121" to="bitcast_ln26_121" fromId="3056" toId="3057">
</dataflow>
<dataflow id="10007" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_280" fromId="4764" toId="3058">
</dataflow>
<dataflow id="10008" from="bitcast_ln26_120" to="tmp_280" fromId="3052" toId="3058">
</dataflow>
<dataflow id="10009" from="bitcast_ln26_121" to="tmp_280" fromId="3057" toId="3058">
</dataflow>
<dataflow id="10010" from="tmp" to="tmp_280" fromId="129" toId="3058">
</dataflow>
<dataflow id="10011" from="llike_addr_62" to="llike_load_62" fromId="3016" toId="3059">
</dataflow>
<dataflow id="10012" from="llike_1_addr_62" to="llike_1_load_62" fromId="3017" toId="3060">
</dataflow>
<dataflow id="10013" from="tmp_2" to="tmp_988" fromId="426" toId="3061">
</dataflow>
<dataflow id="10015" from="StgValue_10014" to="tmp_988" fromId="10014" toId="3061">
</dataflow>
<dataflow id="10016" from="tmp_988" to="tmp_988_cast" fromId="3061" toId="3062">
</dataflow>
<dataflow id="10017" from="llike" to="llike_addr_63" fromId="4026" toId="3063">
</dataflow>
<dataflow id="10018" from="StgValue_4201" to="llike_addr_63" fromId="4201" toId="3063">
</dataflow>
<dataflow id="10019" from="tmp_988_cast" to="llike_addr_63" fromId="3062" toId="3063">
</dataflow>
<dataflow id="10020" from="llike_1" to="llike_1_addr_63" fromId="4027" toId="3064">
</dataflow>
<dataflow id="10021" from="StgValue_4201" to="llike_1_addr_63" fromId="4201" toId="3064">
</dataflow>
<dataflow id="10022" from="tmp_988_cast" to="llike_1_addr_63" fromId="3062" toId="3064">
</dataflow>
<dataflow id="10023" from="p_49" to="bitcast_ln29_98" fromId="2988" toId="3065">
</dataflow>
<dataflow id="10024" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_227" fromId="5408" toId="3066">
</dataflow>
<dataflow id="10025" from="bitcast_ln29_98" to="tmp_227" fromId="3065" toId="3066">
</dataflow>
<dataflow id="10026" from="StgValue_5411" to="tmp_227" fromId="5411" toId="3066">
</dataflow>
<dataflow id="10027" from="StgValue_5413" to="tmp_227" fromId="5413" toId="3066">
</dataflow>
<dataflow id="10028" from="bitcast_ln29_98" to="trunc_ln29_98" fromId="3065" toId="3067">
</dataflow>
<dataflow id="10029" from="min_p_98" to="bitcast_ln29_99" fromId="3033" toId="3068">
</dataflow>
<dataflow id="10030" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_228" fromId="5408" toId="3069">
</dataflow>
<dataflow id="10031" from="bitcast_ln29_99" to="tmp_228" fromId="3068" toId="3069">
</dataflow>
<dataflow id="10032" from="StgValue_5411" to="tmp_228" fromId="5411" toId="3069">
</dataflow>
<dataflow id="10033" from="StgValue_5413" to="tmp_228" fromId="5413" toId="3069">
</dataflow>
<dataflow id="10034" from="bitcast_ln29_99" to="trunc_ln29_99" fromId="3068" toId="3070">
</dataflow>
<dataflow id="10035" from="tmp_227" to="icmp_ln29_196" fromId="3066" toId="3071">
</dataflow>
<dataflow id="10036" from="StgValue_5423" to="icmp_ln29_196" fromId="5423" toId="3071">
</dataflow>
<dataflow id="10037" from="trunc_ln29_98" to="icmp_ln29_197" fromId="3067" toId="3072">
</dataflow>
<dataflow id="10038" from="StgValue_5426" to="icmp_ln29_197" fromId="5426" toId="3072">
</dataflow>
<dataflow id="10039" from="icmp_ln29_197" to="or_ln29_98" fromId="3072" toId="3073">
</dataflow>
<dataflow id="10040" from="icmp_ln29_196" to="or_ln29_98" fromId="3071" toId="3073">
</dataflow>
<dataflow id="10041" from="tmp_228" to="icmp_ln29_198" fromId="3069" toId="3074">
</dataflow>
<dataflow id="10042" from="StgValue_5423" to="icmp_ln29_198" fromId="5423" toId="3074">
</dataflow>
<dataflow id="10043" from="trunc_ln29_99" to="icmp_ln29_199" fromId="3070" toId="3075">
</dataflow>
<dataflow id="10044" from="StgValue_5426" to="icmp_ln29_199" fromId="5426" toId="3075">
</dataflow>
<dataflow id="10045" from="icmp_ln29_199" to="or_ln29_99" fromId="3075" toId="3076">
</dataflow>
<dataflow id="10046" from="icmp_ln29_198" to="or_ln29_99" fromId="3074" toId="3076">
</dataflow>
<dataflow id="10047" from="or_ln29_98" to="and_ln29_98" fromId="3073" toId="3077">
</dataflow>
<dataflow id="10048" from="or_ln29_99" to="and_ln29_98" fromId="3076" toId="3077">
</dataflow>
<dataflow id="10049" from="p_49" to="tmp_229" fromId="2988" toId="3078">
</dataflow>
<dataflow id="10050" from="min_p_98" to="tmp_229" fromId="3033" toId="3078">
</dataflow>
<dataflow id="10051" from="and_ln29_98" to="and_ln29_99" fromId="3077" toId="3079">
</dataflow>
<dataflow id="10052" from="tmp_229" to="and_ln29_99" fromId="3078" toId="3079">
</dataflow>
<dataflow id="10053" from="and_ln29_99" to="min_p_100" fromId="3079" toId="3080">
</dataflow>
<dataflow id="10054" from="p_49" to="min_p_100" fromId="2988" toId="3080">
</dataflow>
<dataflow id="10055" from="min_p_98" to="min_p_100" fromId="3033" toId="3080">
</dataflow>
<dataflow id="10056" from="p_50" to="tmp_234" fromId="3035" toId="3081">
</dataflow>
<dataflow id="10057" from="min_p_100" to="tmp_234" fromId="3080" toId="3081">
</dataflow>
<dataflow id="10058" from="add52_50" to="p_51" fromId="2853" toId="3082">
</dataflow>
<dataflow id="10059" from="tmp_10" to="p_51" fromId="413" toId="3082">
</dataflow>
<dataflow id="10060" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3083">
</dataflow>
<dataflow id="10061" from="p_51" to="specfucore_ln8" fromId="3082" toId="3083">
</dataflow>
<dataflow id="10062" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3083">
</dataflow>
<dataflow id="10063" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3083">
</dataflow>
<dataflow id="10064" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3083">
</dataflow>
<dataflow id="10065" from="add52_51" to="p_52" fromId="2900" toId="3084">
</dataflow>
<dataflow id="10066" from="tmp_10" to="p_52" fromId="413" toId="3084">
</dataflow>
<dataflow id="10067" from="add52_52" to="p_53" fromId="2947" toId="3085">
</dataflow>
<dataflow id="10068" from="tmp_10" to="p_53" fromId="413" toId="3085">
</dataflow>
<dataflow id="10069" from="add52_53" to="p_54" fromId="2994" toId="3086">
</dataflow>
<dataflow id="10070" from="tmp_10" to="p_54" fromId="413" toId="3086">
</dataflow>
<dataflow id="10071" from="add52_54" to="p_55" fromId="3041" toId="3087">
</dataflow>
<dataflow id="10072" from="tmp_10" to="p_55" fromId="413" toId="3087">
</dataflow>
<dataflow id="10073" from="tmp_260" to="add52_55" fromId="2870" toId="3088">
</dataflow>
<dataflow id="10074" from="bitcast_ln27_56" to="add52_55" fromId="2905" toId="3088">
</dataflow>
<dataflow id="10075" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3089">
</dataflow>
<dataflow id="10076" from="add52_55" to="specfucore_ln28" fromId="3088" toId="3089">
</dataflow>
<dataflow id="10077" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3089">
</dataflow>
<dataflow id="10078" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3089">
</dataflow>
<dataflow id="10079" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3089">
</dataflow>
<dataflow id="10080" from="tmp_265" to="add52_56" fromId="2917" toId="3090">
</dataflow>
<dataflow id="10081" from="bitcast_ln27_57" to="add52_56" fromId="2952" toId="3090">
</dataflow>
<dataflow id="10082" from="tmp_270" to="add52_57" fromId="2964" toId="3091">
</dataflow>
<dataflow id="10083" from="bitcast_ln27_58" to="add52_57" fromId="2999" toId="3091">
</dataflow>
<dataflow id="10084" from="tmp_275" to="add52_58" fromId="3011" toId="3092">
</dataflow>
<dataflow id="10085" from="bitcast_ln27_59" to="add52_58" fromId="3046" toId="3092">
</dataflow>
<dataflow id="10086" from="tmp_281" to="bitcast_ln27_60" fromId="332" toId="3093">
</dataflow>
<dataflow id="10087" from="tmp_280" to="add52_59" fromId="3058" toId="3094">
</dataflow>
<dataflow id="10088" from="bitcast_ln27_60" to="add52_59" fromId="3093" toId="3094">
</dataflow>
<dataflow id="10089" from="llike_addr_62" to="llike_load_62" fromId="3016" toId="3095">
</dataflow>
<dataflow id="10090" from="tmp_s" to="zext_ln26_122" fromId="433" toId="3096">
</dataflow>
<dataflow id="10091" from="llike_load_62" to="lshr_ln26_122" fromId="3095" toId="3097">
</dataflow>
<dataflow id="10092" from="zext_ln26_122" to="lshr_ln26_122" fromId="3096" toId="3097">
</dataflow>
<dataflow id="10093" from="lshr_ln26_122" to="trunc_ln26_122" fromId="3097" toId="3098">
</dataflow>
<dataflow id="10094" from="trunc_ln26_122" to="bitcast_ln26_122" fromId="3098" toId="3099">
</dataflow>
<dataflow id="10095" from="llike_1_addr_62" to="llike_1_load_62" fromId="3017" toId="3100">
</dataflow>
<dataflow id="10096" from="tmp_s" to="zext_ln26_123" fromId="433" toId="3101">
</dataflow>
<dataflow id="10097" from="llike_1_load_62" to="lshr_ln26_123" fromId="3100" toId="3102">
</dataflow>
<dataflow id="10098" from="zext_ln26_123" to="lshr_ln26_123" fromId="3101" toId="3102">
</dataflow>
<dataflow id="10099" from="lshr_ln26_123" to="trunc_ln26_123" fromId="3102" toId="3103">
</dataflow>
<dataflow id="10100" from="trunc_ln26_123" to="bitcast_ln26_123" fromId="3103" toId="3104">
</dataflow>
<dataflow id="10101" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_285" fromId="4764" toId="3105">
</dataflow>
<dataflow id="10102" from="bitcast_ln26_122" to="tmp_285" fromId="3099" toId="3105">
</dataflow>
<dataflow id="10103" from="bitcast_ln26_123" to="tmp_285" fromId="3104" toId="3105">
</dataflow>
<dataflow id="10104" from="tmp" to="tmp_285" fromId="129" toId="3105">
</dataflow>
<dataflow id="10105" from="llike_addr_63" to="llike_load_63" fromId="3063" toId="3106">
</dataflow>
<dataflow id="10106" from="llike_1_addr_63" to="llike_1_load_63" fromId="3064" toId="3107">
</dataflow>
<dataflow id="10107" from="p_50" to="bitcast_ln29_100" fromId="3035" toId="3108">
</dataflow>
<dataflow id="10108" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_232" fromId="5408" toId="3109">
</dataflow>
<dataflow id="10109" from="bitcast_ln29_100" to="tmp_232" fromId="3108" toId="3109">
</dataflow>
<dataflow id="10110" from="StgValue_5411" to="tmp_232" fromId="5411" toId="3109">
</dataflow>
<dataflow id="10111" from="StgValue_5413" to="tmp_232" fromId="5413" toId="3109">
</dataflow>
<dataflow id="10112" from="bitcast_ln29_100" to="trunc_ln29_100" fromId="3108" toId="3110">
</dataflow>
<dataflow id="10113" from="min_p_100" to="bitcast_ln29_101" fromId="3080" toId="3111">
</dataflow>
<dataflow id="10114" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_233" fromId="5408" toId="3112">
</dataflow>
<dataflow id="10115" from="bitcast_ln29_101" to="tmp_233" fromId="3111" toId="3112">
</dataflow>
<dataflow id="10116" from="StgValue_5411" to="tmp_233" fromId="5411" toId="3112">
</dataflow>
<dataflow id="10117" from="StgValue_5413" to="tmp_233" fromId="5413" toId="3112">
</dataflow>
<dataflow id="10118" from="bitcast_ln29_101" to="trunc_ln29_101" fromId="3111" toId="3113">
</dataflow>
<dataflow id="10119" from="tmp_232" to="icmp_ln29_200" fromId="3109" toId="3114">
</dataflow>
<dataflow id="10120" from="StgValue_5423" to="icmp_ln29_200" fromId="5423" toId="3114">
</dataflow>
<dataflow id="10121" from="trunc_ln29_100" to="icmp_ln29_201" fromId="3110" toId="3115">
</dataflow>
<dataflow id="10122" from="StgValue_5426" to="icmp_ln29_201" fromId="5426" toId="3115">
</dataflow>
<dataflow id="10123" from="icmp_ln29_201" to="or_ln29_100" fromId="3115" toId="3116">
</dataflow>
<dataflow id="10124" from="icmp_ln29_200" to="or_ln29_100" fromId="3114" toId="3116">
</dataflow>
<dataflow id="10125" from="tmp_233" to="icmp_ln29_202" fromId="3112" toId="3117">
</dataflow>
<dataflow id="10126" from="StgValue_5423" to="icmp_ln29_202" fromId="5423" toId="3117">
</dataflow>
<dataflow id="10127" from="trunc_ln29_101" to="icmp_ln29_203" fromId="3113" toId="3118">
</dataflow>
<dataflow id="10128" from="StgValue_5426" to="icmp_ln29_203" fromId="5426" toId="3118">
</dataflow>
<dataflow id="10129" from="icmp_ln29_203" to="or_ln29_101" fromId="3118" toId="3119">
</dataflow>
<dataflow id="10130" from="icmp_ln29_202" to="or_ln29_101" fromId="3117" toId="3119">
</dataflow>
<dataflow id="10131" from="or_ln29_100" to="and_ln29_100" fromId="3116" toId="3120">
</dataflow>
<dataflow id="10132" from="or_ln29_101" to="and_ln29_100" fromId="3119" toId="3120">
</dataflow>
<dataflow id="10133" from="p_50" to="tmp_234" fromId="3035" toId="3121">
</dataflow>
<dataflow id="10134" from="min_p_100" to="tmp_234" fromId="3080" toId="3121">
</dataflow>
<dataflow id="10135" from="and_ln29_100" to="and_ln29_101" fromId="3120" toId="3122">
</dataflow>
<dataflow id="10136" from="tmp_234" to="and_ln29_101" fromId="3121" toId="3122">
</dataflow>
<dataflow id="10137" from="and_ln29_101" to="min_p_102" fromId="3122" toId="3123">
</dataflow>
<dataflow id="10138" from="p_50" to="min_p_102" fromId="3035" toId="3123">
</dataflow>
<dataflow id="10139" from="min_p_100" to="min_p_102" fromId="3080" toId="3123">
</dataflow>
<dataflow id="10140" from="p_51" to="tmp_239" fromId="3082" toId="3124">
</dataflow>
<dataflow id="10141" from="min_p_102" to="tmp_239" fromId="3123" toId="3124">
</dataflow>
<dataflow id="10142" from="add52_51" to="p_52" fromId="2900" toId="3125">
</dataflow>
<dataflow id="10143" from="tmp_10" to="p_52" fromId="413" toId="3125">
</dataflow>
<dataflow id="10144" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3126">
</dataflow>
<dataflow id="10145" from="p_52" to="specfucore_ln8" fromId="3125" toId="3126">
</dataflow>
<dataflow id="10146" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3126">
</dataflow>
<dataflow id="10147" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3126">
</dataflow>
<dataflow id="10148" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3126">
</dataflow>
<dataflow id="10149" from="add52_52" to="p_53" fromId="2947" toId="3127">
</dataflow>
<dataflow id="10150" from="tmp_10" to="p_53" fromId="413" toId="3127">
</dataflow>
<dataflow id="10151" from="add52_53" to="p_54" fromId="2994" toId="3128">
</dataflow>
<dataflow id="10152" from="tmp_10" to="p_54" fromId="413" toId="3128">
</dataflow>
<dataflow id="10153" from="add52_54" to="p_55" fromId="3041" toId="3129">
</dataflow>
<dataflow id="10154" from="tmp_10" to="p_55" fromId="413" toId="3129">
</dataflow>
<dataflow id="10155" from="add52_55" to="p_56" fromId="3088" toId="3130">
</dataflow>
<dataflow id="10156" from="tmp_10" to="p_56" fromId="413" toId="3130">
</dataflow>
<dataflow id="10157" from="tmp_265" to="add52_56" fromId="2917" toId="3131">
</dataflow>
<dataflow id="10158" from="bitcast_ln27_57" to="add52_56" fromId="2952" toId="3131">
</dataflow>
<dataflow id="10159" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3132">
</dataflow>
<dataflow id="10160" from="add52_56" to="specfucore_ln28" fromId="3131" toId="3132">
</dataflow>
<dataflow id="10161" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3132">
</dataflow>
<dataflow id="10162" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3132">
</dataflow>
<dataflow id="10163" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3132">
</dataflow>
<dataflow id="10164" from="tmp_270" to="add52_57" fromId="2964" toId="3133">
</dataflow>
<dataflow id="10165" from="bitcast_ln27_58" to="add52_57" fromId="2999" toId="3133">
</dataflow>
<dataflow id="10166" from="tmp_275" to="add52_58" fromId="3011" toId="3134">
</dataflow>
<dataflow id="10167" from="bitcast_ln27_59" to="add52_58" fromId="3046" toId="3134">
</dataflow>
<dataflow id="10168" from="tmp_280" to="add52_59" fromId="3058" toId="3135">
</dataflow>
<dataflow id="10169" from="bitcast_ln27_60" to="add52_59" fromId="3093" toId="3135">
</dataflow>
<dataflow id="10170" from="tmp_286" to="bitcast_ln27_61" fromId="345" toId="3136">
</dataflow>
<dataflow id="10171" from="tmp_285" to="add52_60" fromId="3105" toId="3137">
</dataflow>
<dataflow id="10172" from="bitcast_ln27_61" to="add52_60" fromId="3136" toId="3137">
</dataflow>
<dataflow id="10173" from="llike_addr_63" to="llike_load_63" fromId="3063" toId="3138">
</dataflow>
<dataflow id="10174" from="tmp_s" to="zext_ln26_124" fromId="433" toId="3139">
</dataflow>
<dataflow id="10175" from="llike_load_63" to="lshr_ln26_124" fromId="3138" toId="3140">
</dataflow>
<dataflow id="10176" from="zext_ln26_124" to="lshr_ln26_124" fromId="3139" toId="3140">
</dataflow>
<dataflow id="10177" from="lshr_ln26_124" to="trunc_ln26_124" fromId="3140" toId="3141">
</dataflow>
<dataflow id="10178" from="trunc_ln26_124" to="bitcast_ln26_124" fromId="3141" toId="3142">
</dataflow>
<dataflow id="10179" from="llike_1_addr_63" to="llike_1_load_63" fromId="3064" toId="3143">
</dataflow>
<dataflow id="10180" from="tmp_s" to="zext_ln26_125" fromId="433" toId="3144">
</dataflow>
<dataflow id="10181" from="llike_1_load_63" to="lshr_ln26_125" fromId="3143" toId="3145">
</dataflow>
<dataflow id="10182" from="zext_ln26_125" to="lshr_ln26_125" fromId="3144" toId="3145">
</dataflow>
<dataflow id="10183" from="lshr_ln26_125" to="trunc_ln26_125" fromId="3145" toId="3146">
</dataflow>
<dataflow id="10184" from="trunc_ln26_125" to="bitcast_ln26_125" fromId="3146" toId="3147">
</dataflow>
<dataflow id="10185" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_290" fromId="4764" toId="3148">
</dataflow>
<dataflow id="10186" from="bitcast_ln26_124" to="tmp_290" fromId="3142" toId="3148">
</dataflow>
<dataflow id="10187" from="bitcast_ln26_125" to="tmp_290" fromId="3147" toId="3148">
</dataflow>
<dataflow id="10188" from="tmp" to="tmp_290" fromId="129" toId="3148">
</dataflow>
<dataflow id="10189" from="p_51" to="bitcast_ln29_102" fromId="3082" toId="3149">
</dataflow>
<dataflow id="10190" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_237" fromId="5408" toId="3150">
</dataflow>
<dataflow id="10191" from="bitcast_ln29_102" to="tmp_237" fromId="3149" toId="3150">
</dataflow>
<dataflow id="10192" from="StgValue_5411" to="tmp_237" fromId="5411" toId="3150">
</dataflow>
<dataflow id="10193" from="StgValue_5413" to="tmp_237" fromId="5413" toId="3150">
</dataflow>
<dataflow id="10194" from="bitcast_ln29_102" to="trunc_ln29_102" fromId="3149" toId="3151">
</dataflow>
<dataflow id="10195" from="min_p_102" to="bitcast_ln29_103" fromId="3123" toId="3152">
</dataflow>
<dataflow id="10196" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_238" fromId="5408" toId="3153">
</dataflow>
<dataflow id="10197" from="bitcast_ln29_103" to="tmp_238" fromId="3152" toId="3153">
</dataflow>
<dataflow id="10198" from="StgValue_5411" to="tmp_238" fromId="5411" toId="3153">
</dataflow>
<dataflow id="10199" from="StgValue_5413" to="tmp_238" fromId="5413" toId="3153">
</dataflow>
<dataflow id="10200" from="bitcast_ln29_103" to="trunc_ln29_103" fromId="3152" toId="3154">
</dataflow>
<dataflow id="10201" from="tmp_237" to="icmp_ln29_204" fromId="3150" toId="3155">
</dataflow>
<dataflow id="10202" from="StgValue_5423" to="icmp_ln29_204" fromId="5423" toId="3155">
</dataflow>
<dataflow id="10203" from="trunc_ln29_102" to="icmp_ln29_205" fromId="3151" toId="3156">
</dataflow>
<dataflow id="10204" from="StgValue_5426" to="icmp_ln29_205" fromId="5426" toId="3156">
</dataflow>
<dataflow id="10205" from="icmp_ln29_205" to="or_ln29_102" fromId="3156" toId="3157">
</dataflow>
<dataflow id="10206" from="icmp_ln29_204" to="or_ln29_102" fromId="3155" toId="3157">
</dataflow>
<dataflow id="10207" from="tmp_238" to="icmp_ln29_206" fromId="3153" toId="3158">
</dataflow>
<dataflow id="10208" from="StgValue_5423" to="icmp_ln29_206" fromId="5423" toId="3158">
</dataflow>
<dataflow id="10209" from="trunc_ln29_103" to="icmp_ln29_207" fromId="3154" toId="3159">
</dataflow>
<dataflow id="10210" from="StgValue_5426" to="icmp_ln29_207" fromId="5426" toId="3159">
</dataflow>
<dataflow id="10211" from="icmp_ln29_207" to="or_ln29_103" fromId="3159" toId="3160">
</dataflow>
<dataflow id="10212" from="icmp_ln29_206" to="or_ln29_103" fromId="3158" toId="3160">
</dataflow>
<dataflow id="10213" from="or_ln29_102" to="and_ln29_102" fromId="3157" toId="3161">
</dataflow>
<dataflow id="10214" from="or_ln29_103" to="and_ln29_102" fromId="3160" toId="3161">
</dataflow>
<dataflow id="10215" from="p_51" to="tmp_239" fromId="3082" toId="3162">
</dataflow>
<dataflow id="10216" from="min_p_102" to="tmp_239" fromId="3123" toId="3162">
</dataflow>
<dataflow id="10217" from="and_ln29_102" to="and_ln29_103" fromId="3161" toId="3163">
</dataflow>
<dataflow id="10218" from="tmp_239" to="and_ln29_103" fromId="3162" toId="3163">
</dataflow>
<dataflow id="10219" from="and_ln29_103" to="min_p_104" fromId="3163" toId="3164">
</dataflow>
<dataflow id="10220" from="p_51" to="min_p_104" fromId="3082" toId="3164">
</dataflow>
<dataflow id="10221" from="min_p_102" to="min_p_104" fromId="3123" toId="3164">
</dataflow>
<dataflow id="10222" from="p_52" to="tmp_244" fromId="3125" toId="3165">
</dataflow>
<dataflow id="10223" from="min_p_104" to="tmp_244" fromId="3164" toId="3165">
</dataflow>
<dataflow id="10224" from="add52_52" to="p_53" fromId="2947" toId="3166">
</dataflow>
<dataflow id="10225" from="tmp_10" to="p_53" fromId="413" toId="3166">
</dataflow>
<dataflow id="10226" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3167">
</dataflow>
<dataflow id="10227" from="p_53" to="specfucore_ln8" fromId="3166" toId="3167">
</dataflow>
<dataflow id="10228" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3167">
</dataflow>
<dataflow id="10229" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3167">
</dataflow>
<dataflow id="10230" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3167">
</dataflow>
<dataflow id="10231" from="add52_53" to="p_54" fromId="2994" toId="3168">
</dataflow>
<dataflow id="10232" from="tmp_10" to="p_54" fromId="413" toId="3168">
</dataflow>
<dataflow id="10233" from="add52_54" to="p_55" fromId="3041" toId="3169">
</dataflow>
<dataflow id="10234" from="tmp_10" to="p_55" fromId="413" toId="3169">
</dataflow>
<dataflow id="10235" from="add52_55" to="p_56" fromId="3088" toId="3170">
</dataflow>
<dataflow id="10236" from="tmp_10" to="p_56" fromId="413" toId="3170">
</dataflow>
<dataflow id="10237" from="add52_56" to="p_57" fromId="3131" toId="3171">
</dataflow>
<dataflow id="10238" from="tmp_10" to="p_57" fromId="413" toId="3171">
</dataflow>
<dataflow id="10239" from="tmp_270" to="add52_57" fromId="2964" toId="3172">
</dataflow>
<dataflow id="10240" from="bitcast_ln27_58" to="add52_57" fromId="2999" toId="3172">
</dataflow>
<dataflow id="10241" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3173">
</dataflow>
<dataflow id="10242" from="add52_57" to="specfucore_ln28" fromId="3172" toId="3173">
</dataflow>
<dataflow id="10243" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3173">
</dataflow>
<dataflow id="10244" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3173">
</dataflow>
<dataflow id="10245" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3173">
</dataflow>
<dataflow id="10246" from="tmp_275" to="add52_58" fromId="3011" toId="3174">
</dataflow>
<dataflow id="10247" from="bitcast_ln27_59" to="add52_58" fromId="3046" toId="3174">
</dataflow>
<dataflow id="10248" from="tmp_280" to="add52_59" fromId="3058" toId="3175">
</dataflow>
<dataflow id="10249" from="bitcast_ln27_60" to="add52_59" fromId="3093" toId="3175">
</dataflow>
<dataflow id="10250" from="tmp_285" to="add52_60" fromId="3105" toId="3176">
</dataflow>
<dataflow id="10251" from="bitcast_ln27_61" to="add52_60" fromId="3136" toId="3176">
</dataflow>
<dataflow id="10252" from="tmp_291" to="bitcast_ln27_62" fromId="346" toId="3177">
</dataflow>
<dataflow id="10253" from="tmp_290" to="add52_61" fromId="3148" toId="3178">
</dataflow>
<dataflow id="10254" from="bitcast_ln27_62" to="add52_61" fromId="3177" toId="3178">
</dataflow>
<dataflow id="10255" from="p_52" to="bitcast_ln29_104" fromId="3125" toId="3179">
</dataflow>
<dataflow id="10256" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_242" fromId="5408" toId="3180">
</dataflow>
<dataflow id="10257" from="bitcast_ln29_104" to="tmp_242" fromId="3179" toId="3180">
</dataflow>
<dataflow id="10258" from="StgValue_5411" to="tmp_242" fromId="5411" toId="3180">
</dataflow>
<dataflow id="10259" from="StgValue_5413" to="tmp_242" fromId="5413" toId="3180">
</dataflow>
<dataflow id="10260" from="bitcast_ln29_104" to="trunc_ln29_104" fromId="3179" toId="3181">
</dataflow>
<dataflow id="10261" from="min_p_104" to="bitcast_ln29_105" fromId="3164" toId="3182">
</dataflow>
<dataflow id="10262" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_243" fromId="5408" toId="3183">
</dataflow>
<dataflow id="10263" from="bitcast_ln29_105" to="tmp_243" fromId="3182" toId="3183">
</dataflow>
<dataflow id="10264" from="StgValue_5411" to="tmp_243" fromId="5411" toId="3183">
</dataflow>
<dataflow id="10265" from="StgValue_5413" to="tmp_243" fromId="5413" toId="3183">
</dataflow>
<dataflow id="10266" from="bitcast_ln29_105" to="trunc_ln29_105" fromId="3182" toId="3184">
</dataflow>
<dataflow id="10267" from="tmp_242" to="icmp_ln29_208" fromId="3180" toId="3185">
</dataflow>
<dataflow id="10268" from="StgValue_5423" to="icmp_ln29_208" fromId="5423" toId="3185">
</dataflow>
<dataflow id="10269" from="trunc_ln29_104" to="icmp_ln29_209" fromId="3181" toId="3186">
</dataflow>
<dataflow id="10270" from="StgValue_5426" to="icmp_ln29_209" fromId="5426" toId="3186">
</dataflow>
<dataflow id="10271" from="icmp_ln29_209" to="or_ln29_104" fromId="3186" toId="3187">
</dataflow>
<dataflow id="10272" from="icmp_ln29_208" to="or_ln29_104" fromId="3185" toId="3187">
</dataflow>
<dataflow id="10273" from="tmp_243" to="icmp_ln29_210" fromId="3183" toId="3188">
</dataflow>
<dataflow id="10274" from="StgValue_5423" to="icmp_ln29_210" fromId="5423" toId="3188">
</dataflow>
<dataflow id="10275" from="trunc_ln29_105" to="icmp_ln29_211" fromId="3184" toId="3189">
</dataflow>
<dataflow id="10276" from="StgValue_5426" to="icmp_ln29_211" fromId="5426" toId="3189">
</dataflow>
<dataflow id="10277" from="icmp_ln29_211" to="or_ln29_105" fromId="3189" toId="3190">
</dataflow>
<dataflow id="10278" from="icmp_ln29_210" to="or_ln29_105" fromId="3188" toId="3190">
</dataflow>
<dataflow id="10279" from="or_ln29_104" to="and_ln29_104" fromId="3187" toId="3191">
</dataflow>
<dataflow id="10280" from="or_ln29_105" to="and_ln29_104" fromId="3190" toId="3191">
</dataflow>
<dataflow id="10281" from="p_52" to="tmp_244" fromId="3125" toId="3192">
</dataflow>
<dataflow id="10282" from="min_p_104" to="tmp_244" fromId="3164" toId="3192">
</dataflow>
<dataflow id="10283" from="and_ln29_104" to="and_ln29_105" fromId="3191" toId="3193">
</dataflow>
<dataflow id="10284" from="tmp_244" to="and_ln29_105" fromId="3192" toId="3193">
</dataflow>
<dataflow id="10285" from="and_ln29_105" to="min_p_106" fromId="3193" toId="3194">
</dataflow>
<dataflow id="10286" from="p_52" to="min_p_106" fromId="3125" toId="3194">
</dataflow>
<dataflow id="10287" from="min_p_104" to="min_p_106" fromId="3164" toId="3194">
</dataflow>
<dataflow id="10288" from="p_53" to="tmp_249" fromId="3166" toId="3195">
</dataflow>
<dataflow id="10289" from="min_p_106" to="tmp_249" fromId="3194" toId="3195">
</dataflow>
<dataflow id="10290" from="add52_53" to="p_54" fromId="2994" toId="3196">
</dataflow>
<dataflow id="10291" from="tmp_10" to="p_54" fromId="413" toId="3196">
</dataflow>
<dataflow id="10292" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3197">
</dataflow>
<dataflow id="10293" from="p_54" to="specfucore_ln8" fromId="3196" toId="3197">
</dataflow>
<dataflow id="10294" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3197">
</dataflow>
<dataflow id="10295" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3197">
</dataflow>
<dataflow id="10296" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3197">
</dataflow>
<dataflow id="10297" from="add52_54" to="p_55" fromId="3041" toId="3198">
</dataflow>
<dataflow id="10298" from="tmp_10" to="p_55" fromId="413" toId="3198">
</dataflow>
<dataflow id="10299" from="add52_55" to="p_56" fromId="3088" toId="3199">
</dataflow>
<dataflow id="10300" from="tmp_10" to="p_56" fromId="413" toId="3199">
</dataflow>
<dataflow id="10301" from="add52_56" to="p_57" fromId="3131" toId="3200">
</dataflow>
<dataflow id="10302" from="tmp_10" to="p_57" fromId="413" toId="3200">
</dataflow>
<dataflow id="10303" from="add52_57" to="p_58" fromId="3172" toId="3201">
</dataflow>
<dataflow id="10304" from="tmp_10" to="p_58" fromId="413" toId="3201">
</dataflow>
<dataflow id="10305" from="tmp_275" to="add52_58" fromId="3011" toId="3202">
</dataflow>
<dataflow id="10306" from="bitcast_ln27_59" to="add52_58" fromId="3046" toId="3202">
</dataflow>
<dataflow id="10307" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3203">
</dataflow>
<dataflow id="10308" from="add52_58" to="specfucore_ln28" fromId="3202" toId="3203">
</dataflow>
<dataflow id="10309" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3203">
</dataflow>
<dataflow id="10310" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3203">
</dataflow>
<dataflow id="10311" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3203">
</dataflow>
<dataflow id="10312" from="tmp_280" to="add52_59" fromId="3058" toId="3204">
</dataflow>
<dataflow id="10313" from="bitcast_ln27_60" to="add52_59" fromId="3093" toId="3204">
</dataflow>
<dataflow id="10314" from="tmp_285" to="add52_60" fromId="3105" toId="3205">
</dataflow>
<dataflow id="10315" from="bitcast_ln27_61" to="add52_60" fromId="3136" toId="3205">
</dataflow>
<dataflow id="10316" from="tmp_290" to="add52_61" fromId="3148" toId="3206">
</dataflow>
<dataflow id="10317" from="bitcast_ln27_62" to="add52_61" fromId="3177" toId="3206">
</dataflow>
<dataflow id="10318" from="p_53" to="bitcast_ln29_106" fromId="3166" toId="3207">
</dataflow>
<dataflow id="10319" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_247" fromId="5408" toId="3208">
</dataflow>
<dataflow id="10320" from="bitcast_ln29_106" to="tmp_247" fromId="3207" toId="3208">
</dataflow>
<dataflow id="10321" from="StgValue_5411" to="tmp_247" fromId="5411" toId="3208">
</dataflow>
<dataflow id="10322" from="StgValue_5413" to="tmp_247" fromId="5413" toId="3208">
</dataflow>
<dataflow id="10323" from="bitcast_ln29_106" to="trunc_ln29_106" fromId="3207" toId="3209">
</dataflow>
<dataflow id="10324" from="min_p_106" to="bitcast_ln29_107" fromId="3194" toId="3210">
</dataflow>
<dataflow id="10325" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_248" fromId="5408" toId="3211">
</dataflow>
<dataflow id="10326" from="bitcast_ln29_107" to="tmp_248" fromId="3210" toId="3211">
</dataflow>
<dataflow id="10327" from="StgValue_5411" to="tmp_248" fromId="5411" toId="3211">
</dataflow>
<dataflow id="10328" from="StgValue_5413" to="tmp_248" fromId="5413" toId="3211">
</dataflow>
<dataflow id="10329" from="bitcast_ln29_107" to="trunc_ln29_107" fromId="3210" toId="3212">
</dataflow>
<dataflow id="10330" from="tmp_247" to="icmp_ln29_212" fromId="3208" toId="3213">
</dataflow>
<dataflow id="10331" from="StgValue_5423" to="icmp_ln29_212" fromId="5423" toId="3213">
</dataflow>
<dataflow id="10332" from="trunc_ln29_106" to="icmp_ln29_213" fromId="3209" toId="3214">
</dataflow>
<dataflow id="10333" from="StgValue_5426" to="icmp_ln29_213" fromId="5426" toId="3214">
</dataflow>
<dataflow id="10334" from="icmp_ln29_213" to="or_ln29_106" fromId="3214" toId="3215">
</dataflow>
<dataflow id="10335" from="icmp_ln29_212" to="or_ln29_106" fromId="3213" toId="3215">
</dataflow>
<dataflow id="10336" from="tmp_248" to="icmp_ln29_214" fromId="3211" toId="3216">
</dataflow>
<dataflow id="10337" from="StgValue_5423" to="icmp_ln29_214" fromId="5423" toId="3216">
</dataflow>
<dataflow id="10338" from="trunc_ln29_107" to="icmp_ln29_215" fromId="3212" toId="3217">
</dataflow>
<dataflow id="10339" from="StgValue_5426" to="icmp_ln29_215" fromId="5426" toId="3217">
</dataflow>
<dataflow id="10340" from="icmp_ln29_215" to="or_ln29_107" fromId="3217" toId="3218">
</dataflow>
<dataflow id="10341" from="icmp_ln29_214" to="or_ln29_107" fromId="3216" toId="3218">
</dataflow>
<dataflow id="10342" from="or_ln29_106" to="and_ln29_106" fromId="3215" toId="3219">
</dataflow>
<dataflow id="10343" from="or_ln29_107" to="and_ln29_106" fromId="3218" toId="3219">
</dataflow>
<dataflow id="10344" from="p_53" to="tmp_249" fromId="3166" toId="3220">
</dataflow>
<dataflow id="10345" from="min_p_106" to="tmp_249" fromId="3194" toId="3220">
</dataflow>
<dataflow id="10346" from="and_ln29_106" to="and_ln29_107" fromId="3219" toId="3221">
</dataflow>
<dataflow id="10347" from="tmp_249" to="and_ln29_107" fromId="3220" toId="3221">
</dataflow>
<dataflow id="10348" from="and_ln29_107" to="min_p_108" fromId="3221" toId="3222">
</dataflow>
<dataflow id="10349" from="p_53" to="min_p_108" fromId="3166" toId="3222">
</dataflow>
<dataflow id="10350" from="min_p_106" to="min_p_108" fromId="3194" toId="3222">
</dataflow>
<dataflow id="10351" from="p_54" to="tmp_254" fromId="3196" toId="3223">
</dataflow>
<dataflow id="10352" from="min_p_108" to="tmp_254" fromId="3222" toId="3223">
</dataflow>
<dataflow id="10353" from="add52_54" to="p_55" fromId="3041" toId="3224">
</dataflow>
<dataflow id="10354" from="tmp_10" to="p_55" fromId="413" toId="3224">
</dataflow>
<dataflow id="10355" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3225">
</dataflow>
<dataflow id="10356" from="p_55" to="specfucore_ln8" fromId="3224" toId="3225">
</dataflow>
<dataflow id="10357" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3225">
</dataflow>
<dataflow id="10358" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3225">
</dataflow>
<dataflow id="10359" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3225">
</dataflow>
<dataflow id="10360" from="add52_55" to="p_56" fromId="3088" toId="3226">
</dataflow>
<dataflow id="10361" from="tmp_10" to="p_56" fromId="413" toId="3226">
</dataflow>
<dataflow id="10362" from="add52_56" to="p_57" fromId="3131" toId="3227">
</dataflow>
<dataflow id="10363" from="tmp_10" to="p_57" fromId="413" toId="3227">
</dataflow>
<dataflow id="10364" from="add52_57" to="p_58" fromId="3172" toId="3228">
</dataflow>
<dataflow id="10365" from="tmp_10" to="p_58" fromId="413" toId="3228">
</dataflow>
<dataflow id="10366" from="add52_58" to="p_59" fromId="3202" toId="3229">
</dataflow>
<dataflow id="10367" from="tmp_10" to="p_59" fromId="413" toId="3229">
</dataflow>
<dataflow id="10368" from="tmp_280" to="add52_59" fromId="3058" toId="3230">
</dataflow>
<dataflow id="10369" from="bitcast_ln27_60" to="add52_59" fromId="3093" toId="3230">
</dataflow>
<dataflow id="10370" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3231">
</dataflow>
<dataflow id="10371" from="add52_59" to="specfucore_ln28" fromId="3230" toId="3231">
</dataflow>
<dataflow id="10372" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3231">
</dataflow>
<dataflow id="10373" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3231">
</dataflow>
<dataflow id="10374" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3231">
</dataflow>
<dataflow id="10375" from="tmp_285" to="add52_60" fromId="3105" toId="3232">
</dataflow>
<dataflow id="10376" from="bitcast_ln27_61" to="add52_60" fromId="3136" toId="3232">
</dataflow>
<dataflow id="10377" from="tmp_290" to="add52_61" fromId="3148" toId="3233">
</dataflow>
<dataflow id="10378" from="bitcast_ln27_62" to="add52_61" fromId="3177" toId="3233">
</dataflow>
<dataflow id="10379" from="p_54" to="bitcast_ln29_108" fromId="3196" toId="3234">
</dataflow>
<dataflow id="10380" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_252" fromId="5408" toId="3235">
</dataflow>
<dataflow id="10381" from="bitcast_ln29_108" to="tmp_252" fromId="3234" toId="3235">
</dataflow>
<dataflow id="10382" from="StgValue_5411" to="tmp_252" fromId="5411" toId="3235">
</dataflow>
<dataflow id="10383" from="StgValue_5413" to="tmp_252" fromId="5413" toId="3235">
</dataflow>
<dataflow id="10384" from="bitcast_ln29_108" to="trunc_ln29_108" fromId="3234" toId="3236">
</dataflow>
<dataflow id="10385" from="min_p_108" to="bitcast_ln29_109" fromId="3222" toId="3237">
</dataflow>
<dataflow id="10386" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_253" fromId="5408" toId="3238">
</dataflow>
<dataflow id="10387" from="bitcast_ln29_109" to="tmp_253" fromId="3237" toId="3238">
</dataflow>
<dataflow id="10388" from="StgValue_5411" to="tmp_253" fromId="5411" toId="3238">
</dataflow>
<dataflow id="10389" from="StgValue_5413" to="tmp_253" fromId="5413" toId="3238">
</dataflow>
<dataflow id="10390" from="bitcast_ln29_109" to="trunc_ln29_109" fromId="3237" toId="3239">
</dataflow>
<dataflow id="10391" from="tmp_252" to="icmp_ln29_216" fromId="3235" toId="3240">
</dataflow>
<dataflow id="10392" from="StgValue_5423" to="icmp_ln29_216" fromId="5423" toId="3240">
</dataflow>
<dataflow id="10393" from="trunc_ln29_108" to="icmp_ln29_217" fromId="3236" toId="3241">
</dataflow>
<dataflow id="10394" from="StgValue_5426" to="icmp_ln29_217" fromId="5426" toId="3241">
</dataflow>
<dataflow id="10395" from="icmp_ln29_217" to="or_ln29_108" fromId="3241" toId="3242">
</dataflow>
<dataflow id="10396" from="icmp_ln29_216" to="or_ln29_108" fromId="3240" toId="3242">
</dataflow>
<dataflow id="10397" from="tmp_253" to="icmp_ln29_218" fromId="3238" toId="3243">
</dataflow>
<dataflow id="10398" from="StgValue_5423" to="icmp_ln29_218" fromId="5423" toId="3243">
</dataflow>
<dataflow id="10399" from="trunc_ln29_109" to="icmp_ln29_219" fromId="3239" toId="3244">
</dataflow>
<dataflow id="10400" from="StgValue_5426" to="icmp_ln29_219" fromId="5426" toId="3244">
</dataflow>
<dataflow id="10401" from="icmp_ln29_219" to="or_ln29_109" fromId="3244" toId="3245">
</dataflow>
<dataflow id="10402" from="icmp_ln29_218" to="or_ln29_109" fromId="3243" toId="3245">
</dataflow>
<dataflow id="10403" from="or_ln29_108" to="and_ln29_108" fromId="3242" toId="3246">
</dataflow>
<dataflow id="10404" from="or_ln29_109" to="and_ln29_108" fromId="3245" toId="3246">
</dataflow>
<dataflow id="10405" from="p_54" to="tmp_254" fromId="3196" toId="3247">
</dataflow>
<dataflow id="10406" from="min_p_108" to="tmp_254" fromId="3222" toId="3247">
</dataflow>
<dataflow id="10407" from="and_ln29_108" to="and_ln29_109" fromId="3246" toId="3248">
</dataflow>
<dataflow id="10408" from="tmp_254" to="and_ln29_109" fromId="3247" toId="3248">
</dataflow>
<dataflow id="10409" from="and_ln29_109" to="min_p_110" fromId="3248" toId="3249">
</dataflow>
<dataflow id="10410" from="p_54" to="min_p_110" fromId="3196" toId="3249">
</dataflow>
<dataflow id="10411" from="min_p_108" to="min_p_110" fromId="3222" toId="3249">
</dataflow>
<dataflow id="10412" from="p_55" to="tmp_259" fromId="3224" toId="3250">
</dataflow>
<dataflow id="10413" from="min_p_110" to="tmp_259" fromId="3249" toId="3250">
</dataflow>
<dataflow id="10414" from="add52_55" to="p_56" fromId="3088" toId="3251">
</dataflow>
<dataflow id="10415" from="tmp_10" to="p_56" fromId="413" toId="3251">
</dataflow>
<dataflow id="10416" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3252">
</dataflow>
<dataflow id="10417" from="p_56" to="specfucore_ln8" fromId="3251" toId="3252">
</dataflow>
<dataflow id="10418" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3252">
</dataflow>
<dataflow id="10419" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3252">
</dataflow>
<dataflow id="10420" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3252">
</dataflow>
<dataflow id="10421" from="add52_56" to="p_57" fromId="3131" toId="3253">
</dataflow>
<dataflow id="10422" from="tmp_10" to="p_57" fromId="413" toId="3253">
</dataflow>
<dataflow id="10423" from="add52_57" to="p_58" fromId="3172" toId="3254">
</dataflow>
<dataflow id="10424" from="tmp_10" to="p_58" fromId="413" toId="3254">
</dataflow>
<dataflow id="10425" from="add52_58" to="p_59" fromId="3202" toId="3255">
</dataflow>
<dataflow id="10426" from="tmp_10" to="p_59" fromId="413" toId="3255">
</dataflow>
<dataflow id="10427" from="add52_59" to="p_60" fromId="3230" toId="3256">
</dataflow>
<dataflow id="10428" from="tmp_10" to="p_60" fromId="413" toId="3256">
</dataflow>
<dataflow id="10429" from="tmp_285" to="add52_60" fromId="3105" toId="3257">
</dataflow>
<dataflow id="10430" from="bitcast_ln27_61" to="add52_60" fromId="3136" toId="3257">
</dataflow>
<dataflow id="10431" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3258">
</dataflow>
<dataflow id="10432" from="add52_60" to="specfucore_ln28" fromId="3257" toId="3258">
</dataflow>
<dataflow id="10433" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3258">
</dataflow>
<dataflow id="10434" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3258">
</dataflow>
<dataflow id="10435" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3258">
</dataflow>
<dataflow id="10436" from="tmp_290" to="add52_61" fromId="3148" toId="3259">
</dataflow>
<dataflow id="10437" from="bitcast_ln27_62" to="add52_61" fromId="3177" toId="3259">
</dataflow>
<dataflow id="10438" from="p_55" to="bitcast_ln29_110" fromId="3224" toId="3260">
</dataflow>
<dataflow id="10439" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_257" fromId="5408" toId="3261">
</dataflow>
<dataflow id="10440" from="bitcast_ln29_110" to="tmp_257" fromId="3260" toId="3261">
</dataflow>
<dataflow id="10441" from="StgValue_5411" to="tmp_257" fromId="5411" toId="3261">
</dataflow>
<dataflow id="10442" from="StgValue_5413" to="tmp_257" fromId="5413" toId="3261">
</dataflow>
<dataflow id="10443" from="bitcast_ln29_110" to="trunc_ln29_110" fromId="3260" toId="3262">
</dataflow>
<dataflow id="10444" from="min_p_110" to="bitcast_ln29_111" fromId="3249" toId="3263">
</dataflow>
<dataflow id="10445" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_258" fromId="5408" toId="3264">
</dataflow>
<dataflow id="10446" from="bitcast_ln29_111" to="tmp_258" fromId="3263" toId="3264">
</dataflow>
<dataflow id="10447" from="StgValue_5411" to="tmp_258" fromId="5411" toId="3264">
</dataflow>
<dataflow id="10448" from="StgValue_5413" to="tmp_258" fromId="5413" toId="3264">
</dataflow>
<dataflow id="10449" from="bitcast_ln29_111" to="trunc_ln29_111" fromId="3263" toId="3265">
</dataflow>
<dataflow id="10450" from="tmp_257" to="icmp_ln29_220" fromId="3261" toId="3266">
</dataflow>
<dataflow id="10451" from="StgValue_5423" to="icmp_ln29_220" fromId="5423" toId="3266">
</dataflow>
<dataflow id="10452" from="trunc_ln29_110" to="icmp_ln29_221" fromId="3262" toId="3267">
</dataflow>
<dataflow id="10453" from="StgValue_5426" to="icmp_ln29_221" fromId="5426" toId="3267">
</dataflow>
<dataflow id="10454" from="icmp_ln29_221" to="or_ln29_110" fromId="3267" toId="3268">
</dataflow>
<dataflow id="10455" from="icmp_ln29_220" to="or_ln29_110" fromId="3266" toId="3268">
</dataflow>
<dataflow id="10456" from="tmp_258" to="icmp_ln29_222" fromId="3264" toId="3269">
</dataflow>
<dataflow id="10457" from="StgValue_5423" to="icmp_ln29_222" fromId="5423" toId="3269">
</dataflow>
<dataflow id="10458" from="trunc_ln29_111" to="icmp_ln29_223" fromId="3265" toId="3270">
</dataflow>
<dataflow id="10459" from="StgValue_5426" to="icmp_ln29_223" fromId="5426" toId="3270">
</dataflow>
<dataflow id="10460" from="icmp_ln29_223" to="or_ln29_111" fromId="3270" toId="3271">
</dataflow>
<dataflow id="10461" from="icmp_ln29_222" to="or_ln29_111" fromId="3269" toId="3271">
</dataflow>
<dataflow id="10462" from="or_ln29_110" to="and_ln29_110" fromId="3268" toId="3272">
</dataflow>
<dataflow id="10463" from="or_ln29_111" to="and_ln29_110" fromId="3271" toId="3272">
</dataflow>
<dataflow id="10464" from="p_55" to="tmp_259" fromId="3224" toId="3273">
</dataflow>
<dataflow id="10465" from="min_p_110" to="tmp_259" fromId="3249" toId="3273">
</dataflow>
<dataflow id="10466" from="and_ln29_110" to="and_ln29_111" fromId="3272" toId="3274">
</dataflow>
<dataflow id="10467" from="tmp_259" to="and_ln29_111" fromId="3273" toId="3274">
</dataflow>
<dataflow id="10468" from="and_ln29_111" to="min_p_112" fromId="3274" toId="3275">
</dataflow>
<dataflow id="10469" from="p_55" to="min_p_112" fromId="3224" toId="3275">
</dataflow>
<dataflow id="10470" from="min_p_110" to="min_p_112" fromId="3249" toId="3275">
</dataflow>
<dataflow id="10471" from="p_56" to="tmp_264" fromId="3251" toId="3276">
</dataflow>
<dataflow id="10472" from="min_p_112" to="tmp_264" fromId="3275" toId="3276">
</dataflow>
<dataflow id="10473" from="add52_56" to="p_57" fromId="3131" toId="3277">
</dataflow>
<dataflow id="10474" from="tmp_10" to="p_57" fromId="413" toId="3277">
</dataflow>
<dataflow id="10475" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3278">
</dataflow>
<dataflow id="10476" from="p_57" to="specfucore_ln8" fromId="3277" toId="3278">
</dataflow>
<dataflow id="10477" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3278">
</dataflow>
<dataflow id="10478" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3278">
</dataflow>
<dataflow id="10479" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3278">
</dataflow>
<dataflow id="10480" from="add52_57" to="p_58" fromId="3172" toId="3279">
</dataflow>
<dataflow id="10481" from="tmp_10" to="p_58" fromId="413" toId="3279">
</dataflow>
<dataflow id="10482" from="add52_58" to="p_59" fromId="3202" toId="3280">
</dataflow>
<dataflow id="10483" from="tmp_10" to="p_59" fromId="413" toId="3280">
</dataflow>
<dataflow id="10484" from="add52_59" to="p_60" fromId="3230" toId="3281">
</dataflow>
<dataflow id="10485" from="tmp_10" to="p_60" fromId="413" toId="3281">
</dataflow>
<dataflow id="10486" from="add52_60" to="p_61" fromId="3257" toId="3282">
</dataflow>
<dataflow id="10487" from="tmp_10" to="p_61" fromId="413" toId="3282">
</dataflow>
<dataflow id="10488" from="tmp_290" to="add52_61" fromId="3148" toId="3283">
</dataflow>
<dataflow id="10489" from="bitcast_ln27_62" to="add52_61" fromId="3177" toId="3283">
</dataflow>
<dataflow id="10490" from="_ssdm_op_SpecFUCore" to="specfucore_ln28" fromId="4987" toId="3284">
</dataflow>
<dataflow id="10491" from="add52_61" to="specfucore_ln28" fromId="3283" toId="3284">
</dataflow>
<dataflow id="10492" from="StgValue_4990" to="specfucore_ln28" fromId="4990" toId="3284">
</dataflow>
<dataflow id="10493" from="StgValue_4992" to="specfucore_ln28" fromId="4992" toId="3284">
</dataflow>
<dataflow id="10494" from="StgValue_4044" to="specfucore_ln28" fromId="4044" toId="3284">
</dataflow>
<dataflow id="10495" from="p_56" to="bitcast_ln29_112" fromId="3251" toId="3285">
</dataflow>
<dataflow id="10496" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_262" fromId="5408" toId="3286">
</dataflow>
<dataflow id="10497" from="bitcast_ln29_112" to="tmp_262" fromId="3285" toId="3286">
</dataflow>
<dataflow id="10498" from="StgValue_5411" to="tmp_262" fromId="5411" toId="3286">
</dataflow>
<dataflow id="10499" from="StgValue_5413" to="tmp_262" fromId="5413" toId="3286">
</dataflow>
<dataflow id="10500" from="bitcast_ln29_112" to="trunc_ln29_112" fromId="3285" toId="3287">
</dataflow>
<dataflow id="10501" from="min_p_112" to="bitcast_ln29_113" fromId="3275" toId="3288">
</dataflow>
<dataflow id="10502" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_263" fromId="5408" toId="3289">
</dataflow>
<dataflow id="10503" from="bitcast_ln29_113" to="tmp_263" fromId="3288" toId="3289">
</dataflow>
<dataflow id="10504" from="StgValue_5411" to="tmp_263" fromId="5411" toId="3289">
</dataflow>
<dataflow id="10505" from="StgValue_5413" to="tmp_263" fromId="5413" toId="3289">
</dataflow>
<dataflow id="10506" from="bitcast_ln29_113" to="trunc_ln29_113" fromId="3288" toId="3290">
</dataflow>
<dataflow id="10507" from="tmp_262" to="icmp_ln29_224" fromId="3286" toId="3291">
</dataflow>
<dataflow id="10508" from="StgValue_5423" to="icmp_ln29_224" fromId="5423" toId="3291">
</dataflow>
<dataflow id="10509" from="trunc_ln29_112" to="icmp_ln29_225" fromId="3287" toId="3292">
</dataflow>
<dataflow id="10510" from="StgValue_5426" to="icmp_ln29_225" fromId="5426" toId="3292">
</dataflow>
<dataflow id="10511" from="icmp_ln29_225" to="or_ln29_112" fromId="3292" toId="3293">
</dataflow>
<dataflow id="10512" from="icmp_ln29_224" to="or_ln29_112" fromId="3291" toId="3293">
</dataflow>
<dataflow id="10513" from="tmp_263" to="icmp_ln29_226" fromId="3289" toId="3294">
</dataflow>
<dataflow id="10514" from="StgValue_5423" to="icmp_ln29_226" fromId="5423" toId="3294">
</dataflow>
<dataflow id="10515" from="trunc_ln29_113" to="icmp_ln29_227" fromId="3290" toId="3295">
</dataflow>
<dataflow id="10516" from="StgValue_5426" to="icmp_ln29_227" fromId="5426" toId="3295">
</dataflow>
<dataflow id="10517" from="icmp_ln29_227" to="or_ln29_113" fromId="3295" toId="3296">
</dataflow>
<dataflow id="10518" from="icmp_ln29_226" to="or_ln29_113" fromId="3294" toId="3296">
</dataflow>
<dataflow id="10519" from="or_ln29_112" to="and_ln29_112" fromId="3293" toId="3297">
</dataflow>
<dataflow id="10520" from="or_ln29_113" to="and_ln29_112" fromId="3296" toId="3297">
</dataflow>
<dataflow id="10521" from="p_56" to="tmp_264" fromId="3251" toId="3298">
</dataflow>
<dataflow id="10522" from="min_p_112" to="tmp_264" fromId="3275" toId="3298">
</dataflow>
<dataflow id="10523" from="and_ln29_112" to="and_ln29_113" fromId="3297" toId="3299">
</dataflow>
<dataflow id="10524" from="tmp_264" to="and_ln29_113" fromId="3298" toId="3299">
</dataflow>
<dataflow id="10525" from="and_ln29_113" to="min_p_114" fromId="3299" toId="3300">
</dataflow>
<dataflow id="10526" from="p_56" to="min_p_114" fromId="3251" toId="3300">
</dataflow>
<dataflow id="10527" from="min_p_112" to="min_p_114" fromId="3275" toId="3300">
</dataflow>
<dataflow id="10528" from="p_57" to="tmp_269" fromId="3277" toId="3301">
</dataflow>
<dataflow id="10529" from="min_p_114" to="tmp_269" fromId="3300" toId="3301">
</dataflow>
<dataflow id="10530" from="add52_57" to="p_58" fromId="3172" toId="3302">
</dataflow>
<dataflow id="10531" from="tmp_10" to="p_58" fromId="413" toId="3302">
</dataflow>
<dataflow id="10532" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3303">
</dataflow>
<dataflow id="10533" from="p_58" to="specfucore_ln8" fromId="3302" toId="3303">
</dataflow>
<dataflow id="10534" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3303">
</dataflow>
<dataflow id="10535" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3303">
</dataflow>
<dataflow id="10536" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3303">
</dataflow>
<dataflow id="10537" from="add52_58" to="p_59" fromId="3202" toId="3304">
</dataflow>
<dataflow id="10538" from="tmp_10" to="p_59" fromId="413" toId="3304">
</dataflow>
<dataflow id="10539" from="add52_59" to="p_60" fromId="3230" toId="3305">
</dataflow>
<dataflow id="10540" from="tmp_10" to="p_60" fromId="413" toId="3305">
</dataflow>
<dataflow id="10541" from="add52_60" to="p_61" fromId="3257" toId="3306">
</dataflow>
<dataflow id="10542" from="tmp_10" to="p_61" fromId="413" toId="3306">
</dataflow>
<dataflow id="10543" from="add52_61" to="p_62" fromId="3283" toId="3307">
</dataflow>
<dataflow id="10544" from="tmp_10" to="p_62" fromId="413" toId="3307">
</dataflow>
<dataflow id="10545" from="p_57" to="bitcast_ln29_114" fromId="3277" toId="3308">
</dataflow>
<dataflow id="10546" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_267" fromId="5408" toId="3309">
</dataflow>
<dataflow id="10547" from="bitcast_ln29_114" to="tmp_267" fromId="3308" toId="3309">
</dataflow>
<dataflow id="10548" from="StgValue_5411" to="tmp_267" fromId="5411" toId="3309">
</dataflow>
<dataflow id="10549" from="StgValue_5413" to="tmp_267" fromId="5413" toId="3309">
</dataflow>
<dataflow id="10550" from="bitcast_ln29_114" to="trunc_ln29_114" fromId="3308" toId="3310">
</dataflow>
<dataflow id="10551" from="min_p_114" to="bitcast_ln29_115" fromId="3300" toId="3311">
</dataflow>
<dataflow id="10552" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_268" fromId="5408" toId="3312">
</dataflow>
<dataflow id="10553" from="bitcast_ln29_115" to="tmp_268" fromId="3311" toId="3312">
</dataflow>
<dataflow id="10554" from="StgValue_5411" to="tmp_268" fromId="5411" toId="3312">
</dataflow>
<dataflow id="10555" from="StgValue_5413" to="tmp_268" fromId="5413" toId="3312">
</dataflow>
<dataflow id="10556" from="bitcast_ln29_115" to="trunc_ln29_115" fromId="3311" toId="3313">
</dataflow>
<dataflow id="10557" from="tmp_267" to="icmp_ln29_228" fromId="3309" toId="3314">
</dataflow>
<dataflow id="10558" from="StgValue_5423" to="icmp_ln29_228" fromId="5423" toId="3314">
</dataflow>
<dataflow id="10559" from="trunc_ln29_114" to="icmp_ln29_229" fromId="3310" toId="3315">
</dataflow>
<dataflow id="10560" from="StgValue_5426" to="icmp_ln29_229" fromId="5426" toId="3315">
</dataflow>
<dataflow id="10561" from="icmp_ln29_229" to="or_ln29_114" fromId="3315" toId="3316">
</dataflow>
<dataflow id="10562" from="icmp_ln29_228" to="or_ln29_114" fromId="3314" toId="3316">
</dataflow>
<dataflow id="10563" from="tmp_268" to="icmp_ln29_230" fromId="3312" toId="3317">
</dataflow>
<dataflow id="10564" from="StgValue_5423" to="icmp_ln29_230" fromId="5423" toId="3317">
</dataflow>
<dataflow id="10565" from="trunc_ln29_115" to="icmp_ln29_231" fromId="3313" toId="3318">
</dataflow>
<dataflow id="10566" from="StgValue_5426" to="icmp_ln29_231" fromId="5426" toId="3318">
</dataflow>
<dataflow id="10567" from="icmp_ln29_231" to="or_ln29_115" fromId="3318" toId="3319">
</dataflow>
<dataflow id="10568" from="icmp_ln29_230" to="or_ln29_115" fromId="3317" toId="3319">
</dataflow>
<dataflow id="10569" from="or_ln29_114" to="and_ln29_114" fromId="3316" toId="3320">
</dataflow>
<dataflow id="10570" from="or_ln29_115" to="and_ln29_114" fromId="3319" toId="3320">
</dataflow>
<dataflow id="10571" from="p_57" to="tmp_269" fromId="3277" toId="3321">
</dataflow>
<dataflow id="10572" from="min_p_114" to="tmp_269" fromId="3300" toId="3321">
</dataflow>
<dataflow id="10573" from="and_ln29_114" to="and_ln29_115" fromId="3320" toId="3322">
</dataflow>
<dataflow id="10574" from="tmp_269" to="and_ln29_115" fromId="3321" toId="3322">
</dataflow>
<dataflow id="10575" from="and_ln29_115" to="min_p_116" fromId="3322" toId="3323">
</dataflow>
<dataflow id="10576" from="p_57" to="min_p_116" fromId="3277" toId="3323">
</dataflow>
<dataflow id="10577" from="min_p_114" to="min_p_116" fromId="3300" toId="3323">
</dataflow>
<dataflow id="10578" from="p_58" to="tmp_274" fromId="3302" toId="3324">
</dataflow>
<dataflow id="10579" from="min_p_116" to="tmp_274" fromId="3323" toId="3324">
</dataflow>
<dataflow id="10580" from="add52_58" to="p_59" fromId="3202" toId="3325">
</dataflow>
<dataflow id="10581" from="tmp_10" to="p_59" fromId="413" toId="3325">
</dataflow>
<dataflow id="10582" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3326">
</dataflow>
<dataflow id="10583" from="p_59" to="specfucore_ln8" fromId="3325" toId="3326">
</dataflow>
<dataflow id="10584" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3326">
</dataflow>
<dataflow id="10585" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3326">
</dataflow>
<dataflow id="10586" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3326">
</dataflow>
<dataflow id="10587" from="add52_59" to="p_60" fromId="3230" toId="3327">
</dataflow>
<dataflow id="10588" from="tmp_10" to="p_60" fromId="413" toId="3327">
</dataflow>
<dataflow id="10589" from="add52_60" to="p_61" fromId="3257" toId="3328">
</dataflow>
<dataflow id="10590" from="tmp_10" to="p_61" fromId="413" toId="3328">
</dataflow>
<dataflow id="10591" from="add52_61" to="p_62" fromId="3283" toId="3329">
</dataflow>
<dataflow id="10592" from="tmp_10" to="p_62" fromId="413" toId="3329">
</dataflow>
<dataflow id="10593" from="p_58" to="bitcast_ln29_116" fromId="3302" toId="3330">
</dataflow>
<dataflow id="10594" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_272" fromId="5408" toId="3331">
</dataflow>
<dataflow id="10595" from="bitcast_ln29_116" to="tmp_272" fromId="3330" toId="3331">
</dataflow>
<dataflow id="10596" from="StgValue_5411" to="tmp_272" fromId="5411" toId="3331">
</dataflow>
<dataflow id="10597" from="StgValue_5413" to="tmp_272" fromId="5413" toId="3331">
</dataflow>
<dataflow id="10598" from="bitcast_ln29_116" to="trunc_ln29_116" fromId="3330" toId="3332">
</dataflow>
<dataflow id="10599" from="min_p_116" to="bitcast_ln29_117" fromId="3323" toId="3333">
</dataflow>
<dataflow id="10600" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_273" fromId="5408" toId="3334">
</dataflow>
<dataflow id="10601" from="bitcast_ln29_117" to="tmp_273" fromId="3333" toId="3334">
</dataflow>
<dataflow id="10602" from="StgValue_5411" to="tmp_273" fromId="5411" toId="3334">
</dataflow>
<dataflow id="10603" from="StgValue_5413" to="tmp_273" fromId="5413" toId="3334">
</dataflow>
<dataflow id="10604" from="bitcast_ln29_117" to="trunc_ln29_117" fromId="3333" toId="3335">
</dataflow>
<dataflow id="10605" from="tmp_272" to="icmp_ln29_232" fromId="3331" toId="3336">
</dataflow>
<dataflow id="10606" from="StgValue_5423" to="icmp_ln29_232" fromId="5423" toId="3336">
</dataflow>
<dataflow id="10607" from="trunc_ln29_116" to="icmp_ln29_233" fromId="3332" toId="3337">
</dataflow>
<dataflow id="10608" from="StgValue_5426" to="icmp_ln29_233" fromId="5426" toId="3337">
</dataflow>
<dataflow id="10609" from="icmp_ln29_233" to="or_ln29_116" fromId="3337" toId="3338">
</dataflow>
<dataflow id="10610" from="icmp_ln29_232" to="or_ln29_116" fromId="3336" toId="3338">
</dataflow>
<dataflow id="10611" from="tmp_273" to="icmp_ln29_234" fromId="3334" toId="3339">
</dataflow>
<dataflow id="10612" from="StgValue_5423" to="icmp_ln29_234" fromId="5423" toId="3339">
</dataflow>
<dataflow id="10613" from="trunc_ln29_117" to="icmp_ln29_235" fromId="3335" toId="3340">
</dataflow>
<dataflow id="10614" from="StgValue_5426" to="icmp_ln29_235" fromId="5426" toId="3340">
</dataflow>
<dataflow id="10615" from="icmp_ln29_235" to="or_ln29_117" fromId="3340" toId="3341">
</dataflow>
<dataflow id="10616" from="icmp_ln29_234" to="or_ln29_117" fromId="3339" toId="3341">
</dataflow>
<dataflow id="10617" from="or_ln29_116" to="and_ln29_116" fromId="3338" toId="3342">
</dataflow>
<dataflow id="10618" from="or_ln29_117" to="and_ln29_116" fromId="3341" toId="3342">
</dataflow>
<dataflow id="10619" from="p_58" to="tmp_274" fromId="3302" toId="3343">
</dataflow>
<dataflow id="10620" from="min_p_116" to="tmp_274" fromId="3323" toId="3343">
</dataflow>
<dataflow id="10621" from="and_ln29_116" to="and_ln29_117" fromId="3342" toId="3344">
</dataflow>
<dataflow id="10622" from="tmp_274" to="and_ln29_117" fromId="3343" toId="3344">
</dataflow>
<dataflow id="10623" from="and_ln29_117" to="min_p_118" fromId="3344" toId="3345">
</dataflow>
<dataflow id="10624" from="p_58" to="min_p_118" fromId="3302" toId="3345">
</dataflow>
<dataflow id="10625" from="min_p_116" to="min_p_118" fromId="3323" toId="3345">
</dataflow>
<dataflow id="10626" from="p_59" to="tmp_279" fromId="3325" toId="3346">
</dataflow>
<dataflow id="10627" from="min_p_118" to="tmp_279" fromId="3345" toId="3346">
</dataflow>
<dataflow id="10628" from="add52_59" to="p_60" fromId="3230" toId="3347">
</dataflow>
<dataflow id="10629" from="tmp_10" to="p_60" fromId="413" toId="3347">
</dataflow>
<dataflow id="10630" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3348">
</dataflow>
<dataflow id="10631" from="p_60" to="specfucore_ln8" fromId="3347" toId="3348">
</dataflow>
<dataflow id="10632" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3348">
</dataflow>
<dataflow id="10633" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3348">
</dataflow>
<dataflow id="10634" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3348">
</dataflow>
<dataflow id="10635" from="add52_60" to="p_61" fromId="3257" toId="3349">
</dataflow>
<dataflow id="10636" from="tmp_10" to="p_61" fromId="413" toId="3349">
</dataflow>
<dataflow id="10637" from="add52_61" to="p_62" fromId="3283" toId="3350">
</dataflow>
<dataflow id="10638" from="tmp_10" to="p_62" fromId="413" toId="3350">
</dataflow>
<dataflow id="10639" from="p_59" to="bitcast_ln29_118" fromId="3325" toId="3351">
</dataflow>
<dataflow id="10640" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_277" fromId="5408" toId="3352">
</dataflow>
<dataflow id="10641" from="bitcast_ln29_118" to="tmp_277" fromId="3351" toId="3352">
</dataflow>
<dataflow id="10642" from="StgValue_5411" to="tmp_277" fromId="5411" toId="3352">
</dataflow>
<dataflow id="10643" from="StgValue_5413" to="tmp_277" fromId="5413" toId="3352">
</dataflow>
<dataflow id="10644" from="bitcast_ln29_118" to="trunc_ln29_118" fromId="3351" toId="3353">
</dataflow>
<dataflow id="10645" from="min_p_118" to="bitcast_ln29_119" fromId="3345" toId="3354">
</dataflow>
<dataflow id="10646" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_278" fromId="5408" toId="3355">
</dataflow>
<dataflow id="10647" from="bitcast_ln29_119" to="tmp_278" fromId="3354" toId="3355">
</dataflow>
<dataflow id="10648" from="StgValue_5411" to="tmp_278" fromId="5411" toId="3355">
</dataflow>
<dataflow id="10649" from="StgValue_5413" to="tmp_278" fromId="5413" toId="3355">
</dataflow>
<dataflow id="10650" from="bitcast_ln29_119" to="trunc_ln29_119" fromId="3354" toId="3356">
</dataflow>
<dataflow id="10651" from="tmp_277" to="icmp_ln29_236" fromId="3352" toId="3357">
</dataflow>
<dataflow id="10652" from="StgValue_5423" to="icmp_ln29_236" fromId="5423" toId="3357">
</dataflow>
<dataflow id="10653" from="trunc_ln29_118" to="icmp_ln29_237" fromId="3353" toId="3358">
</dataflow>
<dataflow id="10654" from="StgValue_5426" to="icmp_ln29_237" fromId="5426" toId="3358">
</dataflow>
<dataflow id="10655" from="icmp_ln29_237" to="or_ln29_118" fromId="3358" toId="3359">
</dataflow>
<dataflow id="10656" from="icmp_ln29_236" to="or_ln29_118" fromId="3357" toId="3359">
</dataflow>
<dataflow id="10657" from="tmp_278" to="icmp_ln29_238" fromId="3355" toId="3360">
</dataflow>
<dataflow id="10658" from="StgValue_5423" to="icmp_ln29_238" fromId="5423" toId="3360">
</dataflow>
<dataflow id="10659" from="trunc_ln29_119" to="icmp_ln29_239" fromId="3356" toId="3361">
</dataflow>
<dataflow id="10660" from="StgValue_5426" to="icmp_ln29_239" fromId="5426" toId="3361">
</dataflow>
<dataflow id="10661" from="icmp_ln29_239" to="or_ln29_119" fromId="3361" toId="3362">
</dataflow>
<dataflow id="10662" from="icmp_ln29_238" to="or_ln29_119" fromId="3360" toId="3362">
</dataflow>
<dataflow id="10663" from="or_ln29_118" to="and_ln29_118" fromId="3359" toId="3363">
</dataflow>
<dataflow id="10664" from="or_ln29_119" to="and_ln29_118" fromId="3362" toId="3363">
</dataflow>
<dataflow id="10665" from="p_59" to="tmp_279" fromId="3325" toId="3364">
</dataflow>
<dataflow id="10666" from="min_p_118" to="tmp_279" fromId="3345" toId="3364">
</dataflow>
<dataflow id="10667" from="and_ln29_118" to="and_ln29_119" fromId="3363" toId="3365">
</dataflow>
<dataflow id="10668" from="tmp_279" to="and_ln29_119" fromId="3364" toId="3365">
</dataflow>
<dataflow id="10669" from="and_ln29_119" to="min_p_120" fromId="3365" toId="3366">
</dataflow>
<dataflow id="10670" from="p_59" to="min_p_120" fromId="3325" toId="3366">
</dataflow>
<dataflow id="10671" from="min_p_118" to="min_p_120" fromId="3345" toId="3366">
</dataflow>
<dataflow id="10672" from="p_60" to="tmp_284" fromId="3347" toId="3367">
</dataflow>
<dataflow id="10673" from="min_p_120" to="tmp_284" fromId="3366" toId="3367">
</dataflow>
<dataflow id="10674" from="add52_60" to="p_61" fromId="3257" toId="3368">
</dataflow>
<dataflow id="10675" from="tmp_10" to="p_61" fromId="413" toId="3368">
</dataflow>
<dataflow id="10676" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3369">
</dataflow>
<dataflow id="10677" from="p_61" to="specfucore_ln8" fromId="3368" toId="3369">
</dataflow>
<dataflow id="10678" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3369">
</dataflow>
<dataflow id="10679" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3369">
</dataflow>
<dataflow id="10680" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3369">
</dataflow>
<dataflow id="10681" from="add52_61" to="p_62" fromId="3283" toId="3370">
</dataflow>
<dataflow id="10682" from="tmp_10" to="p_62" fromId="413" toId="3370">
</dataflow>
<dataflow id="10683" from="p_60" to="bitcast_ln29_120" fromId="3347" toId="3371">
</dataflow>
<dataflow id="10684" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_282" fromId="5408" toId="3372">
</dataflow>
<dataflow id="10685" from="bitcast_ln29_120" to="tmp_282" fromId="3371" toId="3372">
</dataflow>
<dataflow id="10686" from="StgValue_5411" to="tmp_282" fromId="5411" toId="3372">
</dataflow>
<dataflow id="10687" from="StgValue_5413" to="tmp_282" fromId="5413" toId="3372">
</dataflow>
<dataflow id="10688" from="bitcast_ln29_120" to="trunc_ln29_120" fromId="3371" toId="3373">
</dataflow>
<dataflow id="10689" from="min_p_120" to="bitcast_ln29_121" fromId="3366" toId="3374">
</dataflow>
<dataflow id="10690" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_283" fromId="5408" toId="3375">
</dataflow>
<dataflow id="10691" from="bitcast_ln29_121" to="tmp_283" fromId="3374" toId="3375">
</dataflow>
<dataflow id="10692" from="StgValue_5411" to="tmp_283" fromId="5411" toId="3375">
</dataflow>
<dataflow id="10693" from="StgValue_5413" to="tmp_283" fromId="5413" toId="3375">
</dataflow>
<dataflow id="10694" from="bitcast_ln29_121" to="trunc_ln29_121" fromId="3374" toId="3376">
</dataflow>
<dataflow id="10695" from="tmp_282" to="icmp_ln29_240" fromId="3372" toId="3377">
</dataflow>
<dataflow id="10696" from="StgValue_5423" to="icmp_ln29_240" fromId="5423" toId="3377">
</dataflow>
<dataflow id="10697" from="trunc_ln29_120" to="icmp_ln29_241" fromId="3373" toId="3378">
</dataflow>
<dataflow id="10698" from="StgValue_5426" to="icmp_ln29_241" fromId="5426" toId="3378">
</dataflow>
<dataflow id="10699" from="icmp_ln29_241" to="or_ln29_120" fromId="3378" toId="3379">
</dataflow>
<dataflow id="10700" from="icmp_ln29_240" to="or_ln29_120" fromId="3377" toId="3379">
</dataflow>
<dataflow id="10701" from="tmp_283" to="icmp_ln29_242" fromId="3375" toId="3380">
</dataflow>
<dataflow id="10702" from="StgValue_5423" to="icmp_ln29_242" fromId="5423" toId="3380">
</dataflow>
<dataflow id="10703" from="trunc_ln29_121" to="icmp_ln29_243" fromId="3376" toId="3381">
</dataflow>
<dataflow id="10704" from="StgValue_5426" to="icmp_ln29_243" fromId="5426" toId="3381">
</dataflow>
<dataflow id="10705" from="icmp_ln29_243" to="or_ln29_121" fromId="3381" toId="3382">
</dataflow>
<dataflow id="10706" from="icmp_ln29_242" to="or_ln29_121" fromId="3380" toId="3382">
</dataflow>
<dataflow id="10707" from="or_ln29_120" to="and_ln29_120" fromId="3379" toId="3383">
</dataflow>
<dataflow id="10708" from="or_ln29_121" to="and_ln29_120" fromId="3382" toId="3383">
</dataflow>
<dataflow id="10709" from="p_60" to="tmp_284" fromId="3347" toId="3384">
</dataflow>
<dataflow id="10710" from="min_p_120" to="tmp_284" fromId="3366" toId="3384">
</dataflow>
<dataflow id="10711" from="and_ln29_120" to="and_ln29_121" fromId="3383" toId="3385">
</dataflow>
<dataflow id="10712" from="tmp_284" to="and_ln29_121" fromId="3384" toId="3385">
</dataflow>
<dataflow id="10713" from="and_ln29_121" to="min_p_122" fromId="3385" toId="3386">
</dataflow>
<dataflow id="10714" from="p_60" to="min_p_122" fromId="3347" toId="3386">
</dataflow>
<dataflow id="10715" from="min_p_120" to="min_p_122" fromId="3366" toId="3386">
</dataflow>
<dataflow id="10716" from="p_61" to="tmp_289" fromId="3368" toId="3387">
</dataflow>
<dataflow id="10717" from="min_p_122" to="tmp_289" fromId="3386" toId="3387">
</dataflow>
<dataflow id="10718" from="add52_61" to="p_62" fromId="3283" toId="3388">
</dataflow>
<dataflow id="10719" from="tmp_10" to="p_62" fromId="413" toId="3388">
</dataflow>
<dataflow id="10720" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="4987" toId="3389">
</dataflow>
<dataflow id="10721" from="p_62" to="specfucore_ln8" fromId="3388" toId="3389">
</dataflow>
<dataflow id="10722" from="StgValue_4990" to="specfucore_ln8" fromId="4990" toId="3389">
</dataflow>
<dataflow id="10723" from="StgValue_4992" to="specfucore_ln8" fromId="4992" toId="3389">
</dataflow>
<dataflow id="10724" from="StgValue_4044" to="specfucore_ln8" fromId="4044" toId="3389">
</dataflow>
<dataflow id="10725" from="p_61" to="bitcast_ln29_122" fromId="3368" toId="3390">
</dataflow>
<dataflow id="10726" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_287" fromId="5408" toId="3391">
</dataflow>
<dataflow id="10727" from="bitcast_ln29_122" to="tmp_287" fromId="3390" toId="3391">
</dataflow>
<dataflow id="10728" from="StgValue_5411" to="tmp_287" fromId="5411" toId="3391">
</dataflow>
<dataflow id="10729" from="StgValue_5413" to="tmp_287" fromId="5413" toId="3391">
</dataflow>
<dataflow id="10730" from="bitcast_ln29_122" to="trunc_ln29_122" fromId="3390" toId="3392">
</dataflow>
<dataflow id="10731" from="min_p_122" to="bitcast_ln29_123" fromId="3386" toId="3393">
</dataflow>
<dataflow id="10732" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_288" fromId="5408" toId="3394">
</dataflow>
<dataflow id="10733" from="bitcast_ln29_123" to="tmp_288" fromId="3393" toId="3394">
</dataflow>
<dataflow id="10734" from="StgValue_5411" to="tmp_288" fromId="5411" toId="3394">
</dataflow>
<dataflow id="10735" from="StgValue_5413" to="tmp_288" fromId="5413" toId="3394">
</dataflow>
<dataflow id="10736" from="bitcast_ln29_123" to="trunc_ln29_123" fromId="3393" toId="3395">
</dataflow>
<dataflow id="10737" from="tmp_287" to="icmp_ln29_244" fromId="3391" toId="3396">
</dataflow>
<dataflow id="10738" from="StgValue_5423" to="icmp_ln29_244" fromId="5423" toId="3396">
</dataflow>
<dataflow id="10739" from="trunc_ln29_122" to="icmp_ln29_245" fromId="3392" toId="3397">
</dataflow>
<dataflow id="10740" from="StgValue_5426" to="icmp_ln29_245" fromId="5426" toId="3397">
</dataflow>
<dataflow id="10741" from="icmp_ln29_245" to="or_ln29_122" fromId="3397" toId="3398">
</dataflow>
<dataflow id="10742" from="icmp_ln29_244" to="or_ln29_122" fromId="3396" toId="3398">
</dataflow>
<dataflow id="10743" from="tmp_288" to="icmp_ln29_246" fromId="3394" toId="3399">
</dataflow>
<dataflow id="10744" from="StgValue_5423" to="icmp_ln29_246" fromId="5423" toId="3399">
</dataflow>
<dataflow id="10745" from="trunc_ln29_123" to="icmp_ln29_247" fromId="3395" toId="3400">
</dataflow>
<dataflow id="10746" from="StgValue_5426" to="icmp_ln29_247" fromId="5426" toId="3400">
</dataflow>
<dataflow id="10747" from="icmp_ln29_247" to="or_ln29_123" fromId="3400" toId="3401">
</dataflow>
<dataflow id="10748" from="icmp_ln29_246" to="or_ln29_123" fromId="3399" toId="3401">
</dataflow>
<dataflow id="10749" from="or_ln29_122" to="and_ln29_122" fromId="3398" toId="3402">
</dataflow>
<dataflow id="10750" from="or_ln29_123" to="and_ln29_122" fromId="3401" toId="3402">
</dataflow>
<dataflow id="10751" from="p_61" to="tmp_289" fromId="3368" toId="3403">
</dataflow>
<dataflow id="10752" from="min_p_122" to="tmp_289" fromId="3386" toId="3403">
</dataflow>
<dataflow id="10753" from="and_ln29_122" to="and_ln29_123" fromId="3402" toId="3404">
</dataflow>
<dataflow id="10754" from="tmp_289" to="and_ln29_123" fromId="3403" toId="3404">
</dataflow>
<dataflow id="10755" from="and_ln29_123" to="min_p_124" fromId="3404" toId="3405">
</dataflow>
<dataflow id="10756" from="p_61" to="min_p_124" fromId="3368" toId="3405">
</dataflow>
<dataflow id="10757" from="min_p_122" to="min_p_124" fromId="3386" toId="3405">
</dataflow>
<dataflow id="10758" from="p_62" to="tmp_294" fromId="3388" toId="3406">
</dataflow>
<dataflow id="10759" from="min_p_124" to="tmp_294" fromId="3405" toId="3406">
</dataflow>
<dataflow id="10760" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="tmp_6" fromId="4207" toId="3407">
</dataflow>
<dataflow id="10761" from="tmp_5" to="tmp_6" fromId="364" toId="3407">
</dataflow>
<dataflow id="10762" from="StgValue_4697" to="tmp_6" fromId="4697" toId="3407">
</dataflow>
<dataflow id="10763" from="p_62" to="bitcast_ln29_124" fromId="3388" toId="3408">
</dataflow>
<dataflow id="10764" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_292" fromId="5408" toId="3409">
</dataflow>
<dataflow id="10765" from="bitcast_ln29_124" to="tmp_292" fromId="3408" toId="3409">
</dataflow>
<dataflow id="10766" from="StgValue_5411" to="tmp_292" fromId="5411" toId="3409">
</dataflow>
<dataflow id="10767" from="StgValue_5413" to="tmp_292" fromId="5413" toId="3409">
</dataflow>
<dataflow id="10768" from="bitcast_ln29_124" to="trunc_ln29_124" fromId="3408" toId="3410">
</dataflow>
<dataflow id="10769" from="min_p_124" to="bitcast_ln29_125" fromId="3405" toId="3411">
</dataflow>
<dataflow id="10770" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_293" fromId="5408" toId="3412">
</dataflow>
<dataflow id="10771" from="bitcast_ln29_125" to="tmp_293" fromId="3411" toId="3412">
</dataflow>
<dataflow id="10772" from="StgValue_5411" to="tmp_293" fromId="5411" toId="3412">
</dataflow>
<dataflow id="10773" from="StgValue_5413" to="tmp_293" fromId="5413" toId="3412">
</dataflow>
<dataflow id="10774" from="bitcast_ln29_125" to="trunc_ln29_125" fromId="3411" toId="3413">
</dataflow>
<dataflow id="10775" from="tmp_292" to="icmp_ln29_248" fromId="3409" toId="3414">
</dataflow>
<dataflow id="10776" from="StgValue_5423" to="icmp_ln29_248" fromId="5423" toId="3414">
</dataflow>
<dataflow id="10777" from="trunc_ln29_124" to="icmp_ln29_249" fromId="3410" toId="3415">
</dataflow>
<dataflow id="10778" from="StgValue_5426" to="icmp_ln29_249" fromId="5426" toId="3415">
</dataflow>
<dataflow id="10779" from="icmp_ln29_249" to="or_ln29_124" fromId="3415" toId="3416">
</dataflow>
<dataflow id="10780" from="icmp_ln29_248" to="or_ln29_124" fromId="3414" toId="3416">
</dataflow>
<dataflow id="10781" from="tmp_293" to="icmp_ln29_250" fromId="3412" toId="3417">
</dataflow>
<dataflow id="10782" from="StgValue_5423" to="icmp_ln29_250" fromId="5423" toId="3417">
</dataflow>
<dataflow id="10783" from="trunc_ln29_125" to="icmp_ln29_251" fromId="3413" toId="3418">
</dataflow>
<dataflow id="10784" from="StgValue_5426" to="icmp_ln29_251" fromId="5426" toId="3418">
</dataflow>
<dataflow id="10785" from="icmp_ln29_251" to="or_ln29_125" fromId="3418" toId="3419">
</dataflow>
<dataflow id="10786" from="icmp_ln29_250" to="or_ln29_125" fromId="3417" toId="3419">
</dataflow>
<dataflow id="10787" from="or_ln29_124" to="and_ln29_124" fromId="3416" toId="3420">
</dataflow>
<dataflow id="10788" from="or_ln29_125" to="and_ln29_124" fromId="3419" toId="3420">
</dataflow>
<dataflow id="10789" from="p_62" to="tmp_294" fromId="3388" toId="3421">
</dataflow>
<dataflow id="10790" from="min_p_124" to="tmp_294" fromId="3405" toId="3421">
</dataflow>
<dataflow id="10791" from="and_ln29_124" to="and_ln29_125" fromId="3420" toId="3422">
</dataflow>
<dataflow id="10792" from="tmp_294" to="and_ln29_125" fromId="3421" toId="3422">
</dataflow>
<dataflow id="10793" from="and_ln29_125" to="min_p_126" fromId="3422" toId="3423">
</dataflow>
<dataflow id="10794" from="p_62" to="min_p_126" fromId="3388" toId="3423">
</dataflow>
<dataflow id="10795" from="min_p_124" to="min_p_126" fromId="3405" toId="3423">
</dataflow>
<dataflow id="10796" from="min_p_126" to="bitcast_ln33" fromId="3423" toId="3424">
</dataflow>
<dataflow id="10797" from="tmp_6" to="zext_ln33_1" fromId="3407" toId="3425">
</dataflow>
<dataflow id="10798" from="bitcast_ln33" to="zext_ln33_2" fromId="3424" toId="3426">
</dataflow>
<dataflow id="10799" from="zext_ln33_2" to="shl_ln33" fromId="3426" toId="3427">
</dataflow>
<dataflow id="10800" from="zext_ln33_1" to="shl_ln33" fromId="3425" toId="3427">
</dataflow>
<dataflow id="10802" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="10801" toId="3428">
</dataflow>
<dataflow id="10804" from="L_timestep_L_curr_state_str" to="specloopname_ln0" fromId="10803" toId="3428">
</dataflow>
<dataflow id="10806" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="10805" toId="3429">
</dataflow>
<dataflow id="10808" from="StgValue_10807" to="empty" fromId="10807" toId="3429">
</dataflow>
<dataflow id="10809" from="StgValue_10807" to="empty" fromId="10807" toId="3429">
</dataflow>
<dataflow id="10810" from="StgValue_10807" to="empty" fromId="10807" toId="3429">
</dataflow>
<dataflow id="10811" from="select_ln4" to="zext_ln6" fromId="124" toId="3430">
</dataflow>
<dataflow id="10812" from="empty_158" to="trunc_ln33" fromId="438" toId="3431">
</dataflow>
<dataflow id="10813" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_7" fromId="4694" toId="3432">
</dataflow>
<dataflow id="10814" from="trunc_ln33" to="tmp_7" fromId="3431" toId="3432">
</dataflow>
<dataflow id="10815" from="StgValue_4697" to="tmp_7" fromId="4697" toId="3432">
</dataflow>
<dataflow id="10816" from="tmp_7" to="add_ln33" fromId="3432" toId="3433">
</dataflow>
<dataflow id="10817" from="zext_ln6" to="add_ln33" fromId="3430" toId="3433">
</dataflow>
<dataflow id="10818" from="add_ln33" to="zext_ln33" fromId="3433" toId="3434">
</dataflow>
<dataflow id="10819" from="llike" to="llike_addr_64" fromId="4026" toId="3435">
</dataflow>
<dataflow id="10820" from="StgValue_4201" to="llike_addr_64" fromId="4201" toId="3435">
</dataflow>
<dataflow id="10821" from="zext_ln33" to="llike_addr_64" fromId="3434" toId="3435">
</dataflow>
<dataflow id="10822" from="llike_1" to="llike_1_addr_64" fromId="4027" toId="3436">
</dataflow>
<dataflow id="10823" from="StgValue_4201" to="llike_1_addr_64" fromId="4201" toId="3436">
</dataflow>
<dataflow id="10824" from="zext_ln33" to="llike_1_addr_64" fromId="3434" toId="3436">
</dataflow>
<dataflow id="10826" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="10825" toId="3437">
</dataflow>
<dataflow id="10827" from="StgValue_4061" to="specpipeline_ln5" fromId="4061" toId="3437">
</dataflow>
<dataflow id="10828" from="StgValue_4033" to="specpipeline_ln5" fromId="4033" toId="3437">
</dataflow>
<dataflow id="10829" from="StgValue_4056" to="specpipeline_ln5" fromId="4056" toId="3437">
</dataflow>
<dataflow id="10830" from="StgValue_4056" to="specpipeline_ln5" fromId="4056" toId="3437">
</dataflow>
<dataflow id="10831" from="empty_117" to="specpipeline_ln5" fromId="4059" toId="3437">
</dataflow>
<dataflow id="10832" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="10801" toId="3438">
</dataflow>
<dataflow id="10834" from="empty_116" to="specloopname_ln7" fromId="10833" toId="3438">
</dataflow>
<dataflow id="10836" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="10835" toId="3439">
</dataflow>
<dataflow id="10838" from="empty_123" to="rbegin1" fromId="10837" toId="3439">
</dataflow>
<dataflow id="10840" from="_ssdm_op_SpecRegionEnd" to="rend30" fromId="10839" toId="3440">
</dataflow>
<dataflow id="10841" from="empty_123" to="rend30" fromId="10837" toId="3440">
</dataflow>
<dataflow id="10842" from="rbegin1" to="rend30" fromId="3439" toId="3440">
</dataflow>
<dataflow id="10843" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="10835" toId="3441">
</dataflow>
<dataflow id="10845" from="empty_124" to="rbegin2" fromId="10844" toId="3441">
</dataflow>
<dataflow id="10846" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="10839" toId="3442">
</dataflow>
<dataflow id="10847" from="empty_124" to="rend28" fromId="10844" toId="3442">
</dataflow>
<dataflow id="10848" from="rbegin2" to="rend28" fromId="3441" toId="3442">
</dataflow>
<dataflow id="10849" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="10835" toId="3443">
</dataflow>
<dataflow id="10851" from="empty_132" to="rbegin4" fromId="10850" toId="3443">
</dataflow>
<dataflow id="10852" from="_ssdm_op_SpecRegionEnd" to="rend192" fromId="10839" toId="3444">
</dataflow>
<dataflow id="10853" from="empty_132" to="rend192" fromId="10850" toId="3444">
</dataflow>
<dataflow id="10854" from="rbegin4" to="rend192" fromId="3443" toId="3444">
</dataflow>
<dataflow id="10855" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="10835" toId="3445">
</dataflow>
<dataflow id="10857" from="empty_29" to="rbegin7" fromId="10856" toId="3445">
</dataflow>
<dataflow id="10858" from="_ssdm_op_SpecRegionEnd" to="rend156" fromId="10839" toId="3446">
</dataflow>
<dataflow id="10859" from="empty_29" to="rend156" fromId="10856" toId="3446">
</dataflow>
<dataflow id="10860" from="rbegin7" to="rend156" fromId="3445" toId="3446">
</dataflow>
<dataflow id="10861" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="10835" toId="3447">
</dataflow>
<dataflow id="10863" from="empty_45" to="rbegin3" fromId="10862" toId="3447">
</dataflow>
<dataflow id="10864" from="_ssdm_op_SpecRegionEnd" to="rend178" fromId="10839" toId="3448">
</dataflow>
<dataflow id="10865" from="empty_45" to="rend178" fromId="10862" toId="3448">
</dataflow>
<dataflow id="10866" from="rbegin3" to="rend178" fromId="3447" toId="3448">
</dataflow>
<dataflow id="10867" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="10835" toId="3449">
</dataflow>
<dataflow id="10869" from="empty" to="rbegin6" fromId="10868" toId="3449">
</dataflow>
<dataflow id="10870" from="_ssdm_op_SpecRegionEnd" to="rend202" fromId="10839" toId="3450">
</dataflow>
<dataflow id="10871" from="empty" to="rend202" fromId="10868" toId="3450">
</dataflow>
<dataflow id="10872" from="rbegin6" to="rend202" fromId="3449" toId="3450">
</dataflow>
<dataflow id="10873" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="10835" toId="3451">
</dataflow>
<dataflow id="10875" from="empty_51" to="rbegin8" fromId="10874" toId="3451">
</dataflow>
<dataflow id="10876" from="_ssdm_op_SpecRegionEnd" to="rend224" fromId="10839" toId="3452">
</dataflow>
<dataflow id="10877" from="empty_51" to="rend224" fromId="10874" toId="3452">
</dataflow>
<dataflow id="10878" from="rbegin8" to="rend224" fromId="3451" toId="3452">
</dataflow>
<dataflow id="10879" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="10835" toId="3453">
</dataflow>
<dataflow id="10881" from="empty_58" to="rbegin" fromId="10880" toId="3453">
</dataflow>
<dataflow id="10882" from="_ssdm_op_SpecRegionEnd" to="rend246" fromId="10839" toId="3454">
</dataflow>
<dataflow id="10883" from="empty_58" to="rend246" fromId="10880" toId="3454">
</dataflow>
<dataflow id="10884" from="rbegin" to="rend246" fromId="3453" toId="3454">
</dataflow>
<dataflow id="10885" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="10835" toId="3455">
</dataflow>
<dataflow id="10887" from="empty_54" to="rbegin5" fromId="10886" toId="3455">
</dataflow>
<dataflow id="10888" from="_ssdm_op_SpecRegionEnd" to="rend268" fromId="10839" toId="3456">
</dataflow>
<dataflow id="10889" from="empty_54" to="rend268" fromId="10886" toId="3456">
</dataflow>
<dataflow id="10890" from="rbegin5" to="rend268" fromId="3455" toId="3456">
</dataflow>
<dataflow id="10891" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="10835" toId="3457">
</dataflow>
<dataflow id="10893" from="empty_53" to="rbegin9" fromId="10892" toId="3457">
</dataflow>
<dataflow id="10894" from="_ssdm_op_SpecRegionEnd" to="rend274" fromId="10839" toId="3458">
</dataflow>
<dataflow id="10895" from="empty_53" to="rend274" fromId="10892" toId="3458">
</dataflow>
<dataflow id="10896" from="rbegin9" to="rend274" fromId="3457" toId="3458">
</dataflow>
<dataflow id="10897" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="10835" toId="3459">
</dataflow>
<dataflow id="10899" from="empty_52" to="rbegin10" fromId="10898" toId="3459">
</dataflow>
<dataflow id="10900" from="_ssdm_op_SpecRegionEnd" to="rend276" fromId="10839" toId="3460">
</dataflow>
<dataflow id="10901" from="empty_52" to="rend276" fromId="10898" toId="3460">
</dataflow>
<dataflow id="10902" from="rbegin10" to="rend276" fromId="3459" toId="3460">
</dataflow>
<dataflow id="10903" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="10835" toId="3461">
</dataflow>
<dataflow id="10905" from="empty_59" to="rbegin11" fromId="10904" toId="3461">
</dataflow>
<dataflow id="10906" from="_ssdm_op_SpecRegionEnd" to="rend278" fromId="10839" toId="3462">
</dataflow>
<dataflow id="10907" from="empty_59" to="rend278" fromId="10904" toId="3462">
</dataflow>
<dataflow id="10908" from="rbegin11" to="rend278" fromId="3461" toId="3462">
</dataflow>
<dataflow id="10909" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="10835" toId="3463">
</dataflow>
<dataflow id="10911" from="empty_39" to="rbegin12" fromId="10910" toId="3463">
</dataflow>
<dataflow id="10912" from="_ssdm_op_SpecRegionEnd" to="rend158" fromId="10839" toId="3464">
</dataflow>
<dataflow id="10913" from="empty_39" to="rend158" fromId="10910" toId="3464">
</dataflow>
<dataflow id="10914" from="rbegin12" to="rend158" fromId="3463" toId="3464">
</dataflow>
<dataflow id="10915" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="10835" toId="3465">
</dataflow>
<dataflow id="10917" from="empty_61" to="rbegin13" fromId="10916" toId="3465">
</dataflow>
<dataflow id="10918" from="_ssdm_op_SpecRegionEnd" to="rend160" fromId="10839" toId="3466">
</dataflow>
<dataflow id="10919" from="empty_61" to="rend160" fromId="10916" toId="3466">
</dataflow>
<dataflow id="10920" from="rbegin13" to="rend160" fromId="3465" toId="3466">
</dataflow>
<dataflow id="10921" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="10835" toId="3467">
</dataflow>
<dataflow id="10923" from="empty_48" to="rbegin14" fromId="10922" toId="3467">
</dataflow>
<dataflow id="10924" from="_ssdm_op_SpecRegionEnd" to="rend162" fromId="10839" toId="3468">
</dataflow>
<dataflow id="10925" from="empty_48" to="rend162" fromId="10922" toId="3468">
</dataflow>
<dataflow id="10926" from="rbegin14" to="rend162" fromId="3467" toId="3468">
</dataflow>
<dataflow id="10927" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="10835" toId="3469">
</dataflow>
<dataflow id="10929" from="empty_13" to="rbegin15" fromId="10928" toId="3469">
</dataflow>
<dataflow id="10930" from="_ssdm_op_SpecRegionEnd" to="rend164" fromId="10839" toId="3470">
</dataflow>
<dataflow id="10931" from="empty_13" to="rend164" fromId="10928" toId="3470">
</dataflow>
<dataflow id="10932" from="rbegin15" to="rend164" fromId="3469" toId="3470">
</dataflow>
<dataflow id="10933" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="10835" toId="3471">
</dataflow>
<dataflow id="10935" from="empty_65" to="rbegin16" fromId="10934" toId="3471">
</dataflow>
<dataflow id="10936" from="_ssdm_op_SpecRegionEnd" to="rend166" fromId="10839" toId="3472">
</dataflow>
<dataflow id="10937" from="empty_65" to="rend166" fromId="10934" toId="3472">
</dataflow>
<dataflow id="10938" from="rbegin16" to="rend166" fromId="3471" toId="3472">
</dataflow>
<dataflow id="10939" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="10835" toId="3473">
</dataflow>
<dataflow id="10941" from="empty_44" to="rbegin17" fromId="10940" toId="3473">
</dataflow>
<dataflow id="10942" from="_ssdm_op_SpecRegionEnd" to="rend168" fromId="10839" toId="3474">
</dataflow>
<dataflow id="10943" from="empty_44" to="rend168" fromId="10940" toId="3474">
</dataflow>
<dataflow id="10944" from="rbegin17" to="rend168" fromId="3473" toId="3474">
</dataflow>
<dataflow id="10945" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="10835" toId="3475">
</dataflow>
<dataflow id="10947" from="empty_43" to="rbegin18" fromId="10946" toId="3475">
</dataflow>
<dataflow id="10948" from="_ssdm_op_SpecRegionEnd" to="rend170" fromId="10839" toId="3476">
</dataflow>
<dataflow id="10949" from="empty_43" to="rend170" fromId="10946" toId="3476">
</dataflow>
<dataflow id="10950" from="rbegin18" to="rend170" fromId="3475" toId="3476">
</dataflow>
<dataflow id="10951" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="10835" toId="3477">
</dataflow>
<dataflow id="10953" from="empty_32" to="rbegin19" fromId="10952" toId="3477">
</dataflow>
<dataflow id="10954" from="_ssdm_op_SpecRegionEnd" to="rend172" fromId="10839" toId="3478">
</dataflow>
<dataflow id="10955" from="empty_32" to="rend172" fromId="10952" toId="3478">
</dataflow>
<dataflow id="10956" from="rbegin19" to="rend172" fromId="3477" toId="3478">
</dataflow>
<dataflow id="10957" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="10835" toId="3479">
</dataflow>
<dataflow id="10959" from="empty_41" to="rbegin20" fromId="10958" toId="3479">
</dataflow>
<dataflow id="10960" from="_ssdm_op_SpecRegionEnd" to="rend174" fromId="10839" toId="3480">
</dataflow>
<dataflow id="10961" from="empty_41" to="rend174" fromId="10958" toId="3480">
</dataflow>
<dataflow id="10962" from="rbegin20" to="rend174" fromId="3479" toId="3480">
</dataflow>
<dataflow id="10963" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="10835" toId="3481">
</dataflow>
<dataflow id="10965" from="empty_33" to="rbegin21" fromId="10964" toId="3481">
</dataflow>
<dataflow id="10966" from="_ssdm_op_SpecRegionEnd" to="rend176" fromId="10839" toId="3482">
</dataflow>
<dataflow id="10967" from="empty_33" to="rend176" fromId="10964" toId="3482">
</dataflow>
<dataflow id="10968" from="rbegin21" to="rend176" fromId="3481" toId="3482">
</dataflow>
<dataflow id="10969" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="10835" toId="3483">
</dataflow>
<dataflow id="10971" from="empty_40" to="rbegin22" fromId="10970" toId="3483">
</dataflow>
<dataflow id="10972" from="_ssdm_op_SpecRegionEnd" to="rend180" fromId="10839" toId="3484">
</dataflow>
<dataflow id="10973" from="empty_40" to="rend180" fromId="10970" toId="3484">
</dataflow>
<dataflow id="10974" from="rbegin22" to="rend180" fromId="3483" toId="3484">
</dataflow>
<dataflow id="10975" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="10835" toId="3485">
</dataflow>
<dataflow id="10977" from="empty_22" to="rbegin23" fromId="10976" toId="3485">
</dataflow>
<dataflow id="10978" from="_ssdm_op_SpecRegionEnd" to="rend182" fromId="10839" toId="3486">
</dataflow>
<dataflow id="10979" from="empty_22" to="rend182" fromId="10976" toId="3486">
</dataflow>
<dataflow id="10980" from="rbegin23" to="rend182" fromId="3485" toId="3486">
</dataflow>
<dataflow id="10981" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="10835" toId="3487">
</dataflow>
<dataflow id="10983" from="empty_7" to="rbegin24" fromId="10982" toId="3487">
</dataflow>
<dataflow id="10984" from="_ssdm_op_SpecRegionEnd" to="rend184" fromId="10839" toId="3488">
</dataflow>
<dataflow id="10985" from="empty_7" to="rend184" fromId="10982" toId="3488">
</dataflow>
<dataflow id="10986" from="rbegin24" to="rend184" fromId="3487" toId="3488">
</dataflow>
<dataflow id="10987" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="10835" toId="3489">
</dataflow>
<dataflow id="10989" from="empty_56" to="rbegin25" fromId="10988" toId="3489">
</dataflow>
<dataflow id="10990" from="_ssdm_op_SpecRegionEnd" to="rend186" fromId="10839" toId="3490">
</dataflow>
<dataflow id="10991" from="empty_56" to="rend186" fromId="10988" toId="3490">
</dataflow>
<dataflow id="10992" from="rbegin25" to="rend186" fromId="3489" toId="3490">
</dataflow>
<dataflow id="10993" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="10835" toId="3491">
</dataflow>
<dataflow id="10995" from="empty_36" to="rbegin26" fromId="10994" toId="3491">
</dataflow>
<dataflow id="10996" from="_ssdm_op_SpecRegionEnd" to="rend188" fromId="10839" toId="3492">
</dataflow>
<dataflow id="10997" from="empty_36" to="rend188" fromId="10994" toId="3492">
</dataflow>
<dataflow id="10998" from="rbegin26" to="rend188" fromId="3491" toId="3492">
</dataflow>
<dataflow id="10999" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="10835" toId="3493">
</dataflow>
<dataflow id="11001" from="empty_35" to="rbegin27" fromId="11000" toId="3493">
</dataflow>
<dataflow id="11002" from="_ssdm_op_SpecRegionEnd" to="rend190" fromId="10839" toId="3494">
</dataflow>
<dataflow id="11003" from="empty_35" to="rend190" fromId="11000" toId="3494">
</dataflow>
<dataflow id="11004" from="rbegin27" to="rend190" fromId="3493" toId="3494">
</dataflow>
<dataflow id="11005" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="10835" toId="3495">
</dataflow>
<dataflow id="11007" from="empty_34" to="rbegin28" fromId="11006" toId="3495">
</dataflow>
<dataflow id="11008" from="_ssdm_op_SpecRegionEnd" to="rend194" fromId="10839" toId="3496">
</dataflow>
<dataflow id="11009" from="empty_34" to="rend194" fromId="11006" toId="3496">
</dataflow>
<dataflow id="11010" from="rbegin28" to="rend194" fromId="3495" toId="3496">
</dataflow>
<dataflow id="11011" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="10835" toId="3497">
</dataflow>
<dataflow id="11013" from="empty_49" to="rbegin29" fromId="11012" toId="3497">
</dataflow>
<dataflow id="11014" from="_ssdm_op_SpecRegionEnd" to="rend196" fromId="10839" toId="3498">
</dataflow>
<dataflow id="11015" from="empty_49" to="rend196" fromId="11012" toId="3498">
</dataflow>
<dataflow id="11016" from="rbegin29" to="rend196" fromId="3497" toId="3498">
</dataflow>
<dataflow id="11017" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="10835" toId="3499">
</dataflow>
<dataflow id="11019" from="empty_0" to="rbegin30" fromId="11018" toId="3499">
</dataflow>
<dataflow id="11020" from="_ssdm_op_SpecRegionEnd" to="rend198" fromId="10839" toId="3500">
</dataflow>
<dataflow id="11021" from="empty_0" to="rend198" fromId="11018" toId="3500">
</dataflow>
<dataflow id="11022" from="rbegin30" to="rend198" fromId="3499" toId="3500">
</dataflow>
<dataflow id="11023" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="10835" toId="3501">
</dataflow>
<dataflow id="11025" from="empty_38" to="rbegin31" fromId="11024" toId="3501">
</dataflow>
<dataflow id="11026" from="_ssdm_op_SpecRegionEnd" to="rend200" fromId="10839" toId="3502">
</dataflow>
<dataflow id="11027" from="empty_38" to="rend200" fromId="11024" toId="3502">
</dataflow>
<dataflow id="11028" from="rbegin31" to="rend200" fromId="3501" toId="3502">
</dataflow>
<dataflow id="11029" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="10835" toId="3503">
</dataflow>
<dataflow id="11031" from="empty_107" to="rbegin32" fromId="11030" toId="3503">
</dataflow>
<dataflow id="11032" from="_ssdm_op_SpecRegionEnd" to="rend204" fromId="10839" toId="3504">
</dataflow>
<dataflow id="11033" from="empty_107" to="rend204" fromId="11030" toId="3504">
</dataflow>
<dataflow id="11034" from="rbegin32" to="rend204" fromId="3503" toId="3504">
</dataflow>
<dataflow id="11035" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="10835" toId="3505">
</dataflow>
<dataflow id="11037" from="empty_26" to="rbegin33" fromId="11036" toId="3505">
</dataflow>
<dataflow id="11038" from="_ssdm_op_SpecRegionEnd" to="rend206" fromId="10839" toId="3506">
</dataflow>
<dataflow id="11039" from="empty_26" to="rend206" fromId="11036" toId="3506">
</dataflow>
<dataflow id="11040" from="rbegin33" to="rend206" fromId="3505" toId="3506">
</dataflow>
<dataflow id="11041" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="10835" toId="3507">
</dataflow>
<dataflow id="11043" from="empty_25" to="rbegin34" fromId="11042" toId="3507">
</dataflow>
<dataflow id="11044" from="_ssdm_op_SpecRegionEnd" to="rend208" fromId="10839" toId="3508">
</dataflow>
<dataflow id="11045" from="empty_25" to="rend208" fromId="11042" toId="3508">
</dataflow>
<dataflow id="11046" from="rbegin34" to="rend208" fromId="3507" toId="3508">
</dataflow>
<dataflow id="11047" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="10835" toId="3509">
</dataflow>
<dataflow id="11049" from="empty_28" to="rbegin35" fromId="11048" toId="3509">
</dataflow>
<dataflow id="11050" from="_ssdm_op_SpecRegionEnd" to="rend210" fromId="10839" toId="3510">
</dataflow>
<dataflow id="11051" from="empty_28" to="rend210" fromId="11048" toId="3510">
</dataflow>
<dataflow id="11052" from="rbegin35" to="rend210" fromId="3509" toId="3510">
</dataflow>
<dataflow id="11053" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="10835" toId="3511">
</dataflow>
<dataflow id="11055" from="empty_19" to="rbegin36" fromId="11054" toId="3511">
</dataflow>
<dataflow id="11056" from="_ssdm_op_SpecRegionEnd" to="rend212" fromId="10839" toId="3512">
</dataflow>
<dataflow id="11057" from="empty_19" to="rend212" fromId="11054" toId="3512">
</dataflow>
<dataflow id="11058" from="rbegin36" to="rend212" fromId="3511" toId="3512">
</dataflow>
<dataflow id="11059" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="10835" toId="3513">
</dataflow>
<dataflow id="11061" from="empty_31" to="rbegin37" fromId="11060" toId="3513">
</dataflow>
<dataflow id="11062" from="_ssdm_op_SpecRegionEnd" to="rend214" fromId="10839" toId="3514">
</dataflow>
<dataflow id="11063" from="empty_31" to="rend214" fromId="11060" toId="3514">
</dataflow>
<dataflow id="11064" from="rbegin37" to="rend214" fromId="3513" toId="3514">
</dataflow>
<dataflow id="11065" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="10835" toId="3515">
</dataflow>
<dataflow id="11067" from="empty_30" to="rbegin38" fromId="11066" toId="3515">
</dataflow>
<dataflow id="11068" from="_ssdm_op_SpecRegionEnd" to="rend216" fromId="10839" toId="3516">
</dataflow>
<dataflow id="11069" from="empty_30" to="rend216" fromId="11066" toId="3516">
</dataflow>
<dataflow id="11070" from="rbegin38" to="rend216" fromId="3515" toId="3516">
</dataflow>
<dataflow id="11071" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="10835" toId="3517">
</dataflow>
<dataflow id="11073" from="empty_27" to="rbegin39" fromId="11072" toId="3517">
</dataflow>
<dataflow id="11074" from="_ssdm_op_SpecRegionEnd" to="rend218" fromId="10839" toId="3518">
</dataflow>
<dataflow id="11075" from="empty_27" to="rend218" fromId="11072" toId="3518">
</dataflow>
<dataflow id="11076" from="rbegin39" to="rend218" fromId="3517" toId="3518">
</dataflow>
<dataflow id="11077" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="10835" toId="3519">
</dataflow>
<dataflow id="11079" from="empty_23" to="rbegin40" fromId="11078" toId="3519">
</dataflow>
<dataflow id="11080" from="_ssdm_op_SpecRegionEnd" to="rend220" fromId="10839" toId="3520">
</dataflow>
<dataflow id="11081" from="empty_23" to="rend220" fromId="11078" toId="3520">
</dataflow>
<dataflow id="11082" from="rbegin40" to="rend220" fromId="3519" toId="3520">
</dataflow>
<dataflow id="11083" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="10835" toId="3521">
</dataflow>
<dataflow id="11085" from="empty_17" to="rbegin41" fromId="11084" toId="3521">
</dataflow>
<dataflow id="11086" from="_ssdm_op_SpecRegionEnd" to="rend222" fromId="10839" toId="3522">
</dataflow>
<dataflow id="11087" from="empty_17" to="rend222" fromId="11084" toId="3522">
</dataflow>
<dataflow id="11088" from="rbegin41" to="rend222" fromId="3521" toId="3522">
</dataflow>
<dataflow id="11089" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="10835" toId="3523">
</dataflow>
<dataflow id="11091" from="empty_16" to="rbegin42" fromId="11090" toId="3523">
</dataflow>
<dataflow id="11092" from="_ssdm_op_SpecRegionEnd" to="rend226" fromId="10839" toId="3524">
</dataflow>
<dataflow id="11093" from="empty_16" to="rend226" fromId="11090" toId="3524">
</dataflow>
<dataflow id="11094" from="rbegin42" to="rend226" fromId="3523" toId="3524">
</dataflow>
<dataflow id="11095" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="10835" toId="3525">
</dataflow>
<dataflow id="11097" from="empty_5" to="rbegin43" fromId="11096" toId="3525">
</dataflow>
<dataflow id="11098" from="_ssdm_op_SpecRegionEnd" to="rend228" fromId="10839" toId="3526">
</dataflow>
<dataflow id="11099" from="empty_5" to="rend228" fromId="11096" toId="3526">
</dataflow>
<dataflow id="11100" from="rbegin43" to="rend228" fromId="3525" toId="3526">
</dataflow>
<dataflow id="11101" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="10835" toId="3527">
</dataflow>
<dataflow id="11103" from="empty_24" to="rbegin44" fromId="11102" toId="3527">
</dataflow>
<dataflow id="11104" from="_ssdm_op_SpecRegionEnd" to="rend230" fromId="10839" toId="3528">
</dataflow>
<dataflow id="11105" from="empty_24" to="rend230" fromId="11102" toId="3528">
</dataflow>
<dataflow id="11106" from="rbegin44" to="rend230" fromId="3527" toId="3528">
</dataflow>
<dataflow id="11107" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="10835" toId="3529">
</dataflow>
<dataflow id="11109" from="empty_47" to="rbegin45" fromId="11108" toId="3529">
</dataflow>
<dataflow id="11110" from="_ssdm_op_SpecRegionEnd" to="rend232" fromId="10839" toId="3530">
</dataflow>
<dataflow id="11111" from="empty_47" to="rend232" fromId="11108" toId="3530">
</dataflow>
<dataflow id="11112" from="rbegin45" to="rend232" fromId="3529" toId="3530">
</dataflow>
<dataflow id="11113" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="10835" toId="3531">
</dataflow>
<dataflow id="11115" from="empty_15" to="rbegin46" fromId="11114" toId="3531">
</dataflow>
<dataflow id="11116" from="_ssdm_op_SpecRegionEnd" to="rend234" fromId="10839" toId="3532">
</dataflow>
<dataflow id="11117" from="empty_15" to="rend234" fromId="11114" toId="3532">
</dataflow>
<dataflow id="11118" from="rbegin46" to="rend234" fromId="3531" toId="3532">
</dataflow>
<dataflow id="11119" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="10835" toId="3533">
</dataflow>
<dataflow id="11121" from="empty_20" to="rbegin47" fromId="11120" toId="3533">
</dataflow>
<dataflow id="11122" from="_ssdm_op_SpecRegionEnd" to="rend236" fromId="10839" toId="3534">
</dataflow>
<dataflow id="11123" from="empty_20" to="rend236" fromId="11120" toId="3534">
</dataflow>
<dataflow id="11124" from="rbegin47" to="rend236" fromId="3533" toId="3534">
</dataflow>
<dataflow id="11125" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="10835" toId="3535">
</dataflow>
<dataflow id="11127" from="empty_42" to="rbegin48" fromId="11126" toId="3535">
</dataflow>
<dataflow id="11128" from="_ssdm_op_SpecRegionEnd" to="rend238" fromId="10839" toId="3536">
</dataflow>
<dataflow id="11129" from="empty_42" to="rend238" fromId="11126" toId="3536">
</dataflow>
<dataflow id="11130" from="rbegin48" to="rend238" fromId="3535" toId="3536">
</dataflow>
<dataflow id="11131" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="10835" toId="3537">
</dataflow>
<dataflow id="11133" from="empty_11" to="rbegin49" fromId="11132" toId="3537">
</dataflow>
<dataflow id="11134" from="_ssdm_op_SpecRegionEnd" to="rend240" fromId="10839" toId="3538">
</dataflow>
<dataflow id="11135" from="empty_11" to="rend240" fromId="11132" toId="3538">
</dataflow>
<dataflow id="11136" from="rbegin49" to="rend240" fromId="3537" toId="3538">
</dataflow>
<dataflow id="11137" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="10835" toId="3539">
</dataflow>
<dataflow id="11139" from="empty_10" to="rbegin50" fromId="11138" toId="3539">
</dataflow>
<dataflow id="11140" from="_ssdm_op_SpecRegionEnd" to="rend242" fromId="10839" toId="3540">
</dataflow>
<dataflow id="11141" from="empty_10" to="rend242" fromId="11138" toId="3540">
</dataflow>
<dataflow id="11142" from="rbegin50" to="rend242" fromId="3539" toId="3540">
</dataflow>
<dataflow id="11143" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="10835" toId="3541">
</dataflow>
<dataflow id="11145" from="empty_9" to="rbegin51" fromId="11144" toId="3541">
</dataflow>
<dataflow id="11146" from="_ssdm_op_SpecRegionEnd" to="rend244" fromId="10839" toId="3542">
</dataflow>
<dataflow id="11147" from="empty_9" to="rend244" fromId="11144" toId="3542">
</dataflow>
<dataflow id="11148" from="rbegin51" to="rend244" fromId="3541" toId="3542">
</dataflow>
<dataflow id="11149" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="10835" toId="3543">
</dataflow>
<dataflow id="11151" from="empty_8" to="rbegin52" fromId="11150" toId="3543">
</dataflow>
<dataflow id="11152" from="_ssdm_op_SpecRegionEnd" to="rend248" fromId="10839" toId="3544">
</dataflow>
<dataflow id="11153" from="empty_8" to="rend248" fromId="11150" toId="3544">
</dataflow>
<dataflow id="11154" from="rbegin52" to="rend248" fromId="3543" toId="3544">
</dataflow>
<dataflow id="11155" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="10835" toId="3545">
</dataflow>
<dataflow id="11157" from="empty_1" to="rbegin53" fromId="11156" toId="3545">
</dataflow>
<dataflow id="11158" from="_ssdm_op_SpecRegionEnd" to="rend250" fromId="10839" toId="3546">
</dataflow>
<dataflow id="11159" from="empty_1" to="rend250" fromId="11156" toId="3546">
</dataflow>
<dataflow id="11160" from="rbegin53" to="rend250" fromId="3545" toId="3546">
</dataflow>
<dataflow id="11161" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="10835" toId="3547">
</dataflow>
<dataflow id="11163" from="empty_6" to="rbegin54" fromId="11162" toId="3547">
</dataflow>
<dataflow id="11164" from="_ssdm_op_SpecRegionEnd" to="rend252" fromId="10839" toId="3548">
</dataflow>
<dataflow id="11165" from="empty_6" to="rend252" fromId="11162" toId="3548">
</dataflow>
<dataflow id="11166" from="rbegin54" to="rend252" fromId="3547" toId="3548">
</dataflow>
<dataflow id="11167" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="10835" toId="3549">
</dataflow>
<dataflow id="11169" from="empty_4" to="rbegin55" fromId="11168" toId="3549">
</dataflow>
<dataflow id="11170" from="_ssdm_op_SpecRegionEnd" to="rend254" fromId="10839" toId="3550">
</dataflow>
<dataflow id="11171" from="empty_4" to="rend254" fromId="11168" toId="3550">
</dataflow>
<dataflow id="11172" from="rbegin55" to="rend254" fromId="3549" toId="3550">
</dataflow>
<dataflow id="11173" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="10835" toId="3551">
</dataflow>
<dataflow id="11175" from="empty_37" to="rbegin56" fromId="11174" toId="3551">
</dataflow>
<dataflow id="11176" from="_ssdm_op_SpecRegionEnd" to="rend256" fromId="10839" toId="3552">
</dataflow>
<dataflow id="11177" from="empty_37" to="rend256" fromId="11174" toId="3552">
</dataflow>
<dataflow id="11178" from="rbegin56" to="rend256" fromId="3551" toId="3552">
</dataflow>
<dataflow id="11179" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="10835" toId="3553">
</dataflow>
<dataflow id="11181" from="empty_14" to="rbegin57" fromId="11180" toId="3553">
</dataflow>
<dataflow id="11182" from="_ssdm_op_SpecRegionEnd" to="rend258" fromId="10839" toId="3554">
</dataflow>
<dataflow id="11183" from="empty_14" to="rend258" fromId="11180" toId="3554">
</dataflow>
<dataflow id="11184" from="rbegin57" to="rend258" fromId="3553" toId="3554">
</dataflow>
<dataflow id="11185" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="10835" toId="3555">
</dataflow>
<dataflow id="11187" from="empty_21" to="rbegin58" fromId="11186" toId="3555">
</dataflow>
<dataflow id="11188" from="_ssdm_op_SpecRegionEnd" to="rend260" fromId="10839" toId="3556">
</dataflow>
<dataflow id="11189" from="empty_21" to="rend260" fromId="11186" toId="3556">
</dataflow>
<dataflow id="11190" from="rbegin58" to="rend260" fromId="3555" toId="3556">
</dataflow>
<dataflow id="11191" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="10835" toId="3557">
</dataflow>
<dataflow id="11193" from="empty_46" to="rbegin59" fromId="11192" toId="3557">
</dataflow>
<dataflow id="11194" from="_ssdm_op_SpecRegionEnd" to="rend262" fromId="10839" toId="3558">
</dataflow>
<dataflow id="11195" from="empty_46" to="rend262" fromId="11192" toId="3558">
</dataflow>
<dataflow id="11196" from="rbegin59" to="rend262" fromId="3557" toId="3558">
</dataflow>
<dataflow id="11197" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="10835" toId="3559">
</dataflow>
<dataflow id="11199" from="empty_3" to="rbegin60" fromId="11198" toId="3559">
</dataflow>
<dataflow id="11200" from="_ssdm_op_SpecRegionEnd" to="rend264" fromId="10839" toId="3560">
</dataflow>
<dataflow id="11201" from="empty_3" to="rend264" fromId="11198" toId="3560">
</dataflow>
<dataflow id="11202" from="rbegin60" to="rend264" fromId="3559" toId="3560">
</dataflow>
<dataflow id="11203" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="10835" toId="3561">
</dataflow>
<dataflow id="11205" from="empty_2" to="rbegin61" fromId="11204" toId="3561">
</dataflow>
<dataflow id="11206" from="_ssdm_op_SpecRegionEnd" to="rend266" fromId="10839" toId="3562">
</dataflow>
<dataflow id="11207" from="empty_2" to="rend266" fromId="11204" toId="3562">
</dataflow>
<dataflow id="11208" from="rbegin61" to="rend266" fromId="3561" toId="3562">
</dataflow>
<dataflow id="11209" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="10835" toId="3563">
</dataflow>
<dataflow id="11211" from="empty_100" to="rbegin62" fromId="11210" toId="3563">
</dataflow>
<dataflow id="11212" from="_ssdm_op_SpecRegionEnd" to="rend270" fromId="10839" toId="3564">
</dataflow>
<dataflow id="11213" from="empty_100" to="rend270" fromId="11210" toId="3564">
</dataflow>
<dataflow id="11214" from="rbegin62" to="rend270" fromId="3563" toId="3564">
</dataflow>
<dataflow id="11215" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="10835" toId="3565">
</dataflow>
<dataflow id="11217" from="empty_82" to="rbegin63" fromId="11216" toId="3565">
</dataflow>
<dataflow id="11218" from="_ssdm_op_SpecRegionEnd" to="rend272" fromId="10839" toId="3566">
</dataflow>
<dataflow id="11219" from="empty_82" to="rend272" fromId="11216" toId="3566">
</dataflow>
<dataflow id="11220" from="rbegin63" to="rend272" fromId="3565" toId="3566">
</dataflow>
<dataflow id="11222" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln33" fromId="11221" toId="3567">
</dataflow>
<dataflow id="11223" from="llike" to="specbramwithbyteenable_ln33" fromId="4026" toId="3567">
</dataflow>
<dataflow id="11225" from="_ssdm_op_Write.bram.i128" to="store_ln33" fromId="11224" toId="3568">
</dataflow>
<dataflow id="11226" from="llike_addr_64" to="store_ln33" fromId="3435" toId="3568">
</dataflow>
<dataflow id="11227" from="shl_ln33" to="store_ln33" fromId="3427" toId="3568">
</dataflow>
<dataflow id="11228" from="shl_ln33_2" to="store_ln33" fromId="370" toId="3568">
</dataflow>
<dataflow id="11229" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln33" fromId="11221" toId="3570">
</dataflow>
<dataflow id="11230" from="llike_1" to="specbramwithbyteenable_ln33" fromId="4027" toId="3570">
</dataflow>
<dataflow id="11231" from="_ssdm_op_Write.bram.i128" to="store_ln33" fromId="11224" toId="3571">
</dataflow>
<dataflow id="11232" from="llike_1_addr_64" to="store_ln33" fromId="3436" toId="3571">
</dataflow>
<dataflow id="11233" from="shl_ln33" to="store_ln33" fromId="3427" toId="3571">
</dataflow>
<dataflow id="11234" from="shl_ln33_1" to="store_ln33" fromId="373" toId="3571">
</dataflow>
<dataflow id="11235" from="icmp_ln18" to="StgValue_2" fromId="117" toId="2">
</dataflow>
<dataflow id="11236" from="icmp_ln18" to="StgValue_3" fromId="117" toId="3">
</dataflow>
<dataflow id="11237" from="icmp_ln18" to="StgValue_4" fromId="117" toId="4">
</dataflow>
<dataflow id="11238" from="icmp_ln18" to="StgValue_5" fromId="117" toId="5">
</dataflow>
<dataflow id="11239" from="icmp_ln18" to="StgValue_6" fromId="117" toId="6">
</dataflow>
<dataflow id="11240" from="icmp_ln18" to="StgValue_7" fromId="117" toId="7">
</dataflow>
<dataflow id="11241" from="icmp_ln18" to="StgValue_8" fromId="117" toId="8">
</dataflow>
<dataflow id="11242" from="icmp_ln18" to="StgValue_9" fromId="117" toId="9">
</dataflow>
<dataflow id="11243" from="icmp_ln18" to="StgValue_10" fromId="117" toId="10">
</dataflow>
<dataflow id="11244" from="icmp_ln18" to="StgValue_11" fromId="117" toId="11">
</dataflow>
<dataflow id="11245" from="icmp_ln18" to="StgValue_12" fromId="117" toId="12">
</dataflow>
<dataflow id="11246" from="icmp_ln18" to="StgValue_13" fromId="117" toId="13">
</dataflow>
<dataflow id="11247" from="icmp_ln18" to="StgValue_14" fromId="117" toId="14">
</dataflow>
<dataflow id="11248" from="tmp_3" to="StgValue_14" fromId="150" toId="14">
</dataflow>
<dataflow id="11249" from="icmp_ln18" to="StgValue_15" fromId="117" toId="15">
</dataflow>
<dataflow id="11250" from="icmp_ln18" to="StgValue_16" fromId="117" toId="16">
</dataflow>
<dataflow id="11251" from="icmp_ln18" to="StgValue_17" fromId="117" toId="17">
</dataflow>
<dataflow id="11252" from="icmp_ln18" to="StgValue_18" fromId="117" toId="18">
</dataflow>
<dataflow id="11253" from="icmp_ln18" to="StgValue_19" fromId="117" toId="19">
</dataflow>
<dataflow id="11254" from="icmp_ln18" to="StgValue_20" fromId="117" toId="20">
</dataflow>
<dataflow id="11255" from="icmp_ln18" to="StgValue_21" fromId="117" toId="21">
</dataflow>
<dataflow id="11256" from="icmp_ln18" to="StgValue_22" fromId="117" toId="22">
</dataflow>
<dataflow id="11257" from="icmp_ln18" to="StgValue_23" fromId="117" toId="23">
</dataflow>
<dataflow id="11258" from="icmp_ln18" to="StgValue_24" fromId="117" toId="24">
</dataflow>
<dataflow id="11259" from="icmp_ln18" to="StgValue_25" fromId="117" toId="25">
</dataflow>
<dataflow id="11260" from="icmp_ln18" to="StgValue_26" fromId="117" toId="26">
</dataflow>
<dataflow id="11261" from="icmp_ln18" to="StgValue_27" fromId="117" toId="27">
</dataflow>
<dataflow id="11262" from="icmp_ln18" to="StgValue_28" fromId="117" toId="28">
</dataflow>
<dataflow id="11263" from="icmp_ln18" to="StgValue_29" fromId="117" toId="29">
</dataflow>
<dataflow id="11264" from="icmp_ln18" to="StgValue_30" fromId="117" toId="30">
</dataflow>
<dataflow id="11265" from="icmp_ln18" to="StgValue_31" fromId="117" toId="31">
</dataflow>
<dataflow id="11266" from="icmp_ln18" to="StgValue_32" fromId="117" toId="32">
</dataflow>
<dataflow id="11267" from="icmp_ln18" to="StgValue_33" fromId="117" toId="33">
</dataflow>
<dataflow id="11268" from="icmp_ln18" to="StgValue_34" fromId="117" toId="34">
</dataflow>
<dataflow id="11269" from="icmp_ln18" to="StgValue_35" fromId="117" toId="35">
</dataflow>
<dataflow id="11270" from="icmp_ln18" to="StgValue_36" fromId="117" toId="36">
</dataflow>
<dataflow id="11271" from="icmp_ln18" to="StgValue_37" fromId="117" toId="37">
</dataflow>
<dataflow id="11272" from="icmp_ln18" to="StgValue_38" fromId="117" toId="38">
</dataflow>
<dataflow id="11273" from="icmp_ln18" to="StgValue_39" fromId="117" toId="39">
</dataflow>
<dataflow id="11274" from="icmp_ln18" to="StgValue_40" fromId="117" toId="40">
</dataflow>
<dataflow id="11275" from="icmp_ln18" to="StgValue_41" fromId="117" toId="41">
</dataflow>
<dataflow id="11276" from="icmp_ln18" to="StgValue_42" fromId="117" toId="42">
</dataflow>
<dataflow id="11277" from="icmp_ln18" to="StgValue_43" fromId="117" toId="43">
</dataflow>
<dataflow id="11278" from="icmp_ln18" to="StgValue_44" fromId="117" toId="44">
</dataflow>
<dataflow id="11279" from="icmp_ln18" to="StgValue_45" fromId="117" toId="45">
</dataflow>
<dataflow id="11280" from="icmp_ln18" to="StgValue_46" fromId="117" toId="46">
</dataflow>
<dataflow id="11281" from="icmp_ln18" to="StgValue_47" fromId="117" toId="47">
</dataflow>
<dataflow id="11282" from="icmp_ln18" to="StgValue_48" fromId="117" toId="48">
</dataflow>
<dataflow id="11283" from="icmp_ln18" to="StgValue_49" fromId="117" toId="49">
</dataflow>
<dataflow id="11284" from="icmp_ln18" to="StgValue_50" fromId="117" toId="50">
</dataflow>
<dataflow id="11285" from="icmp_ln18" to="StgValue_51" fromId="117" toId="51">
</dataflow>
<dataflow id="11286" from="icmp_ln18" to="StgValue_52" fromId="117" toId="52">
</dataflow>
<dataflow id="11287" from="icmp_ln18" to="StgValue_53" fromId="117" toId="53">
</dataflow>
<dataflow id="11288" from="icmp_ln18" to="StgValue_54" fromId="117" toId="54">
</dataflow>
<dataflow id="11289" from="icmp_ln18" to="StgValue_55" fromId="117" toId="55">
</dataflow>
<dataflow id="11290" from="icmp_ln18" to="StgValue_56" fromId="117" toId="56">
</dataflow>
<dataflow id="11291" from="icmp_ln18" to="StgValue_57" fromId="117" toId="57">
</dataflow>
<dataflow id="11292" from="icmp_ln18" to="StgValue_58" fromId="117" toId="58">
</dataflow>
<dataflow id="11293" from="icmp_ln18" to="StgValue_59" fromId="117" toId="59">
</dataflow>
<dataflow id="11294" from="icmp_ln18" to="StgValue_60" fromId="117" toId="60">
</dataflow>
<dataflow id="11295" from="icmp_ln18" to="StgValue_61" fromId="117" toId="61">
</dataflow>
<dataflow id="11296" from="icmp_ln18" to="StgValue_62" fromId="117" toId="62">
</dataflow>
<dataflow id="11297" from="icmp_ln18" to="StgValue_63" fromId="117" toId="63">
</dataflow>
<dataflow id="11298" from="icmp_ln18" to="StgValue_64" fromId="117" toId="64">
</dataflow>
<dataflow id="11299" from="icmp_ln18" to="StgValue_65" fromId="117" toId="65">
</dataflow>
<dataflow id="11300" from="icmp_ln18" to="StgValue_66" fromId="117" toId="66">
</dataflow>
<dataflow id="11301" from="icmp_ln18" to="StgValue_67" fromId="117" toId="67">
</dataflow>
<dataflow id="11302" from="icmp_ln18" to="StgValue_68" fromId="117" toId="68">
</dataflow>
<dataflow id="11303" from="icmp_ln18" to="StgValue_69" fromId="117" toId="69">
</dataflow>
<dataflow id="11304" from="icmp_ln18" to="StgValue_70" fromId="117" toId="70">
</dataflow>
<dataflow id="11305" from="icmp_ln18" to="StgValue_71" fromId="117" toId="71">
</dataflow>
<dataflow id="11306" from="icmp_ln18" to="StgValue_72" fromId="117" toId="72">
</dataflow>
<dataflow id="11307" from="icmp_ln18" to="StgValue_73" fromId="117" toId="73">
</dataflow>
<dataflow id="11308" from="icmp_ln18" to="StgValue_74" fromId="117" toId="74">
</dataflow>
<dataflow id="11309" from="icmp_ln18" to="StgValue_75" fromId="117" toId="75">
</dataflow>
<dataflow id="11310" from="icmp_ln18" to="StgValue_76" fromId="117" toId="76">
</dataflow>
<dataflow id="11311" from="icmp_ln18" to="StgValue_77" fromId="117" toId="77">
</dataflow>
<dataflow id="11312" from="icmp_ln18" to="StgValue_78" fromId="117" toId="78">
</dataflow>
<dataflow id="11313" from="icmp_ln18" to="StgValue_79" fromId="117" toId="79">
</dataflow>
<dataflow id="11314" from="tmp_3" to="StgValue_100" fromId="150" toId="100">
</dataflow>
</dataflows>


</stg>
