
*** Running vivado
    with args -log EECS_542_Clock_Block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EECS_542_Clock_Block.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source EECS_542_Clock_Block.tcl -notrace
Command: synth_design -top EECS_542_Clock_Block -part xc7a15tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16184 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 282.684 ; gain = 72.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:27]
INFO: [Synth 8-638] synthesizing module 'EECS_542_Clock_Block' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:13]
INFO: [Synth 8-3491] module 'Multiplexer_8to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:67' bound to instance 'MUX_8to1' of component 'Multiplexer_8to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_8to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:74]
INFO: [Synth 8-3491] module 'Multiplexer_4to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:40' bound to instance 'G1' of component 'Multiplexer_4to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_4to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:45]
INFO: [Synth 8-3491] module 'Multiplexer_2to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:8' bound to instance 'G1' of component 'Multiplexer_2to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:13]
INFO: [Synth 8-3491] module 'ANDGate' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:23' bound to instance 'G1' of component 'ANDGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ANDGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ANDGate' (1#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:27]
INFO: [Synth 8-3491] module 'ANDGate' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:23' bound to instance 'G2' of component 'ANDGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:28]
INFO: [Synth 8-3491] module 'ORGate' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:39' bound to instance 'G3' of component 'ORGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ORGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ORGate' (2#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2to1' (3#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:13]
INFO: [Synth 8-3491] module 'Multiplexer_2to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:8' bound to instance 'G2' of component 'Multiplexer_2to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:55]
INFO: [Synth 8-3491] module 'Multiplexer_2to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:8' bound to instance 'G3' of component 'Multiplexer_2to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_4to1' (4#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:45]
INFO: [Synth 8-3491] module 'Multiplexer_4to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:40' bound to instance 'G2' of component 'Multiplexer_4to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:96]
INFO: [Synth 8-3491] module 'Multiplexer_2to1' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:8' bound to instance 'G3' of component 'Multiplexer_2to1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:97]
INFO: [Synth 8-3491] module 'ANDGate' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd:23' bound to instance 'G4' of component 'ANDGate' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_8to1' (5#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:74]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_50MHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_25MHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized1' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized1' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_10MHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized3' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized3' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_5MHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized5' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized5' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_1MHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized7' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized7' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 101 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:6' bound to instance 'CLK_DIV_500KHz' of component 'Clock_Divider' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized9' [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
	Parameter divider bound to: 101 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized9' (6#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'EECS_542_Clock_Block' (7#1) [D:/Documents/GitHub/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 319.047 ; gain = 109.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 319.047 ; gain = 109.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
INFO: [Device 21-403] Loading part xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 319.047 ; gain = 109.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 335.789 ; gain = 125.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Clock_Divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "CLK_DIV_25MHz/clk_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CLK_DIV_10MHz/clk_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CLK_DIV_5MHz/clk_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CLK_DIV_1MHz/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_DIV_500KHz/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_DIV_500KHz/clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 456.715 ; gain = 246.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 456.715 ; gain = 246.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     5|
|3     |LUT2 |     6|
|4     |LUT3 |     7|
|5     |LUT4 |     7|
|6     |LUT5 |     4|
|7     |LUT6 |     8|
|8     |FDRE |    28|
|9     |IBUF |     5|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              |    72|
|2     |  CLK_DIV_10MHz  |Clock_Divider__parameterized3 |     8|
|3     |  CLK_DIV_1MHz   |Clock_Divider__parameterized7 |    16|
|4     |  CLK_DIV_25MHz  |Clock_Divider__parameterized1 |     6|
|5     |  CLK_DIV_500KHz |Clock_Divider__parameterized9 |    22|
|6     |  CLK_DIV_50MHz  |Clock_Divider                 |     3|
|7     |  CLK_DIV_5MHz   |Clock_Divider__parameterized5 |    10|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 457.754 ; gain = 244.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 457.754 ; gain = 247.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 524.598 ; gain = 314.684
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Control_Unit/Control_Unit.runs/synth_1/EECS_542_Clock_Block.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 524.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 09:34:07 2017...
