// Seed: 944569357
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    input uwire id_3,
    output wand id_4,
    output tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    output wire id_10,
    output wor id_11,
    input uwire id_12
);
  assign id_7 = id_12 + id_12;
  assign id_6 = 1'h0;
  wire id_14;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wor   id_7,
    input  tri1  id_8,
    input  wand  id_9
);
  assign id_5 = 1;
  wire id_11;
  assign id_0 = id_9;
  module_0(
      id_2, id_7, id_1, id_9, id_5, id_1, id_0, id_0, id_3, id_0, id_1, id_5, id_6
  );
endmodule
