/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : wf_top_mcu_cfg.h
//[Revision time]   : Tue Oct 22 11:45:29 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.

#ifndef __WF_TOP_MCU_CFG_REGS_H__
#define __WF_TOP_MCU_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_TOP_MCU_CFG CR Definitions                     
//
//****************************************************************************

#define WF_TOP_MCU_CFG_BASE                                    0x82020000u

#define WF_TOP_MCU_CFG_IP_VERSION_ADDR                         (WF_TOP_MCU_CFG_BASE + 0x000u) // 0000
#define WF_TOP_MCU_CFG_RESV_CID_ADDR                           (WF_TOP_MCU_CFG_BASE + 0x004u) // 0004
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR                       (WF_TOP_MCU_CFG_BASE + 0x100u) // 0100
#define WF_TOP_MCU_CFG_LED0_CONTROL_ADDR                       (WF_TOP_MCU_CFG_BASE + 0x200u) // 0200
#define WF_TOP_MCU_CFG_LED1_CONTROL_ADDR                       (WF_TOP_MCU_CFG_BASE + 0x204u) // 0204
#define WF_TOP_MCU_CFG_LED2_CONTROL_ADDR                       (WF_TOP_MCU_CFG_BASE + 0x208u) // 0208
#define WF_TOP_MCU_CFG_LED3_CONTROL_ADDR                       (WF_TOP_MCU_CFG_BASE + 0x20Cu) // 020C
#define WF_TOP_MCU_CFG_LED0_TBLINK_PARAM_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x210u) // 0210
#define WF_TOP_MCU_CFG_LED1_TBLINK_PARAM_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x214u) // 0214
#define WF_TOP_MCU_CFG_LED2_TBLINK_PARAM_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x218u) // 0218
#define WF_TOP_MCU_CFG_LED3_TBLINK_PARAM_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x21Cu) // 021C
#define WF_TOP_MCU_CFG_LED0_PARAM_S0_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x220u) // 0220
#define WF_TOP_MCU_CFG_LED0_PARAM_S1_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x224u) // 0224
#define WF_TOP_MCU_CFG_LED1_PARAM_S0_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x228u) // 0228
#define WF_TOP_MCU_CFG_LED1_PARAM_S1_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x22Cu) // 022C
#define WF_TOP_MCU_CFG_LED2_PARAM_S0_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x230u) // 0230
#define WF_TOP_MCU_CFG_LED2_PARAM_S1_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x234u) // 0234
#define WF_TOP_MCU_CFG_LED3_PARAM_S0_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x238u) // 0238
#define WF_TOP_MCU_CFG_LED3_PARAM_S1_CTRL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x23Cu) // 023C
#define WF_TOP_MCU_CFG_LED0_EN_ADDR                            (WF_TOP_MCU_CFG_BASE + 0x240u) // 0240
#define WF_TOP_MCU_CFG_LED1_EN_ADDR                            (WF_TOP_MCU_CFG_BASE + 0x244u) // 0244
#define WF_TOP_MCU_CFG_LED2_EN_ADDR                            (WF_TOP_MCU_CFG_BASE + 0x248u) // 0248
#define WF_TOP_MCU_CFG_LED3_EN_ADDR                            (WF_TOP_MCU_CFG_BASE + 0x24Cu) // 024C
#define WF_TOP_MCU_CFG_LED0_LED1_COMB_N_ADDR                   (WF_TOP_MCU_CFG_BASE + 0x250u) // 0250
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR       (WF_TOP_MCU_CFG_BASE + 0x300u) // 0300
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR       (WF_TOP_MCU_CFG_BASE + 0x304u) // 0304
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR       (WF_TOP_MCU_CFG_BASE + 0x308u) // 0308
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR       (WF_TOP_MCU_CFG_BASE + 0x30Cu) // 030C
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_ADDR       (WF_TOP_MCU_CFG_BASE + 0x310u) // 0310
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR       (WF_TOP_MCU_CFG_BASE + 0x314u) // 0314
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR       (WF_TOP_MCU_CFG_BASE + 0x318u) // 0318
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR       (WF_TOP_MCU_CFG_BASE + 0x31Cu) // 031C
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR       (WF_TOP_MCU_CFG_BASE + 0x320u) // 0320
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR       (WF_TOP_MCU_CFG_BASE + 0x324u) // 0324
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR          (WF_TOP_MCU_CFG_BASE + 0x400u) // 0400
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_DBG_ADDR              (WF_TOP_MCU_CFG_BASE + 0x404u) // 0404
#define WF_TOP_MCU_CFG_ICAP_DEBUG_NUM_SEL_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x614u) // 0614
#define WF_TOP_MCU_CFG_RESERVED_0_ADDR                         (WF_TOP_MCU_CFG_BASE + 0x700u) // 0700
#define WF_TOP_MCU_CFG_RESERVED_1_ADDR                         (WF_TOP_MCU_CFG_BASE + 0x704u) // 0704
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_ADDR                 (WF_TOP_MCU_CFG_BASE + 0x708u) // 0708
#define WF_TOP_MCU_CFG_CMDBT_CTL_ADDR                          (WF_TOP_MCU_CFG_BASE + 0x800u) // 0800
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_ADDR            (WF_TOP_MCU_CFG_BASE + 0x808u) // 0808
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_1_ADDR            (WF_TOP_MCU_CFG_BASE + 0x80cu) // 080C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_0_ADDR           (WF_TOP_MCU_CFG_BASE + 0x810u) // 0810
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_1_ADDR           (WF_TOP_MCU_CFG_BASE + 0x814u) // 0814
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_2_ADDR           (WF_TOP_MCU_CFG_BASE + 0x818u) // 0818
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_3_ADDR           (WF_TOP_MCU_CFG_BASE + 0x81cu) // 081C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_4_ADDR           (WF_TOP_MCU_CFG_BASE + 0x820u) // 0820
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_5_ADDR           (WF_TOP_MCU_CFG_BASE + 0x824u) // 0824
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_6_ADDR           (WF_TOP_MCU_CFG_BASE + 0x828u) // 0828
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_7_ADDR           (WF_TOP_MCU_CFG_BASE + 0x82cu) // 082C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_8_ADDR           (WF_TOP_MCU_CFG_BASE + 0x830u) // 0830
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_9_ADDR           (WF_TOP_MCU_CFG_BASE + 0x834u) // 0834
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_10_ADDR          (WF_TOP_MCU_CFG_BASE + 0x838u) // 0838
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_11_ADDR          (WF_TOP_MCU_CFG_BASE + 0x83cu) // 083C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_12_ADDR          (WF_TOP_MCU_CFG_BASE + 0x840u) // 0840
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_13_ADDR          (WF_TOP_MCU_CFG_BASE + 0x844u) // 0844
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_14_ADDR          (WF_TOP_MCU_CFG_BASE + 0x848u) // 0848
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_15_ADDR          (WF_TOP_MCU_CFG_BASE + 0x84Cu) // 084C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_16_ADDR          (WF_TOP_MCU_CFG_BASE + 0x850u) // 0850
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_17_ADDR          (WF_TOP_MCU_CFG_BASE + 0x854u) // 0854
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_18_ADDR          (WF_TOP_MCU_CFG_BASE + 0x858u) // 0858
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_19_ADDR          (WF_TOP_MCU_CFG_BASE + 0x85Cu) // 085C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_20_ADDR          (WF_TOP_MCU_CFG_BASE + 0x860u) // 0860
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_21_ADDR          (WF_TOP_MCU_CFG_BASE + 0x864u) // 0864
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_22_ADDR          (WF_TOP_MCU_CFG_BASE + 0x868u) // 0868
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_23_ADDR          (WF_TOP_MCU_CFG_BASE + 0x86Cu) // 086C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_24_ADDR          (WF_TOP_MCU_CFG_BASE + 0x870u) // 0870
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_25_ADDR          (WF_TOP_MCU_CFG_BASE + 0x874u) // 0874
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_26_ADDR          (WF_TOP_MCU_CFG_BASE + 0x878u) // 0878
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_27_ADDR          (WF_TOP_MCU_CFG_BASE + 0x87Cu) // 087C
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_28_ADDR          (WF_TOP_MCU_CFG_BASE + 0x880u) // 0880
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_29_ADDR          (WF_TOP_MCU_CFG_BASE + 0x884u) // 0884
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_30_ADDR          (WF_TOP_MCU_CFG_BASE + 0x888u) // 0888
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_31_ADDR          (WF_TOP_MCU_CFG_BASE + 0x88Cu) // 088C
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR                     (WF_TOP_MCU_CFG_BASE + 0x910u) // 0910
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_3_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x914u) // 0914
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_4_ADDR                  (WF_TOP_MCU_CFG_BASE + 0x918u) // 0918
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR                (WF_TOP_MCU_CFG_BASE + 0x960u) // 0960
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR                (WF_TOP_MCU_CFG_BASE + 0x964u) // 0964
#define WF_TOP_MCU_CFG_APB_DECODER_CTL_0_ADDR                  (WF_TOP_MCU_CFG_BASE + 0xF00u) // 0F00
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR                 (WF_TOP_MCU_CFG_BASE + 0xF04u) // 0F04
#define WF_TOP_MCU_CFG_CMDBT_VERSION_TAG_ADDR                  (WF_TOP_MCU_CFG_BASE + 0xFFCu) // 0FFC




/* =====================================================================================

  ---IP_VERSION (0x82020000 + 0x000u)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define WF_TOP_MCU_CFG_IP_VERSION_IP_VERSION_ADDR              WF_TOP_MCU_CFG_IP_VERSION_ADDR
#define WF_TOP_MCU_CFG_IP_VERSION_IP_VERSION_MASK              0xFFFFFFFFu                // IP_VERSION[31..0]
#define WF_TOP_MCU_CFG_IP_VERSION_IP_VERSION_SHFT              0u

/* =====================================================================================

  ---RESV_CID (0x82020000 + 0x004u)---

    RESERVED0[27..0]             - (RO) Reserved bits
    RESV_CID[31..28]             - (RO) RESV_CID

 =====================================================================================*/
#define WF_TOP_MCU_CFG_RESV_CID_RESV_CID_ADDR                  WF_TOP_MCU_CFG_RESV_CID_ADDR
#define WF_TOP_MCU_CFG_RESV_CID_RESV_CID_MASK                  0xF0000000u                // RESV_CID[31..28]
#define WF_TOP_MCU_CFG_RESV_CID_RESV_CID_SHFT                  28u

/* =====================================================================================

  ---FREQ_DET_CTL (0x82020000 + 0x100u)---

    DET_CAL_COUNTER[15..0]       - (RO) calculation cycle count  by calculation clock
    DET_VLD[16]                  - (RO) calculation clock detection done indicator
                                     1'h0 = detection is not completed
                                     1'h1 = detection is completed
    RESERVED17[19..17]           - (RO) Reserved bits
    DET_CNT_CYCLE[22..20]        - (RW) reference cycle count  by 32KHz, count range = 1 ~ 6
    DET_EN[23]                   - (RW) detection enable
                                     1'h0: disable
                                     1'h1: enable
    CAL_CKEN[24]                 - (RW) No loading, No use
    CAL_CKSEL[26..25]            - (RW) No loading, No use
    WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27] - (RW) clock gating of freq meter target clock
    WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28] - (RW) To select freq meter target clock:
                                     2'h0: osc_ck
                                     2'h1: mcu_cal_ck
                                     2'h2: hclk_ck
                                     2'h3: conn_aon_clkgen_cal_ck
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_MASK 0x30000000u                // WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL[29..28]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT 28u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_ADDR WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_MASK 0x08000000u                // WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN[27]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_WF_TOP_CFG_FREQ_METER_CAL_CK_CKEN_SHFT 27u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKSEL_ADDR             WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKSEL_MASK             0x06000000u                // CAL_CKSEL[26..25]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKSEL_SHFT             25u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKEN_ADDR              WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKEN_MASK              0x01000000u                // CAL_CKEN[24]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_CAL_CKEN_SHFT              24u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_EN_ADDR                WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_EN_MASK                0x00800000u                // DET_EN[23]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_EN_SHFT                23u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_ADDR         WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_MASK         0x00700000u                // DET_CNT_CYCLE[22..20]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CNT_CYCLE_SHFT         20u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_VLD_ADDR               WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_VLD_MASK               0x00010000u                // DET_VLD[16]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_VLD_SHFT               16u
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_ADDR       WF_TOP_MCU_CFG_FREQ_DET_CTL_ADDR
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_MASK       0x0000FFFFu                // DET_CAL_COUNTER[15..0]
#define WF_TOP_MCU_CFG_FREQ_DET_CTL_DET_CAL_COUNTER_SHFT       0u

/* =====================================================================================

  ---LED0_CONTROL (0x82020000 + 0x200u)---

    cr_led0_rp_mode[0]           - (RW) LED replay mode enable. Only take effect at the next LED mode kick off.
    cr_led0_pol[1]               - (RW) LED output polarity selection, 1: ON->OFF/OFF->ON, 0: ON->ON/OFF->OFF. Only take effect at the next LED mode kick off.
    cr_led0_blink_mode[2]        - (RW) 1:Use BLINK mode instead of PWM mode, 0: disable BLINK mode. Only take effect at the next LED mode kick off.
    cr_led0_man_blink[3]         - (RW) generate manual BLINK mode trigger. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    cr_led0_blink_band_sel[4]    - (RW) the source selection of the external BLINK trigger signal. 1: from band1 external BLINK trigger, 0: from band0
    cr_led0_ovr_blink_mode[5]    - (RW) overwrite the normal PWM mode with TX BLINK mode when the internal or external  BLINK mode trigger is asserted. Only take effect at the next LED mode kick off.
    cr_led0_io_ctrl[6]           - (RW) LED IO output control selection. 1: output enable is equal to the inverse of the LED output, 0: tie-high(OPEN DRAIN mode)
    cr_led0_kick[7]              - (RW) LED mode kick off. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_kick_ADDR          WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_kick_MASK          0x00000080u                // cr_led0_kick[7]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_kick_SHFT          7u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_io_ctrl_ADDR       WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_io_ctrl_MASK       0x00000040u                // cr_led0_io_ctrl[6]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_io_ctrl_SHFT       6u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_ovr_blink_mode_ADDR WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_ovr_blink_mode_MASK 0x00000020u                // cr_led0_ovr_blink_mode[5]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_ovr_blink_mode_SHFT 5u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_band_sel_ADDR WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_band_sel_MASK 0x00000010u                // cr_led0_blink_band_sel[4]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_band_sel_SHFT 4u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_man_blink_ADDR     WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_man_blink_MASK     0x00000008u                // cr_led0_man_blink[3]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_man_blink_SHFT     3u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_mode_ADDR    WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_mode_MASK    0x00000004u                // cr_led0_blink_mode[2]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_blink_mode_SHFT    2u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_pol_ADDR           WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_pol_MASK           0x00000002u                // cr_led0_pol[1]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_pol_SHFT           1u
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_rp_mode_ADDR       WF_TOP_MCU_CFG_LED0_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_rp_mode_MASK       0x00000001u                // cr_led0_rp_mode[0]
#define WF_TOP_MCU_CFG_LED0_CONTROL_cr_led0_rp_mode_SHFT       0u

/* =====================================================================================

  ---LED1_CONTROL (0x82020000 + 0x204u)---

    cr_led1_rp_mode[0]           - (RW) LED replay mode enable. Only take effect at the next LED mode kick off.
    cr_led1_pol[1]               - (RW) LED output polarity selection, 1: ON->OFF/OFF->ON, 0: ON->ON/OFF->OFF. Only take effect at the next LED mode kick off.
    cr_led1_blink_mode[2]        - (RW) 1:Use BLINK mode instead of PWM mode, 0: disable BLINK mode. Only take effect at the next LED mode kick off.
    cr_led1_man_blink[3]         - (RW) generate manual BLINK mode trigger. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    cr_led1_blink_band_sel[4]    - (RW) the source selection of the external BLINK trigger signal. 1: from band1 external BLINK trigger, 0: from band0
    cr_led1_ovr_blink_mode[5]    - (RW) overwrite the normal PWM mode with TX BLINK mode when the internal or external  BLINK mode trigger is asserted. Only take effect at the next LED mode kick off.
    cr_led1_io_ctrl[6]           - (RW) LED IO output control selection. 1: output enable is equal to the inverse of the LED output, 0: tie-high(OPEN DRAIN mode)
    cr_led1_kick[7]              - (RW) LED mode kick off. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_kick_ADDR          WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_kick_MASK          0x00000080u                // cr_led1_kick[7]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_kick_SHFT          7u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_io_ctrl_ADDR       WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_io_ctrl_MASK       0x00000040u                // cr_led1_io_ctrl[6]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_io_ctrl_SHFT       6u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_ovr_blink_mode_ADDR WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_ovr_blink_mode_MASK 0x00000020u                // cr_led1_ovr_blink_mode[5]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_ovr_blink_mode_SHFT 5u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_band_sel_ADDR WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_band_sel_MASK 0x00000010u                // cr_led1_blink_band_sel[4]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_band_sel_SHFT 4u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_man_blink_ADDR     WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_man_blink_MASK     0x00000008u                // cr_led1_man_blink[3]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_man_blink_SHFT     3u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_mode_ADDR    WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_mode_MASK    0x00000004u                // cr_led1_blink_mode[2]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_blink_mode_SHFT    2u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_pol_ADDR           WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_pol_MASK           0x00000002u                // cr_led1_pol[1]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_pol_SHFT           1u
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_rp_mode_ADDR       WF_TOP_MCU_CFG_LED1_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_rp_mode_MASK       0x00000001u                // cr_led1_rp_mode[0]
#define WF_TOP_MCU_CFG_LED1_CONTROL_cr_led1_rp_mode_SHFT       0u

/* =====================================================================================

  ---LED2_CONTROL (0x82020000 + 0x208u)---

    cr_led2_rp_mode[0]           - (RW) LED replay mode enable. Only take effect at the next LED mode kick off.
    cr_led2_pol[1]               - (RW) LED output polarity selection, 1: ON->OFF/OFF->ON, 0: ON->ON/OFF->OFF. Only take effect at the next LED mode kick off.
    cr_led2_blink_mode[2]        - (RW) 1:Use BLINK mode instead of PWM mode, 0: disable BLINK mode. Only take effect at the next LED mode kick off.
    cr_led2_man_blink[3]         - (RW) generate manual BLINK mode trigger. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    cr_led2_blink_band_sel[4]    - (RW) the source selection of the external BLINK trigger signal. 1: from band1 external BLINK trigger, 0: from band0
    cr_led2_ovr_blink_mode[5]    - (RW) overwrite the normal PWM mode with TX BLINK mode when the internal or external  BLINK mode trigger is asserted. Only take effect at the next LED mode kick off.
    cr_led2_io_ctrl[6]           - (RW) LED IO output control selection. 1: output enable is equal to the inverse of the LED output, 0: tie-high(OPEN DRAIN mode)
    cr_led2_kick[7]              - (RW) LED mode kick off. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_kick_ADDR          WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_kick_MASK          0x00000080u                // cr_led2_kick[7]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_kick_SHFT          7u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_io_ctrl_ADDR       WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_io_ctrl_MASK       0x00000040u                // cr_led2_io_ctrl[6]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_io_ctrl_SHFT       6u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_ovr_blink_mode_ADDR WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_ovr_blink_mode_MASK 0x00000020u                // cr_led2_ovr_blink_mode[5]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_ovr_blink_mode_SHFT 5u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_band_sel_ADDR WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_band_sel_MASK 0x00000010u                // cr_led2_blink_band_sel[4]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_band_sel_SHFT 4u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_man_blink_ADDR     WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_man_blink_MASK     0x00000008u                // cr_led2_man_blink[3]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_man_blink_SHFT     3u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_mode_ADDR    WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_mode_MASK    0x00000004u                // cr_led2_blink_mode[2]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_blink_mode_SHFT    2u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_pol_ADDR           WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_pol_MASK           0x00000002u                // cr_led2_pol[1]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_pol_SHFT           1u
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_rp_mode_ADDR       WF_TOP_MCU_CFG_LED2_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_rp_mode_MASK       0x00000001u                // cr_led2_rp_mode[0]
#define WF_TOP_MCU_CFG_LED2_CONTROL_cr_led2_rp_mode_SHFT       0u

/* =====================================================================================

  ---LED3_CONTROL (0x82020000 + 0x20Cu)---

    cr_led3_rp_mode[0]           - (RW) LED replay mode enable. Only take effect at the next LED mode kick off.
    cr_led3_pol[1]               - (RW) LED output polarity selection, 1: ON->OFF/OFF->ON, 0: ON->ON/OFF->OFF. Only take effect at the next LED mode kick off.
    cr_led3_blink_mode[2]        - (RW) 1:Use BLINK mode instead of PWM mode, 0: disable BLINK mode. Only take effect at the next LED mode kick off.
    cr_led3_man_blink[3]         - (RW) generate manual BLINK mode trigger. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    cr_led3_blink_band_sel[4]    - (RW) the source selection of the external BLINK trigger signal. 1: from band1 external BLINK trigger, 0: from band0
    cr_led3_ovr_blink_mode[5]    - (RW) overwrite the normal PWM mode with TX BLINK mode when the internal or external  BLINK mode trigger is asserted. Only take effect at the next LED mode kick off.
    cr_led3_io_ctrl[6]           - (RW) LED IO output control selection. 1: output enable is equal to the inverse of the LED output, 0: tie-high(OPEN DRAIN mode)
    cr_led3_kick[7]              - (RW) LED mode kick off. HW will detect the rising edge of this CR signal, therefore SW needs to set this bit to 1 and 0 right after.
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_kick_ADDR          WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_kick_MASK          0x00000080u                // cr_led3_kick[7]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_kick_SHFT          7u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_io_ctrl_ADDR       WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_io_ctrl_MASK       0x00000040u                // cr_led3_io_ctrl[6]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_io_ctrl_SHFT       6u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_ovr_blink_mode_ADDR WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_ovr_blink_mode_MASK 0x00000020u                // cr_led3_ovr_blink_mode[5]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_ovr_blink_mode_SHFT 5u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_band_sel_ADDR WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_band_sel_MASK 0x00000010u                // cr_led3_blink_band_sel[4]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_band_sel_SHFT 4u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_man_blink_ADDR     WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_man_blink_MASK     0x00000008u                // cr_led3_man_blink[3]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_man_blink_SHFT     3u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_mode_ADDR    WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_mode_MASK    0x00000004u                // cr_led3_blink_mode[2]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_blink_mode_SHFT    2u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_pol_ADDR           WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_pol_MASK           0x00000002u                // cr_led3_pol[1]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_pol_SHFT           1u
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_rp_mode_ADDR       WF_TOP_MCU_CFG_LED3_CONTROL_ADDR
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_rp_mode_MASK       0x00000001u                // cr_led3_rp_mode[0]
#define WF_TOP_MCU_CFG_LED3_CONTROL_cr_led3_rp_mode_SHFT       0u

/* =====================================================================================

  ---LED0_TBLINK_PARAM (0x82020000 + 0x210u)---

    cr_LED0_TX_BLINK_PARAM[15..0] - (RW) [7:0]:LED0 TX BLINK ON time interval, [15:8]:LED0 TX BLINK OFF time interval, UNIT=10ms.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_TBLINK_PARAM_cr_LED0_TX_BLINK_PARAM_ADDR WF_TOP_MCU_CFG_LED0_TBLINK_PARAM_ADDR
#define WF_TOP_MCU_CFG_LED0_TBLINK_PARAM_cr_LED0_TX_BLINK_PARAM_MASK 0x0000FFFFu                // cr_LED0_TX_BLINK_PARAM[15..0]
#define WF_TOP_MCU_CFG_LED0_TBLINK_PARAM_cr_LED0_TX_BLINK_PARAM_SHFT 0u

/* =====================================================================================

  ---LED1_TBLINK_PARAM (0x82020000 + 0x214u)---

    cr_LED1_TX_BLINK_PARAM[15..0] - (RW) [7:0]:LED1 TX BLINK ON time interval, [15:8]:LED1 TX BLINK OFF time interval, UNIT=10ms.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED1_TBLINK_PARAM_cr_LED1_TX_BLINK_PARAM_ADDR WF_TOP_MCU_CFG_LED1_TBLINK_PARAM_ADDR
#define WF_TOP_MCU_CFG_LED1_TBLINK_PARAM_cr_LED1_TX_BLINK_PARAM_MASK 0x0000FFFFu                // cr_LED1_TX_BLINK_PARAM[15..0]
#define WF_TOP_MCU_CFG_LED1_TBLINK_PARAM_cr_LED1_TX_BLINK_PARAM_SHFT 0u

/* =====================================================================================

  ---LED2_TBLINK_PARAM (0x82020000 + 0x218u)---

    cr_LED2_TX_BLINK_PARAM[15..0] - (RW) [7:0]:LED2 TX BLINK ON time interval, [15:8]:LED2 TX BLINK OFF time interval, UNIT=10ms.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED2_TBLINK_PARAM_cr_LED2_TX_BLINK_PARAM_ADDR WF_TOP_MCU_CFG_LED2_TBLINK_PARAM_ADDR
#define WF_TOP_MCU_CFG_LED2_TBLINK_PARAM_cr_LED2_TX_BLINK_PARAM_MASK 0x0000FFFFu                // cr_LED2_TX_BLINK_PARAM[15..0]
#define WF_TOP_MCU_CFG_LED2_TBLINK_PARAM_cr_LED2_TX_BLINK_PARAM_SHFT 0u

/* =====================================================================================

  ---LED3_TBLINK_PARAM (0x82020000 + 0x21Cu)---

    cr_LED3_TX_BLINK_PARAM[15..0] - (RW) [7:0]:LED3 TX BLINK ON time interval, [15:8]:LED3 TX BLINK OFF time interval, UNIT=10ms.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED3_TBLINK_PARAM_cr_LED3_TX_BLINK_PARAM_ADDR WF_TOP_MCU_CFG_LED3_TBLINK_PARAM_ADDR
#define WF_TOP_MCU_CFG_LED3_TBLINK_PARAM_cr_LED3_TX_BLINK_PARAM_MASK 0x0000FFFFu                // cr_LED3_TX_BLINK_PARAM[15..0]
#define WF_TOP_MCU_CFG_LED3_TBLINK_PARAM_cr_LED3_TX_BLINK_PARAM_SHFT 0u

/* =====================================================================================

  ---LED0_PARAM_S0_CTRL (0x82020000 + 0x220u)---

    cr_LED0_PARAM_S0[31..0]      - (RW) [15:0]: LED 0 stage 0 total lasting time, [23:16]: LED 0 stage 0 LED ON time interval, [31:24]: LED 0 stage 0 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_PARAM_S0_CTRL_cr_LED0_PARAM_S0_ADDR WF_TOP_MCU_CFG_LED0_PARAM_S0_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED0_PARAM_S0_CTRL_cr_LED0_PARAM_S0_MASK 0xFFFFFFFFu                // cr_LED0_PARAM_S0[31..0]
#define WF_TOP_MCU_CFG_LED0_PARAM_S0_CTRL_cr_LED0_PARAM_S0_SHFT 0u

/* =====================================================================================

  ---LED0_PARAM_S1_CTRL (0x82020000 + 0x224u)---

    cr_LED0_PARAM_S1[31..0]      - (RW) [15:0]: LED 0 stage 1 total lasting time, [23:16]: LED 0 stage 1 LED ON time interval, [31:24]: LED 0 stage 1 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_PARAM_S1_CTRL_cr_LED0_PARAM_S1_ADDR WF_TOP_MCU_CFG_LED0_PARAM_S1_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED0_PARAM_S1_CTRL_cr_LED0_PARAM_S1_MASK 0xFFFFFFFFu                // cr_LED0_PARAM_S1[31..0]
#define WF_TOP_MCU_CFG_LED0_PARAM_S1_CTRL_cr_LED0_PARAM_S1_SHFT 0u

/* =====================================================================================

  ---LED1_PARAM_S0_CTRL (0x82020000 + 0x228u)---

    cr_LED1_PARAM_S0[31..0]      - (RW) [15:0]: LED 1 stage 0 total lasting time, [23:16]: LED 1 stage 0 LED ON time interval, [31:24]: LED 1 stage 0 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED1_PARAM_S0_CTRL_cr_LED1_PARAM_S0_ADDR WF_TOP_MCU_CFG_LED1_PARAM_S0_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED1_PARAM_S0_CTRL_cr_LED1_PARAM_S0_MASK 0xFFFFFFFFu                // cr_LED1_PARAM_S0[31..0]
#define WF_TOP_MCU_CFG_LED1_PARAM_S0_CTRL_cr_LED1_PARAM_S0_SHFT 0u

/* =====================================================================================

  ---LED1_PARAM_S1_CTRL (0x82020000 + 0x22Cu)---

    cr_LED1_PARAM_S1[31..0]      - (RW) [15:0]: LED 1 stage 1 total lasting time, [23:16]: LED 1 stage 1 LED ON time interval, [31:24]: LED 1 stage 1 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED1_PARAM_S1_CTRL_cr_LED1_PARAM_S1_ADDR WF_TOP_MCU_CFG_LED1_PARAM_S1_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED1_PARAM_S1_CTRL_cr_LED1_PARAM_S1_MASK 0xFFFFFFFFu                // cr_LED1_PARAM_S1[31..0]
#define WF_TOP_MCU_CFG_LED1_PARAM_S1_CTRL_cr_LED1_PARAM_S1_SHFT 0u

/* =====================================================================================

  ---LED2_PARAM_S0_CTRL (0x82020000 + 0x230u)---

    cr_LED2_PARAM_S0[31..0]      - (RW) [15:0]: LED 2 stage 0 total lasting time, [23:16]: LED 2 stage 0 LED ON time interval, [31:24]: LED 2 stage 0 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED2_PARAM_S0_CTRL_cr_LED2_PARAM_S0_ADDR WF_TOP_MCU_CFG_LED2_PARAM_S0_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED2_PARAM_S0_CTRL_cr_LED2_PARAM_S0_MASK 0xFFFFFFFFu                // cr_LED2_PARAM_S0[31..0]
#define WF_TOP_MCU_CFG_LED2_PARAM_S0_CTRL_cr_LED2_PARAM_S0_SHFT 0u

/* =====================================================================================

  ---LED2_PARAM_S1_CTRL (0x82020000 + 0x234u)---

    cr_LED2_PARAM_S1[31..0]      - (RW) [15:0]: LED 2 stage 1 total lasting time, [23:16]: LED 2 stage 1 LED ON time interval, [31:24]: LED 2 stage 1 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED2_PARAM_S1_CTRL_cr_LED2_PARAM_S1_ADDR WF_TOP_MCU_CFG_LED2_PARAM_S1_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED2_PARAM_S1_CTRL_cr_LED2_PARAM_S1_MASK 0xFFFFFFFFu                // cr_LED2_PARAM_S1[31..0]
#define WF_TOP_MCU_CFG_LED2_PARAM_S1_CTRL_cr_LED2_PARAM_S1_SHFT 0u

/* =====================================================================================

  ---LED3_PARAM_S0_CTRL (0x82020000 + 0x238u)---

    cr_LED3_PARAM_S0[31..0]      - (RW) [15:0]: LED 3 stage 0 total lasting time, [23:16]: LED 3 stage 0 LED ON time interval, [31:24]: LED 3 stage 0 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED3_PARAM_S0_CTRL_cr_LED3_PARAM_S0_ADDR WF_TOP_MCU_CFG_LED3_PARAM_S0_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED3_PARAM_S0_CTRL_cr_LED3_PARAM_S0_MASK 0xFFFFFFFFu                // cr_LED3_PARAM_S0[31..0]
#define WF_TOP_MCU_CFG_LED3_PARAM_S0_CTRL_cr_LED3_PARAM_S0_SHFT 0u

/* =====================================================================================

  ---LED3_PARAM_S1_CTRL (0x82020000 + 0x23Cu)---

    cr_LED3_PARAM_S1[31..0]      - (RW) [15:0]: LED 3 stage 1 total lasting time, [23:16]: LED 3 stage 1 LED ON time interval, [31:24]: LED 3 stage 1 LED OFF time interval

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED3_PARAM_S1_CTRL_cr_LED3_PARAM_S1_ADDR WF_TOP_MCU_CFG_LED3_PARAM_S1_CTRL_ADDR
#define WF_TOP_MCU_CFG_LED3_PARAM_S1_CTRL_cr_LED3_PARAM_S1_MASK 0xFFFFFFFFu                // cr_LED3_PARAM_S1[31..0]
#define WF_TOP_MCU_CFG_LED3_PARAM_S1_CTRL_cr_LED3_PARAM_S1_SHFT 0u

/* =====================================================================================

  ---LED0_EN (0x82020000 + 0x240u)---

    cr_led0_en[0]                - (RW) LED0 enable
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_EN_cr_led0_en_ADDR                 WF_TOP_MCU_CFG_LED0_EN_ADDR
#define WF_TOP_MCU_CFG_LED0_EN_cr_led0_en_MASK                 0x00000001u                // cr_led0_en[0]
#define WF_TOP_MCU_CFG_LED0_EN_cr_led0_en_SHFT                 0u

/* =====================================================================================

  ---LED1_EN (0x82020000 + 0x244u)---

    cr_led1_en[0]                - (RW) LED1 enable
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED1_EN_cr_led1_en_ADDR                 WF_TOP_MCU_CFG_LED1_EN_ADDR
#define WF_TOP_MCU_CFG_LED1_EN_cr_led1_en_MASK                 0x00000001u                // cr_led1_en[0]
#define WF_TOP_MCU_CFG_LED1_EN_cr_led1_en_SHFT                 0u

/* =====================================================================================

  ---LED2_EN (0x82020000 + 0x248u)---

    cr_led2_en[0]                - (RW) LED2 enable
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED2_EN_cr_led2_en_ADDR                 WF_TOP_MCU_CFG_LED2_EN_ADDR
#define WF_TOP_MCU_CFG_LED2_EN_cr_led2_en_MASK                 0x00000001u                // cr_led2_en[0]
#define WF_TOP_MCU_CFG_LED2_EN_cr_led2_en_SHFT                 0u

/* =====================================================================================

  ---LED3_EN (0x82020000 + 0x24Cu)---

    cr_led3_en[0]                - (RW) LED3 enable
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED3_EN_cr_led3_en_ADDR                 WF_TOP_MCU_CFG_LED3_EN_ADDR
#define WF_TOP_MCU_CFG_LED3_EN_cr_led3_en_MASK                 0x00000001u                // cr_led3_en[0]
#define WF_TOP_MCU_CFG_LED3_EN_cr_led3_en_SHFT                 0u

/* =====================================================================================

  ---LED0_LED1_COMB_N (0x82020000 + 0x250u)---

    cr_led_combine_n[0]          - (RW) combine LED0 and LED1 for mixed purposed
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_LED0_LED1_COMB_N_cr_led_combine_n_ADDR  WF_TOP_MCU_CFG_LED0_LED1_COMB_N_ADDR
#define WF_TOP_MCU_CFG_LED0_LED1_COMB_N_cr_led_combine_n_MASK  0x00000001u                // cr_led_combine_n[0]
#define WF_TOP_MCU_CFG_LED0_LED1_COMB_N_cr_led_combine_n_SHFT  0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_0 (0x82020000 + 0x300u)---

    mcusys_cache_sysram_rbist_direct_access_bank_0[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_0
    mcusys_cache_sysram_rbist_direct_access_bank_1[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_1
    mcusys_cache_sysram_rbist_direct_access_bank_2[23..16] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_2
    mcusys_cache_sysram_rbist_direct_access_bank_3[31..24] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_3

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_MASK 0xFF000000u                // mcusys_cache_sysram_rbist_direct_access_bank_3[31..24]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_SHFT 24u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_MASK 0x00FF0000u                // mcusys_cache_sysram_rbist_direct_access_bank_2[23..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_MASK 0x0000FF00u                // mcusys_cache_sysram_rbist_direct_access_bank_1[15..8]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_SHFT 8u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_MASK 0x000000FFu                // mcusys_cache_sysram_rbist_direct_access_bank_0[7..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_1 (0x82020000 + 0x304u)---

    mcusys_cache_sysram_rbist_direct_access_bank_4[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_4
    mcusys_cache_sysram_rbist_direct_access_bank_5[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_5
    mcusys_cache_sysram_rbist_direct_access_bank_6[23..16] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_6
    mcusys_sysram_rbist_direct_access_bank[31..24] - (RW) wf_mcusys_sysram_rbist_direct_access_bank

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_MASK 0xFF000000u                // mcusys_sysram_rbist_direct_access_bank[31..24]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_SHFT 24u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_MASK 0x00FF0000u                // mcusys_cache_sysram_rbist_direct_access_bank_6[23..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_MASK 0x0000FF00u                // mcusys_cache_sysram_rbist_direct_access_bank_5[15..8]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_SHFT 8u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_MASK 0x000000FFu                // mcusys_cache_sysram_rbist_direct_access_bank_4[7..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_2 (0x82020000 + 0x308u)---

    mcusys_cache_sysram_rbist_direct_access_bank_7[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_8
    mcusys_cache_sysram_rbist_direct_access_bank_8[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_8
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_MASK 0x0000FF00u                // mcusys_cache_sysram_rbist_direct_access_bank_8[15..8]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_SHFT 8u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_MASK 0x000000FFu                // mcusys_cache_sysram_rbist_direct_access_bank_7[7..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_SEL_0 (0x82020000 + 0x30Cu)---

    cr_umac_sysram_icap_num_sel[2..0] - (RW) select icap number for memory backdoor
    cr_wf_mcu_sysram_icap_num_sel[5..3] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_0_icap_num_sel[8..6] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_1_icap_num_sel[11..9] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_2_icap_num_sel[14..12] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_3_icap_num_sel[17..15] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_4_icap_num_sel[20..18] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_5_icap_num_sel[23..21] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_6_icap_num_sel[26..24] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_7_icap_num_sel[29..27] - (RW) select icap number for memory backdoor
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_MASK 0x38000000u                // cr_wf_mcu_cache_sysram_7_icap_num_sel[29..27]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_SHFT 27u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_MASK 0x07000000u                // cr_wf_mcu_cache_sysram_6_icap_num_sel[26..24]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_SHFT 24u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_MASK 0x00E00000u                // cr_wf_mcu_cache_sysram_5_icap_num_sel[23..21]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_SHFT 21u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_MASK 0x001C0000u                // cr_wf_mcu_cache_sysram_4_icap_num_sel[20..18]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_SHFT 18u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_MASK 0x00038000u                // cr_wf_mcu_cache_sysram_3_icap_num_sel[17..15]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_SHFT 15u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_MASK 0x00007000u                // cr_wf_mcu_cache_sysram_2_icap_num_sel[14..12]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_SHFT 12u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_MASK 0x00000E00u                // cr_wf_mcu_cache_sysram_1_icap_num_sel[11..9]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_SHFT 9u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_MASK 0x000001C0u                // cr_wf_mcu_cache_sysram_0_icap_num_sel[8..6]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_SHFT 6u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_MASK 0x00000038u                // cr_wf_mcu_sysram_icap_num_sel[5..3]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_SHFT 3u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_MASK 0x00000007u                // cr_umac_sysram_icap_num_sel[2..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_SEL_1 (0x82020000 + 0x310u)---

    cr_wf_mcu_cache_sysram_8_icap_num_sel[2..0] - (RW) select icap number for memory backdoor
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_MASK 0x00000007u                // cr_wf_mcu_cache_sysram_8_icap_num_sel[2..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_0 (0x82020000 + 0x314u)---

    cr_icap_mcu_cache_sysram_0_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_1_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_MASK 0xFFFF0000u                // cr_icap_mcu_cache_sysram_1_decode_value[31..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_MASK 0x0000FFFFu                // cr_icap_mcu_cache_sysram_0_decode_value[15..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_1 (0x82020000 + 0x318u)---

    cr_icap_mcu_cache_sysram_2_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_3_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_MASK 0xFFFF0000u                // cr_icap_mcu_cache_sysram_3_decode_value[31..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_MASK 0x0000FFFFu                // cr_icap_mcu_cache_sysram_2_decode_value[15..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_2 (0x82020000 + 0x31Cu)---

    cr_icap_mcu_cache_sysram_4_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_5_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_MASK 0xFFFF0000u                // cr_icap_mcu_cache_sysram_5_decode_value[31..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_MASK 0x0000FFFFu                // cr_icap_mcu_cache_sysram_4_decode_value[15..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_3 (0x82020000 + 0x320u)---

    cr_icap_mcu_cache_sysram_6_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_7_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_MASK 0xFFFF0000u                // cr_icap_mcu_cache_sysram_7_decode_value[31..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_MASK 0x0000FFFFu                // cr_icap_mcu_cache_sysram_6_decode_value[15..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_SHFT 0u

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_4 (0x82020000 + 0x324u)---

    cr_icap_mcu_cache_sysram_8_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_sysram_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_MASK 0xFFFF0000u                // cr_icap_mcu_sysram_decode_value[31..16]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_ADDR WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_MASK 0x0000FFFFu                // cr_icap_mcu_cache_sysram_8_decode_value[15..0]
#define WF_TOP_MCU_CFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_SHFT 0u

/* =====================================================================================

  ---ICAP_UMAC_SC_GALS_SETTING (0x82020000 + 0x400u)---

    CR_WF2UMAC_SC_GALS_MST_SYNC_SEL[1..0] - (RW)  xxx 
    CR_WF2UMAC_SC_GALS_RG_FLUSH_FIFO_MODE[2] - (RW) 1: Flush mode - only assert protect ready when fifo is empty
    CR_WF2UMAC_SC_GALS_RG_PROTECT_MODE[3] - (RW) 1: Protect mode - always assert in_ready when slpprot_en assert
    CR_WF2UMAC_SC_GALS_DISABLE_MST_CG[4] - (RW) 1: Disable MST internal CG
    CR_WF2UMAC_SC_GALS_RG_MST_CKDLY_CNT[9..5] - (RW) Forwarding clock internal CG gated count, get from sc_gals depth calculation excel
    RESERVED10[30..10]           - (RO) Reserved bits
    CR_WF2UMAC_SC_GALS_INTF_SW_CGEN[31] - (RW) SW clock gate enable for UMAC sc_gals

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_INTF_SW_CGEN_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_INTF_SW_CGEN_MASK 0x80000000u                // CR_WF2UMAC_SC_GALS_INTF_SW_CGEN[31]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_INTF_SW_CGEN_SHFT 31u
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_MST_CKDLY_CNT_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_MST_CKDLY_CNT_MASK 0x000003E0u                // CR_WF2UMAC_SC_GALS_RG_MST_CKDLY_CNT[9..5]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_MST_CKDLY_CNT_SHFT 5u
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_DISABLE_MST_CG_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_DISABLE_MST_CG_MASK 0x00000010u                // CR_WF2UMAC_SC_GALS_DISABLE_MST_CG[4]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_DISABLE_MST_CG_SHFT 4u
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_PROTECT_MODE_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_PROTECT_MODE_MASK 0x00000008u                // CR_WF2UMAC_SC_GALS_RG_PROTECT_MODE[3]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_PROTECT_MODE_SHFT 3u
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_FLUSH_FIFO_MODE_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_FLUSH_FIFO_MODE_MASK 0x00000004u                // CR_WF2UMAC_SC_GALS_RG_FLUSH_FIFO_MODE[2]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_RG_FLUSH_FIFO_MODE_SHFT 2u
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_MST_SYNC_SEL_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_MST_SYNC_SEL_MASK 0x00000003u                // CR_WF2UMAC_SC_GALS_MST_SYNC_SEL[1..0]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_SETTING_CR_WF2UMAC_SC_GALS_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ICAP_UMAC_SC_GALS_DBG (0x82020000 + 0x404u)---

    WF2UMAC_SC_GALS_GALS_DBG_MST[31..0] - (RO) SC_GALS debug signal

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_DBG_WF2UMAC_SC_GALS_GALS_DBG_MST_ADDR WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_DBG_ADDR
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_DBG_WF2UMAC_SC_GALS_GALS_DBG_MST_MASK 0xFFFFFFFFu                // WF2UMAC_SC_GALS_GALS_DBG_MST[31..0]
#define WF_TOP_MCU_CFG_ICAP_UMAC_SC_GALS_DBG_WF2UMAC_SC_GALS_GALS_DBG_MST_SHFT 0u

/* =====================================================================================

  ---ICAP_DEBUG_NUM_SEL (0x82020000 + 0x614u)---

    cr_wf_top_icap_dbg_num_sel[2..0] - (RW) select icap dbg monitor for icap0~icap8
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_top_icap_dbg_num_sel_ADDR WF_TOP_MCU_CFG_ICAP_DEBUG_NUM_SEL_ADDR
#define WF_TOP_MCU_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_top_icap_dbg_num_sel_MASK 0x00000007u                // cr_wf_top_icap_dbg_num_sel[2..0]
#define WF_TOP_MCU_CFG_ICAP_DEBUG_NUM_SEL_cr_wf_top_icap_dbg_num_sel_SHFT 0u

/* =====================================================================================

  ---RESERVED_0 (0x82020000 + 0x700u)---

    RESERVED_0[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_MCU_CFG_RESERVED_0_RESERVED_0_ADDR              WF_TOP_MCU_CFG_RESERVED_0_ADDR
#define WF_TOP_MCU_CFG_RESERVED_0_RESERVED_0_MASK              0xFFFFFFFFu                // RESERVED_0[31..0]
#define WF_TOP_MCU_CFG_RESERVED_0_RESERVED_0_SHFT              0u

/* =====================================================================================

  ---RESERVED_1 (0x82020000 + 0x704u)---

    RESERVED_1[31..0]            - (RW) NOT allow for S/W usage, it's reserved for ECO purpose or other H/W purpose.

 =====================================================================================*/
#define WF_TOP_MCU_CFG_RESERVED_1_RESERVED_1_ADDR              WF_TOP_MCU_CFG_RESERVED_1_ADDR
#define WF_TOP_MCU_CFG_RESERVED_1_RESERVED_1_MASK              0xFFFFFFFFu                // RESERVED_1[31..0]
#define WF_TOP_MCU_CFG_RESERVED_1_RESERVED_1_SHFT              0u

/* =====================================================================================

  ---CMDBT_CTL_SIDEBAND (0x82020000 + 0x708u)---

    cr_special_cmd_fin_src_sel[0] - (RW)  xxx 
    RESERVED1[15..1]             - (RO) Reserved bits
    CR_CMDBT_RESERVE_FOR_ECO_1[23..16] - (RW)  xxx 
    CR_CMDBT_RESERVE_FOR_ECO_0[31..24] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_0_ADDR WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_0_MASK 0xFF000000u                // CR_CMDBT_RESERVE_FOR_ECO_0[31..24]
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_0_SHFT 24u
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_1_ADDR WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_1_MASK 0x00FF0000u                // CR_CMDBT_RESERVE_FOR_ECO_1[23..16]
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_CR_CMDBT_RESERVE_FOR_ECO_1_SHFT 16u
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_ADDR WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_MASK 0x00000001u                // cr_special_cmd_fin_src_sel[0]
#define WF_TOP_MCU_CFG_CMDBT_CTL_SIDEBAND_cr_special_cmd_fin_src_sel_SHFT 0u

/* =====================================================================================

  ---CMDBT_CTL (0x82020000 + 0x800u)---

    CR_CMDBT_MEM_WRITE_DIS[0]    - (RW) disable command batch writing "DLM" and "external BUS memory"
    CR_CMDBT_AHB_DIS[1]          - (RW) disable command batch using "external BUS memory" path
    CR_CMDBT_DLM_DIS[2]          - (RW) disable command batch using "DLM" path
    CR_CMDBT_THIN_DLM_REQ_DIS[3] - (RW)  xxx 
    CR_CMDBT_FIX_EXTRA_FETCH_EN[4] - (RW) fix extra fetch function enable
    CR_CMDBT_JMP_RST_EN[5]       - (RW) jump reset functoin enable
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_JMP_RST_EN_ADDR      WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_JMP_RST_EN_MASK      0x00000020u                // CR_CMDBT_JMP_RST_EN[5]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_JMP_RST_EN_SHFT      5u
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_FIX_EXTRA_FETCH_EN_ADDR WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_FIX_EXTRA_FETCH_EN_MASK 0x00000010u                // CR_CMDBT_FIX_EXTRA_FETCH_EN[4]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_FIX_EXTRA_FETCH_EN_SHFT 4u
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_THIN_DLM_REQ_DIS_ADDR WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_THIN_DLM_REQ_DIS_MASK 0x00000008u                // CR_CMDBT_THIN_DLM_REQ_DIS[3]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_THIN_DLM_REQ_DIS_SHFT 3u
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_DLM_DIS_ADDR         WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_DLM_DIS_MASK         0x00000004u                // CR_CMDBT_DLM_DIS[2]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_DLM_DIS_SHFT         2u
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_AHB_DIS_ADDR         WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_AHB_DIS_MASK         0x00000002u                // CR_CMDBT_AHB_DIS[1]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_AHB_DIS_SHFT         1u
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_MEM_WRITE_DIS_ADDR   WF_TOP_MCU_CFG_CMDBT_CTL_ADDR
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_MEM_WRITE_DIS_MASK   0x00000001u                // CR_CMDBT_MEM_WRITE_DIS[0]
#define WF_TOP_MCU_CFG_CMDBT_CTL_CR_CMDBT_MEM_WRITE_DIS_SHFT   0u

/* =====================================================================================

  ---CMDBT_MEM_ADDR_PREFIX_0 (0x82020000 + 0x808u)---

    RESERVED0[3..0]              - (RO) Reserved bits
    CR_CMDBT_DLM_MEM_ADDR_PREFIX[15..4] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "DLM" (connac 1.0: MCU DLM, connac 2.0: MCU ULM)
                                     Note: the path "DLM" is not supported in connac 2.0
    RESERVED16[18..16]           - (RO) Reserved bits
    CR_CMDBT_EXT_MEM_ADDR_PREFIX_0[31..19] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "external BUS memory"
                                     Note: the memory which is wfsys's bus structure slave can be "external BUS memory"

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_EXT_MEM_ADDR_PREFIX_0_ADDR WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_ADDR
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_EXT_MEM_ADDR_PREFIX_0_MASK 0xFFF80000u                // CR_CMDBT_EXT_MEM_ADDR_PREFIX_0[31..19]
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_EXT_MEM_ADDR_PREFIX_0_SHFT 19u
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_DLM_MEM_ADDR_PREFIX_ADDR WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_ADDR
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_DLM_MEM_ADDR_PREFIX_MASK 0x0000FFF0u                // CR_CMDBT_DLM_MEM_ADDR_PREFIX[15..4]
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_0_CR_CMDBT_DLM_MEM_ADDR_PREFIX_SHFT 4u

/* =====================================================================================

  ---CMDBT_MEM_ADDR_PREFIX_1 (0x82020000 + 0x80cu)---

    RESERVED0[18..0]             - (RO) Reserved bits
    CR_CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19] - (RW) prefix address of command batch backup/restore "instruction, address, and data" memory by "external BUS memory"
                                     Note: the memory which is wfsys's bus structure slave can be "external BUS memory"

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_1_CR_CMDBT_EXT_MEM_ADDR_PREFIX_1_ADDR WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_1_ADDR
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_1_CR_CMDBT_EXT_MEM_ADDR_PREFIX_1_MASK 0xFFF80000u                // CR_CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19]
#define WF_TOP_MCU_CFG_CMDBT_MEM_ADDR_PREFIX_1_CR_CMDBT_EXT_MEM_ADDR_PREFIX_1_SHFT 19u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_0 (0x82020000 + 0x810u)---

    CMDBT_FETCH_START_ADDR_0[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_0_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_0[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_1 (0x82020000 + 0x814u)---

    CMDBT_FETCH_START_ADDR_1[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_1_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_1[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_2 (0x82020000 + 0x818u)---

    CMDBT_FETCH_START_ADDR_2[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_2_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_2[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_3 (0x82020000 + 0x81cu)---

    CMDBT_FETCH_START_ADDR_3[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_3_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_3[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_4 (0x82020000 + 0x820u)---

    CMDBT_FETCH_START_ADDR_4[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_4_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_4[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_5 (0x82020000 + 0x824u)---

    CMDBT_FETCH_START_ADDR_5[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_5_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_5[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_6 (0x82020000 + 0x828u)---

    CMDBT_FETCH_START_ADDR_6[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_6_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_6[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_7 (0x82020000 + 0x82cu)---

    CMDBT_FETCH_START_ADDR_7[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_7_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_7[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_8 (0x82020000 + 0x830u)---

    CMDBT_FETCH_START_ADDR_8[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_8_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_8[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_9 (0x82020000 + 0x834u)---

    CMDBT_FETCH_START_ADDR_9[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_9_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_9[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_10 (0x82020000 + 0x838u)---

    CMDBT_FETCH_START_ADDR_10[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_10_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_10[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_11 (0x82020000 + 0x83cu)---

    CMDBT_FETCH_START_ADDR_11[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_11_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_11[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_12 (0x82020000 + 0x840u)---

    CMDBT_FETCH_START_ADDR_12[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_12_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_12[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_13 (0x82020000 + 0x844u)---

    CMDBT_FETCH_START_ADDR_13[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_13_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_13[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_14 (0x82020000 + 0x848u)---

    CMDBT_FETCH_START_ADDR_14[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_14_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_14[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_14_CMDBT_FETCH_START_ADDR_14_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_15 (0x82020000 + 0x84Cu)---

    CMDBT_FETCH_START_ADDR_15[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_15_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_15[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_15_CMDBT_FETCH_START_ADDR_15_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_16 (0x82020000 + 0x850u)---

    CMDBT_FETCH_START_ADDR_16[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_16_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_16[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_16_CMDBT_FETCH_START_ADDR_16_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_17 (0x82020000 + 0x854u)---

    CMDBT_FETCH_START_ADDR_17[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_17_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_17[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_17_CMDBT_FETCH_START_ADDR_17_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_18 (0x82020000 + 0x858u)---

    CMDBT_FETCH_START_ADDR_18[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_18_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_18[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_18_CMDBT_FETCH_START_ADDR_18_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_19 (0x82020000 + 0x85Cu)---

    CMDBT_FETCH_START_ADDR_19[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_19_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_19[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_19_CMDBT_FETCH_START_ADDR_19_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_20 (0x82020000 + 0x860u)---

    CMDBT_FETCH_START_ADDR_20[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_20_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_20[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_20_CMDBT_FETCH_START_ADDR_20_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_21 (0x82020000 + 0x864u)---

    CMDBT_FETCH_START_ADDR_21[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_21_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_21[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_21_CMDBT_FETCH_START_ADDR_21_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_22 (0x82020000 + 0x868u)---

    CMDBT_FETCH_START_ADDR_22[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_22_CMDBT_FETCH_START_ADDR_22_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_22_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_22_CMDBT_FETCH_START_ADDR_22_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_22[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_22_CMDBT_FETCH_START_ADDR_22_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_23 (0x82020000 + 0x86Cu)---

    CMDBT_FETCH_START_ADDR_23[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_23_CMDBT_FETCH_START_ADDR_23_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_23_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_23_CMDBT_FETCH_START_ADDR_23_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_23[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_23_CMDBT_FETCH_START_ADDR_23_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_24 (0x82020000 + 0x870u)---

    CMDBT_FETCH_START_ADDR_24[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_24_CMDBT_FETCH_START_ADDR_24_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_24_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_24_CMDBT_FETCH_START_ADDR_24_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_24[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_24_CMDBT_FETCH_START_ADDR_24_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_25 (0x82020000 + 0x874u)---

    CMDBT_FETCH_START_ADDR_25[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_25_CMDBT_FETCH_START_ADDR_25_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_25_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_25_CMDBT_FETCH_START_ADDR_25_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_25[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_25_CMDBT_FETCH_START_ADDR_25_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_26 (0x82020000 + 0x878u)---

    CMDBT_FETCH_START_ADDR_26[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_26_CMDBT_FETCH_START_ADDR_26_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_26_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_26_CMDBT_FETCH_START_ADDR_26_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_26[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_26_CMDBT_FETCH_START_ADDR_26_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_27 (0x82020000 + 0x87Cu)---

    CMDBT_FETCH_START_ADDR_27[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_27_CMDBT_FETCH_START_ADDR_27_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_27_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_27_CMDBT_FETCH_START_ADDR_27_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_27[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_27_CMDBT_FETCH_START_ADDR_27_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_28 (0x82020000 + 0x880u)---

    CMDBT_FETCH_START_ADDR_28[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_28_CMDBT_FETCH_START_ADDR_28_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_28_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_28_CMDBT_FETCH_START_ADDR_28_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_28[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_28_CMDBT_FETCH_START_ADDR_28_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_29 (0x82020000 + 0x884u)---

    CMDBT_FETCH_START_ADDR_29[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_29_CMDBT_FETCH_START_ADDR_29_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_29_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_29_CMDBT_FETCH_START_ADDR_29_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_29[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_29_CMDBT_FETCH_START_ADDR_29_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_30 (0x82020000 + 0x888u)---

    CMDBT_FETCH_START_ADDR_30[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_30_CMDBT_FETCH_START_ADDR_30_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_30_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_30_CMDBT_FETCH_START_ADDR_30_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_30[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_30_CMDBT_FETCH_START_ADDR_30_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR_31 (0x82020000 + 0x88Cu)---

    CMDBT_FETCH_START_ADDR_31[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_31_CMDBT_FETCH_START_ADDR_31_ADDR WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_31_ADDR
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_31_CMDBT_FETCH_START_ADDR_31_MASK 0x000FFFFFu                // CMDBT_FETCH_START_ADDR_31[19..0]
#define WF_TOP_MCU_CFG_CMDBT_FETCH_START_ADDR_31_CMDBT_FETCH_START_ADDR_31_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_1 (0x82020000 + 0x910u)---

    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0] - (RW)  xxx 
    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2] - (RW)  xxx 
    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4] - (RW)  xxx 
    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5] - (RW)  xxx 
    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7] - (RW)  xxx 
    ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9] - (RW)  xxx 
    RESERVED10[27..10]           - (RO) Reserved bits
    ICAP2AP_GALS_ADDR_35TO32[31..28] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_ADDR_35TO32_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_ADDR_35TO32_MASK 0xF0000000u                // ICAP2AP_GALS_ADDR_35TO32[31..28]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_ADDR_35TO32_SHFT 28u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_MASK 0x00000200u                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM[9]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLPPROT_CLK_RDY_ON_DCM_SHFT 9u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_MASK 0x00000180u                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL[8..7]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_MST_SYNC_SEL_SHFT 7u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_MASK 0x00000060u                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL[6..5]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SLV_SYNC_SEL_SHFT 5u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_MASK 0x00000010u                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL[4]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_SAMPLE_SEL_SHFT 4u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_MASK 0x0000000Cu                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE[3..2]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AWFLUSH_THRE_SHFT 2u
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_MASK 0x00000003u                // ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE[1..0]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_1_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_ARFLUSH_THRE_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_RO_3 (0x82020000 + 0x914u)---

    RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0] - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_3_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_3_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_3_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_MASK 0x00000001u                // RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE[0]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_3_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_AXI_IDLE_SHFT 0u

/* =====================================================================================

  ---GALS_BUS_CTL_RO_4 (0x82020000 + 0x918u)---

    RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_4_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_ADDR WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_4_ADDR
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_4_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST[31..0]
#define WF_TOP_MCU_CFG_GALS_BUS_CTL_RO_4_RO_WF_TOP_MCU_OFF_ICAP2AP_GALS_AXI_FREQ_BRIDGE_GALS_MST_IN_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---ICAP2AP_BIST_CTRL_0 (0x82020000 + 0x960u)---

    CR_ICAP2AP_TX_BIST_EN[0]     - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    CR_ICAP2AP_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_AWULTRA_EN[21..20] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARBURST_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARBURST_EN_MASK 0xC0000000u                // CR_ICAP2AP_TX_BIST_ARBURST_EN[31..30]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARBURST_EN_SHFT 30u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARSIZE_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARSIZE_EN_MASK 0x30000000u                // CR_ICAP2AP_TX_BIST_ARSIZE_EN[29..28]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARSIZE_EN_SHFT 28u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARADDR_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARADDR_EN_MASK 0x0C000000u                // CR_ICAP2AP_TX_BIST_ARADDR_EN[27..26]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARADDR_EN_SHFT 26u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARLEN_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARLEN_EN_MASK 0x03000000u                // CR_ICAP2AP_TX_BIST_ARLEN_EN[25..24]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARLEN_EN_SHFT 24u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARID_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARID_EN_MASK 0x00C00000u                // CR_ICAP2AP_TX_BIST_ARID_EN[23..22]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_ARID_EN_SHFT 22u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWULTRA_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWULTRA_EN_MASK 0x00300000u                // CR_ICAP2AP_TX_BIST_AWULTRA_EN[21..20]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWULTRA_EN_SHFT 20u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWDOMAIN_APC_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000u                // CR_ICAP2AP_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWDOMAIN_APC_EN_SHFT 18u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWUSER_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWUSER_EN_MASK 0x00030000u                // CR_ICAP2AP_TX_BIST_AWUSER_EN[17..16]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWUSER_EN_SHFT 16u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWPROT_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWPROT_EN_MASK 0x0000C000u                // CR_ICAP2AP_TX_BIST_AWPROT_EN[15..14]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWPROT_EN_SHFT 14u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWCACHE_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWCACHE_EN_MASK 0x00003000u                // CR_ICAP2AP_TX_BIST_AWCACHE_EN[13..12]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWCACHE_EN_SHFT 12u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWBURST_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWBURST_EN_MASK 0x00000C00u                // CR_ICAP2AP_TX_BIST_AWBURST_EN[11..10]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWBURST_EN_SHFT 10u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWSIZE_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWSIZE_EN_MASK 0x00000300u                // CR_ICAP2AP_TX_BIST_AWSIZE_EN[9..8]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWSIZE_EN_SHFT 8u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWADDR_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWADDR_EN_MASK 0x000000C0u                // CR_ICAP2AP_TX_BIST_AWADDR_EN[7..6]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWADDR_EN_SHFT 6u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWLEN_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWLEN_EN_MASK 0x00000030u                // CR_ICAP2AP_TX_BIST_AWLEN_EN[5..4]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWLEN_EN_SHFT 4u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWID_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWID_EN_MASK 0x0000000Cu                // CR_ICAP2AP_TX_BIST_AWID_EN[3..2]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_AWID_EN_SHFT 2u
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_EN_ADDR WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_ADDR
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_EN_MASK 0x00000001u                // CR_ICAP2AP_TX_BIST_EN[0]
#define WF_TOP_MCU_CFG_ICAP2AP_BIST_CTRL_0_CR_ICAP2AP_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---IACP2AP_BIST_CTRL_1 (0x82020000 + 0x964u)---

    CR_ICAP2AP_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    CR_ICAP2AP_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    ICAP2AP_BIST_FAIL[20]        - (RO)  xxx 
    ICAP2AP_BIST_DONE[21]        - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_DONE_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_DONE_MASK 0x00200000u                // ICAP2AP_BIST_DONE[21]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_DONE_SHFT 21u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_FAIL_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_FAIL_MASK 0x00100000u                // ICAP2AP_BIST_FAIL[20]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ICAP2AP_BIST_FAIL_SHFT 20u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RRESP_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RRESP_EN_MASK 0x000C0000u                // CR_ICAP2AP_TX_BIST_RRESP_EN[19..18]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RRESP_EN_SHFT 18u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RDATA_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RDATA_EN_MASK 0x00030000u                // CR_ICAP2AP_TX_BIST_RDATA_EN[17..16]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_RDATA_EN_SHFT 16u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_BRESP_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_BRESP_EN_MASK 0x0000C000u                // CR_ICAP2AP_TX_BIST_BRESP_EN[15..14]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_BRESP_EN_SHFT 14u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WSTRB_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WSTRB_EN_MASK 0x00003000u                // CR_ICAP2AP_TX_BIST_WSTRB_EN[13..12]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WSTRB_EN_SHFT 12u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WDATA_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WDATA_EN_MASK 0x00000C00u                // CR_ICAP2AP_TX_BIST_WDATA_EN[11..10]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_WDATA_EN_SHFT 10u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARULTRA_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARULTRA_EN_MASK 0x00000300u                // CR_ICAP2AP_TX_BIST_ARULTRA_EN[9..8]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARULTRA_EN_SHFT 8u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARDOMAIN_APC_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0u                // CR_ICAP2AP_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARDOMAIN_APC_EN_SHFT 6u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARUSER_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARUSER_EN_MASK 0x00000030u                // CR_ICAP2AP_TX_BIST_ARUSER_EN[5..4]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARUSER_EN_SHFT 4u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARPROT_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARPROT_EN_MASK 0x0000000Cu                // CR_ICAP2AP_TX_BIST_ARPROT_EN[3..2]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARPROT_EN_SHFT 2u
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARCACHE_EN_ADDR WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_ADDR
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARCACHE_EN_MASK 0x00000003u                // CR_ICAP2AP_TX_BIST_ARCACHE_EN[1..0]
#define WF_TOP_MCU_CFG_IACP2AP_BIST_CTRL_1_CR_ICAP2AP_TX_BIST_ARCACHE_EN_SHFT 0u

/* =====================================================================================

  ---APB_DECODER_CTL_0 (0x82020000 + 0xF00u)---

    cr_apb_decoder_way_en[15..0] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_ADDR WF_TOP_MCU_CFG_APB_DECODER_CTL_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_MASK 0x0000FFFFu                // cr_apb_decoder_way_en[15..0]
#define WF_TOP_MCU_CFG_APB_DECODER_CTL_0_cr_apb_decoder_way_en_SHFT 0u

/* =====================================================================================

  ---APB_DECODER_STAT_0 (0x82020000 + 0xF04u)---

    ro_apb_decoder_err_paddr[15..0] - (RO)  xxx 
    ro_apb_decoder_ctrl_update[16] - (RO)  xxx 
    ro_apb_decoder_dec_err[17]   - (RO)  xxx 
    ro_apb_decoder_err_psecure_b[18] - (RO)  xxx 
    ro_apb_decoder_err_pwrite[19] - (RO)  xxx 
    ro_apb_decoder_idle[20]      - (RO)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_MASK 0x00100000u                // ro_apb_decoder_idle[20]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_idle_SHFT 20u
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_MASK 0x00080000u                // ro_apb_decoder_err_pwrite[19]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_pwrite_SHFT 19u
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_MASK 0x00040000u                // ro_apb_decoder_err_psecure_b[18]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_psecure_b_SHFT 18u
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_MASK 0x00020000u                // ro_apb_decoder_dec_err[17]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_dec_err_SHFT 17u
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_MASK 0x00010000u                // ro_apb_decoder_ctrl_update[16]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_ctrl_update_SHFT 16u
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_ADDR WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ADDR
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_MASK 0x0000FFFFu                // ro_apb_decoder_err_paddr[15..0]
#define WF_TOP_MCU_CFG_APB_DECODER_STAT_0_ro_apb_decoder_err_paddr_SHFT 0u

/* =====================================================================================

  ---CMDBT_VERSION_TAG (0x82020000 + 0xFFCu)---

    cr_wf_top_cmdbt_version_tag[31..0] - (RW) WF TOP CMDBT VERSION TAG FORMAT  YY_MM_DD_SS

 =====================================================================================*/
#define WF_TOP_MCU_CFG_CMDBT_VERSION_TAG_cr_wf_top_cmdbt_version_tag_ADDR WF_TOP_MCU_CFG_CMDBT_VERSION_TAG_ADDR
#define WF_TOP_MCU_CFG_CMDBT_VERSION_TAG_cr_wf_top_cmdbt_version_tag_MASK 0xFFFFFFFFu                // cr_wf_top_cmdbt_version_tag[31..0]
#define WF_TOP_MCU_CFG_CMDBT_VERSION_TAG_cr_wf_top_cmdbt_version_tag_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_TOP_MCU_CFG_REGS_H__
