
State Machine - |top|current_state
Name current_state.sd_mode current_state.eeprom_mode current_state.ledflash_mode current_state.idle 
current_state.idle 0 0 0 0 
current_state.ledflash_mode 0 0 1 1 
current_state.eeprom_mode 0 1 0 1 
current_state.sd_mode 1 0 0 1 

State Machine - |top|sdram_core:sdram_core_m0|state
Name state.S_TRFC state.S_AR state.S_TRP state.S_PRE state.S_TWR state.S_WD state.S_WRITE state.S_RD state.S_CL state.S_READ state.S_TRCD state.S_ACTIVE state.S_IDLE state.S_INIT_DONE state.S_INIT_TMRD state.S_INIT_MRS state.S_INIT_TRF2 state.S_INIT_AR2 state.S_INIT_TRF1 state.S_INIT_AR1 state.S_INIT_TRP state.S_INIT_PRE state.S_INIT_NOP 
state.S_INIT_NOP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_INIT_PRE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_INIT_TRP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_INIT_AR1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_INIT_TRF1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_INIT_AR2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_INIT_TRF2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_INIT_MRS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_INIT_TMRD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_INIT_DONE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_ACTIVE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_TRCD 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_CL 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WD 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_TWR 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_PRE 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_TRP 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_AR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_TRFC 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|ov5640_top:ov5640_dut|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
Name state.S_END state.S_READ_BURST_END state.S_READ_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_READ_BURST 0 0 1 0 0 1 
state.S_READ_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|ov5640_top:ov5640_dut|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
Name state.S_END state.S_WRITE_BURST_END state.S_WRITE_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_WRITE_BURST 0 0 1 0 0 1 
state.S_WRITE_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|ov5640_top:ov5640_dut|reg_config:reg_config_inst|config_step
Name config_step.00 config_step.10 config_step.01 
config_step.00 0 0 0 
config_step.01 1 0 1 
config_step.10 1 1 0 

State Machine - |top|sdbmp_top:sdbmp_dut|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
Name state.S_END state.S_READ_BURST_END state.S_READ_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_READ_BURST 0 0 1 0 0 1 
state.S_READ_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|sdbmp_top:sdbmp_dut|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
Name state.S_END state.S_WRITE_BURST_END state.S_WRITE_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_WRITE_BURST 0 0 1 0 0 1 
state.S_WRITE_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|sdbmp_top:sdbmp_dut|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state
Name state.ACK_WAIT state.LAST_HALF_CYCLE state.ACK state.DCLK_IDLE state.DCLK_EDGE state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.DCLK_EDGE 0 0 0 0 1 1 
state.DCLK_IDLE 0 0 0 1 0 1 
state.ACK 0 0 1 0 0 1 
state.LAST_HALF_CYCLE 0 1 0 0 0 1 
state.ACK_WAIT 1 0 0 0 0 1 

State Machine - |top|sdbmp_top:sdbmp_dut|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state
Name state.S_END state.S_ERR state.S_WRITE_ACK state.S_WRITE_CRC state.S_WRITE_DATA_1 state.S_WRITE_DATA_0 state.S_WRITE_TOKEN state.S_READ_ACK state.S_READ state.S_READ_WAIT state.S_CMD_DATA state.S_CMD state.S_CMD_PRE state.S_INIT state.S_WAIT state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD_PRE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD_DATA 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ_WAIT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_READ_ACK 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_TOKEN 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_CRC 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_ACK 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_ERR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_END 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sdbmp_top:sdbmp_dut|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state
Name state.S_CMD16 state.S_WAIT_READ_WRITE state.S_READ_END state.S_WRITE_END state.S_WRITE state.S_CMD24 state.S_READ state.S_CMD17 state.S_CMD41 state.S_CMD55 state.S_CMD8 state.S_CMD0 state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_CMD0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_CMD8 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD55 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD41 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD17 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_CMD24 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_END 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_READ_END 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WAIT_READ_WRITE 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_CMD16 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sdbmp_top:sdbmp_dut|sd_card_bmp:sd_card_bmp_m0|bmp_read:bmp_read_m0|state
Name state.S_READ state.S_READ_WAIT state.S_FIND state.S_IDLE state.S_END 
state.S_IDLE 0 0 0 0 0 
state.S_FIND 0 0 1 1 0 
state.S_READ_WAIT 0 1 0 1 0 
state.S_READ 1 0 0 1 0 
state.S_END 0 0 0 1 1 

State Machine - |top|music_top:music|state
Name state.PLAY_END state.PLAY_WAIT state.PLAY state.IDLE 
state.IDLE 0 0 0 0 
state.PLAY 0 0 1 1 
state.PLAY_WAIT 0 1 0 1 
state.PLAY_END 1 0 0 1 

State Machine - |top|uart_test:uart0|state
Name state.IDLE state.WAIT state.SEND 
state.IDLE 0 0 0 
state.SEND 1 0 1 
state.WAIT 1 1 0 

State Machine - |top|uart_test:uart0|uart_tx:uart_tx_inst|state
Name state.S_SEND_BYTE state.S_START state.S_IDLE state.S_STOP 
state.S_IDLE 0 0 0 0 
state.S_START 0 1 1 0 
state.S_SEND_BYTE 1 0 1 0 
state.S_STOP 0 0 1 1 

State Machine - |top|uart_test:uart0|uart_rx:uart_rx_inst|state
Name state.S_DATA state.S_STOP state.S_REC_BYTE state.S_START state.S_IDLE 
state.S_IDLE 0 0 0 0 0 
state.S_START 0 0 0 1 1 
state.S_REC_BYTE 0 0 1 0 1 
state.S_STOP 0 1 0 0 1 
state.S_DATA 1 0 0 0 1 

State Machine - |top|i2c_eeprom_test:eeprom_dut|state
Name state.S_WRITE state.S_WAIT state.S_READ state.S_IDLE 
state.S_IDLE 0 0 0 0 
state.S_READ 0 0 1 1 
state.S_WAIT 0 1 0 1 
state.S_WRITE 1 0 0 1 

State Machine - |top|i2c_eeprom_test:eeprom_dut|i2c_master_top:i2c_master_top_m0|state
Name state.S_RD_ACK state.S_RD_REG_ADDR1 state.S_WR_REG_ADDR1 state.S_WAIT state.S_WR_STOP state.S_RD_STOP state.S_RD_DATA state.S_RD_DEV_ADDR1 state.S_RD_REG_ADDR state.S_RD_DEV_ADDR0 state.S_WR_ERR_NACK state.S_WR_ACK state.S_WR_DATA state.S_WR_REG_ADDR state.S_WR_DEV_ADDR state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WR_DEV_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_WR_REG_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_WR_DATA 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_WR_ACK 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_WR_ERR_NACK 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_RD_DEV_ADDR0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_RD_REG_ADDR 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_RD_DEV_ADDR1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_RD_DATA 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_RD_STOP 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WR_STOP 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WR_REG_ADDR1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD_REG_ADDR1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD_ACK 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|i2c_eeprom_test:eeprom_dut|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 

State Machine - |top|ds1302_top:ds1302_dut|ds1302_test:ds1302_test_m0|state
Name state.S_WAIT state.S_WRITE_CH state.S_READ state.S_IDLE state.S_READ_CH 
state.S_IDLE 0 0 0 0 0 
state.S_READ 0 0 1 1 0 
state.S_READ_CH 0 0 0 1 1 
state.S_WRITE_CH 0 1 0 1 0 
state.S_WAIT 1 0 0 1 0 

State Machine - |top|ds1302_top:ds1302_dut|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state
Name state.S_RD_DATE state.S_ACK state.S_RD_YEAR state.S_RD_WEEK state.S_RD_MON state.S_RD_HOUR state.S_RD_MIN state.S_RD_SEC state.S_WR_YEAR state.S_WR_WEEK state.S_WR_MON state.S_WR_HOUR state.S_WR_MIN state.S_WR_SEC state.S_WR_WP state.S_IDLE state.S_WR_DATE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WR_WP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 
state.S_WR_SEC 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 
state.S_WR_MIN 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 
state.S_WR_HOUR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 
state.S_WR_MON 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 
state.S_WR_WEEK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 
state.S_WR_YEAR 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 
state.S_RD_SEC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 
state.S_RD_MIN 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 
state.S_RD_HOUR 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 
state.S_RD_MON 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 
state.S_RD_WEEK 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 
state.S_RD_YEAR 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
state.S_ACK 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
state.S_RD_DATE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 
state.S_WR_DATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 

State Machine - |top|ds1302_top:ds1302_dut|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state
Name state.S_ACK state.S_CE_LOW state.S_WRITE_DATA state.S_WRITE_ADDR state.S_WRITE state.S_READ_DATA state.S_READ_ADDR state.S_READ state.S_CE_HIGH state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 
state.S_CE_HIGH 0 0 0 0 0 0 0 0 1 1 
state.S_READ 0 0 0 0 0 0 0 1 0 1 
state.S_READ_ADDR 0 0 0 0 0 0 1 0 0 1 
state.S_READ_DATA 0 0 0 0 0 1 0 0 0 1 
state.S_WRITE 0 0 0 0 1 0 0 0 0 1 
state.S_WRITE_ADDR 0 0 0 1 0 0 0 0 0 1 
state.S_WRITE_DATA 0 0 1 0 0 0 0 0 0 1 
state.S_CE_LOW 0 1 0 0 0 0 0 0 0 1 
state.S_ACK 1 0 0 0 0 0 0 0 0 1 

State Machine - |top|ds1302_top:ds1302_dut|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state
Name state.ACK_WAIT state.LAST_HALF_CYCLE state.ACK state.DCLK_IDLE state.DCLK_EDGE state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.DCLK_EDGE 0 0 0 0 1 1 
state.DCLK_IDLE 0 0 0 1 0 1 
state.ACK 0 0 1 0 0 1 
state.LAST_HALF_CYCLE 0 1 0 0 0 1 
state.ACK_WAIT 1 0 0 0 0 1 
