// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "07/13/2022 07:14:11"
                                                                                
// Verilog Test Bench template for design : ltdc
// 
// Simulation tool : Questa Intel FPGA (Verilog)
// 

`timescale 1 ns/ 1 ns
module ltdc_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clk;
reg rst;
// wires                                               
wire hsync;
wire pclk;
wire [23:0]  rgb888;
wire state;
wire vsync;

// assign statements (if any)                          
ltdc i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.hsync(hsync),
	.pclk(pclk),
	.rgb888(rgb888),
	.rst(rst),
	.state(state),
	.vsync(vsync)
);

initial rst=0;
initial clk=0;
always #10 clk=~clk;


initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

