# VSD_SoC-PD_using_open_source_EDA_tools
This repository is to give brief idea about the VSD's 'Beginner Soc/Physical Design using open source EDA tools' Workshop. The workshop gives me a hands on experience with the EDA tools used in Physical Design.

*Here are some sources used in this workshop:

1.YOSYS : Synthesis.

2.Graywolf :Placement.

3.Qrouter : Routing.

4.Qflow : RTL2GDS integration.

5.MAGIC : VLSI Layout tool.

6.Netgen : LVS.

7.OpenSTA & Opentimer : Prelayout & postlayout Static Timing Analysis.

## Topics covered in Wrokshop

1.Day1

* Introduction to QFN-48 packages, Chips, Pads, Core, Die & IP's.
* Introduction to RISC-V, PiCoRV32 & PicoSoc.
* Introduction to IC design component.
* Labs

2.Day2
* Concepts of Utilization Factor & Aspect Ratio, Preplaced Cells, Decoupling Capacitors, AND Power Planning, Pin Placement.
* Netlist Binding, Placement Optimization And Logic Design Flow.
* Cell Design Flow, Circuit Design, Layout Design And Characterization Flow.
* Timing Chracterization and Propagation Delay.
* Labs

3.Day3
* SPICE Simulation.
* Layout using Euler's Path and Stick Diagram.
* Dimentioning, MAGIC Scripts and Post layout ngSPICE.
* 16-MASK CMOS Process.
* Labs

4.Day4
* Introduction to Delay Tables.
* SETUP Timing Analysis.
* Clock Tree Routing & Buffering using H-tree Algorithm.
* HOLD Timing Analysis.
* Labs

5.Day5
* Introduction to MAZE Routing- lee's algorithm.
* DRC's.
* Introduction to IEEE 1481- 1999 SPEF Format.
* Placement & Pre-layout STA.
* Routing & Post-layout STA.
* Labs



### DAY1


![D1_SK1_1](https://user-images.githubusercontent.com/80053265/110242838-d10f1c00-7f7d-11eb-866f-f64b1e3c6cfa.PNG)
![D1_SK1_2](https://user-images.githubusercontent.com/80053265/110243062-cef98d00-7f7e-11eb-8072-c78c160c459c.PNG)


* Labs1


![d1_l1](https://user-images.githubusercontent.com/80053265/110243135-1e3fbd80-7f7f-11eb-989e-796940441018.PNG)
![d1_l2](https://user-images.githubusercontent.com/80053265/110243154-31528d80-7f7f-11eb-8abe-a2e940cd34dc.PNG)
![lab2 (2)](https://user-images.githubusercontent.com/80053265/110243265-a3c36d80-7f7f-11eb-941b-a1b8a84391b0.PNG)
![lab4](https://user-images.githubusercontent.com/80053265/110243311-c3f32c80-7f7f-11eb-8fe5-3a1b8bccc012.PNG)
![lab5](https://user-images.githubusercontent.com/80053265/110243316-c8b7e080-7f7f-11eb-9f5e-5a4e4cc1504a.PNG)



#### DAY2


![D2SK3_1](https://user-images.githubusercontent.com/80053265/110245026-8eead800-7f87-11eb-915b-ffa707ba1e8f.PNG)
![D2SS8](https://user-images.githubusercontent.com/80053265/110245028-97dba980-7f87-11eb-8d10-a7167610f473.PNG)


* Labs2


![D2_L1](https://user-images.githubusercontent.com/80053265/110245052-b772d200-7f87-11eb-87f4-df8e554d187b.PNG)
![D2_L3](https://user-images.githubusercontent.com/80053265/110245062-bb9eef80-7f87-11eb-8a76-b3e5c2470e1a.PNG)
![D2_L6](https://user-images.githubusercontent.com/80053265/110245069-c8bbde80-7f87-11eb-8200-101bce51a8a1.PNG)



##### DAY3


![D3_SK3_1](https://user-images.githubusercontent.com/80053265/110245208-3ec04580-7f88-11eb-8290-0337573e104e.PNG)
![D3_SK3_2](https://user-images.githubusercontent.com/80053265/110245214-4253cc80-7f88-11eb-955e-b221645c22aa.PNG)
![D3_SK4_1](https://user-images.githubusercontent.com/80053265/110245223-467fea00-7f88-11eb-84e8-c48362d8bb21.PNG)


* Labs3


![D3_L1](https://user-images.githubusercontent.com/80053265/110245384-d6be2f00-7f88-11eb-9c8c-a4e5d9365a21.PNG)
![d3_l3](https://user-images.githubusercontent.com/80053265/110245387-da51b600-7f88-11eb-8142-a48f4da54a17.PNG)
![d3_l4](https://user-images.githubusercontent.com/80053265/110245389-dde53d00-7f88-11eb-9d63-7888b3dbb4a7.PNG)
![d3_l5](https://user-images.githubusercontent.com/80053265/110245403-f0f80d00-7f88-11eb-8728-3c60d3f17b5b.PNG)
![d3_l6](https://user-images.githubusercontent.com/80053265/110245407-f7868480-7f88-11eb-9ddb-6f402cfc152d.PNG)
![d3_l7](https://user-images.githubusercontent.com/80053265/110245411-fbb2a200-7f88-11eb-9b1e-b0ece2120b88.PNG)
![d3_l8](https://user-images.githubusercontent.com/80053265/110245412-ffdebf80-7f88-11eb-9a4c-79464f5d8104.PNG)
![d3_l9](https://user-images.githubusercontent.com/80053265/110245415-040add00-7f89-11eb-827d-6e3eaf2676f3.PNG)



###### DAY4


![D4_SK3_2](https://user-images.githubusercontent.com/80053265/110245652-23eed080-7f8a-11eb-80bc-fedb9d8da1a7.PNG)
![D4_SK3_3](https://user-images.githubusercontent.com/80053265/110245653-26e9c100-7f8a-11eb-839e-face47761f99.PNG)


* Labs4


![d4_l1](https://user-images.githubusercontent.com/80053265/110245707-62848b00-7f8a-11eb-9b18-1161f0a4683d.PNG)
![d4_sk1_l1](https://user-images.githubusercontent.com/80053265/110245722-729c6a80-7f8a-11eb-8d4f-a9345e7a8d52.PNG)
![d4_l3](https://user-images.githubusercontent.com/80053265/110245743-7f20c300-7f8a-11eb-983b-f66d5c5b2a67.PNG)
![d4_l6](https://user-images.githubusercontent.com/80053265/110245765-98297400-7f8a-11eb-998e-b9b2a8bf5a57.PNG)
![d4_l7](https://user-images.githubusercontent.com/80053265/110245770-9b246480-7f8a-11eb-9caa-c9a4dea0aa9d.PNG)
![d4_l8](https://user-images.githubusercontent.com/80053265/110245772-9eb7eb80-7f8a-11eb-9e6b-715b089960bd.PNG)
![d4_l9](https://user-images.githubusercontent.com/80053265/110245774-a1b2dc00-7f8a-11eb-952f-536e719cdc25.PNG)
![d4_l10_err](https://user-images.githubusercontent.com/80053265/110245778-a6779000-7f8a-11eb-829e-93f81e326b12.PNG)



###### DAY5


![D5_SK1](https://user-images.githubusercontent.com/80053265/110245809-c9a23f80-7f8a-11eb-8ef0-4b0dd8497d53.PNG)
![D5_SK1_2](https://user-images.githubusercontent.com/80053265/110245814-cd35c680-7f8a-11eb-8bb1-1ef1c339ae0a.PNG)


* Labs5


![d5_l1](https://user-images.githubusercontent.com/80053265/110245817-d030b700-7f8a-11eb-9bd1-35b52569d33f.PNG)
![d5_l2](https://user-images.githubusercontent.com/80053265/110245820-d2931100-7f8a-11eb-8a25-2fb226f386ac.PNG)
![d5_l3](https://user-images.githubusercontent.com/80053265/110245823-d757c500-7f8a-11eb-890f-3754f1d2c88d.PNG)
![d5_l4](https://user-images.githubusercontent.com/80053265/110245828-d9ba1f00-7f8a-11eb-819a-ff61be7c12a4.PNG)
