

================================================================
== Vitis HLS Report for 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W'
================================================================
* Date:           Fri Oct  3 15:43:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_ROW_LOAD_W  |     1537|     1537|         3|          1|          1|  1536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|    1041|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1041|     109|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln579_fu_124_p2               |         +|   0|  0|  18|          11|           1|
    |icmp_ln579_fu_118_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          26|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |gmem1_blk_n_R                         |   9|          2|    1|          2|
    |indvar_flatten_fu_62                  |   9|          2|   11|         22|
    |s_in01_blk_n                          |   9|          2|    1|          2|
    |s_in12_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_168           |  512|   0|  512|          0|
    |gmem1_addr_read_reg_173           |  512|   0|  512|          0|
    |icmp_ln579_reg_164                |    1|   0|    1|          0|
    |indvar_flatten_fu_62              |   11|   0|   11|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1041|   0| 1041|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM   |   in|   10|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                                                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                                                   gmem1|       pointer|
|s_in01_din             |  out|  512|     ap_fifo|                                                  s_in01|       pointer|
|s_in01_num_data_valid  |   in|    7|     ap_fifo|                                                  s_in01|       pointer|
|s_in01_fifo_cap        |   in|    7|     ap_fifo|                                                  s_in01|       pointer|
|s_in01_full_n          |   in|    1|     ap_fifo|                                                  s_in01|       pointer|
|s_in01_write           |  out|    1|     ap_fifo|                                                  s_in01|       pointer|
|s_in12_din             |  out|  512|     ap_fifo|                                                  s_in12|       pointer|
|s_in12_num_data_valid  |   in|    7|     ap_fifo|                                                  s_in12|       pointer|
|s_in12_fifo_cap        |   in|    7|     ap_fifo|                                                  s_in12|       pointer|
|s_in12_full_n          |   in|    1|     ap_fifo|                                                  s_in12|       pointer|
|s_in12_write           |  out|    1|     ap_fifo|                                                  s_in12|       pointer|
|sext_ln579_1           |   in|   58|     ap_none|                                            sext_ln579_1|        scalar|
|sext_ln579             |   in|   58|     ap_none|                                              sext_ln579|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln579_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln579"   --->   Operation 7 'read' 'sext_ln579_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln579_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln579_1"   --->   Operation 8 'read' 'sext_ln579_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln579_cast = sext i58 %sext_ln579_read"   --->   Operation 9 'sext' 'sext_ln579_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln579_1_cast = sext i58 %sext_ln579_1_read"   --->   Operation 10 'sext' 'sext_ln579_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in12, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in01, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_10, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_31, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [activation_accelerator.cpp:579]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.94ns)   --->   "%icmp_ln579 = icmp_eq  i11 %indvar_flatten_load, i11 1536" [activation_accelerator.cpp:579]   --->   Operation 18 'icmp' 'icmp_ln579' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%add_ln579 = add i11 %indvar_flatten_load, i11 1" [activation_accelerator.cpp:579]   --->   Operation 19 'add' 'add_ln579' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln579 = br i1 %icmp_ln579, void %for.inc8, void %for.end10.exitStub.exitStub" [activation_accelerator.cpp:579]   --->   Operation 20 'br' 'br_ln579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln586 = store i11 %add_ln579, i11 %indvar_flatten" [activation_accelerator.cpp:586]   --->   Operation 21 'store' 'store_ln586' <Predicate = (!icmp_ln579)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln579_1_cast" [activation_accelerator.cpp:579]   --->   Operation 22 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln579_cast" [activation_accelerator.cpp:579]   --->   Operation 23 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [activation_accelerator.cpp:588]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln579)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem1_addr" [activation_accelerator.cpp:589]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln579)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln579)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_ROW_LOAD_W_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:587]   --->   Operation 28 'specpipeline' 'specpipeline_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [activation_accelerator.cpp:586]   --->   Operation 29 'specloopname' 'specloopname_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%write_ln588 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %s_in01, i512 %gmem0_addr_read" [activation_accelerator.cpp:588]   --->   Operation 30 'write' 'write_ln588' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 31 [1/1] (1.55ns)   --->   "%write_ln589 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %s_in12, i512 %gmem1_addr_read" [activation_accelerator.cpp:589]   --->   Operation 31 'write' 'write_ln589' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln586 = br void %for.inc" [activation_accelerator.cpp:586]   --->   Operation 32 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln579_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln579]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_in01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_in12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0100]
sext_ln579_read       (read             ) [ 0000]
sext_ln579_1_read     (read             ) [ 0000]
sext_ln579_cast       (sext             ) [ 0110]
sext_ln579_1_cast     (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln579            (icmp             ) [ 0110]
add_ln579             (add              ) [ 0000]
br_ln579              (br               ) [ 0000]
store_ln586           (store            ) [ 0000]
gmem1_addr            (getelementptr    ) [ 0000]
gmem0_addr            (getelementptr    ) [ 0000]
gmem0_addr_read       (read             ) [ 0101]
gmem1_addr_read       (read             ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln587    (specpipeline     ) [ 0000]
specloopname_ln586    (specloopname     ) [ 0000]
write_ln588           (write            ) [ 0000]
write_ln589           (write            ) [ 0000]
br_ln586              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln579_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln579_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln579">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln579"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_in01">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in01"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_in12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_ROW_LOAD_W_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln579_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="58" slack="0"/>
<pin id="68" dir="0" index="1" bw="58" slack="0"/>
<pin id="69" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln579_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln579_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="58" slack="0"/>
<pin id="74" dir="0" index="1" bw="58" slack="0"/>
<pin id="75" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln579_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="gmem0_addr_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="512" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="gmem1_addr_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="512" slack="0"/>
<pin id="85" dir="0" index="1" bw="512" slack="0"/>
<pin id="86" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln588_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="512" slack="0"/>
<pin id="91" dir="0" index="2" bw="512" slack="1"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln588/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln589_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="512" slack="0"/>
<pin id="98" dir="0" index="2" bw="512" slack="1"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln589/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln579_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="58" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln579_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln579_1_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="58" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln579_1_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln579_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln579/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln579_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln579/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln586_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="gmem1_addr_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem0_addr_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="1"/>
<pin id="144" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="154" class="1005" name="sext_ln579_cast_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln579_cast "/>
</bind>
</comp>

<comp id="159" class="1005" name="sext_ln579_1_cast_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln579_1_cast "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln579_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln579 "/>
</bind>
</comp>

<comp id="168" class="1005" name="gmem0_addr_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="512" slack="1"/>
<pin id="170" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="gmem1_addr_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="1"/>
<pin id="175" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="66" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="72" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="135" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="141" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="150"><net_src comp="62" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="157"><net_src comp="102" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="162"><net_src comp="106" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="167"><net_src comp="118" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="176"><net_src comp="83" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: s_in01 | {3 }
	Port: s_in12 | {3 }
 - Input state : 
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : gmem1 | {2 }
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : sext_ln579_1 | {1 }
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : gmem0 | {2 }
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : sext_ln579 | {1 }
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : s_in01 | {}
	Port: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W : s_in12 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln579 : 2
		add_ln579 : 2
		br_ln579 : 3
		store_ln586 : 3
	State 2
		gmem0_addr_read : 1
		gmem1_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln579_fu_124       |    0    |    18   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln579_fu_118      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |  sext_ln579_read_read_fu_66  |    0    |    0    |
|   read   | sext_ln579_1_read_read_fu_72 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_78  |    0    |    0    |
|          |  gmem1_addr_read_read_fu_83  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln588_write_fu_88   |    0    |    0    |
|          |    write_ln589_write_fu_95   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln579_cast_fu_102    |    0    |    0    |
|          |   sext_ln579_1_cast_fu_106   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    29   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| gmem0_addr_read_reg_168 |   512  |
| gmem1_addr_read_reg_173 |   512  |
|    icmp_ln579_reg_164   |    1   |
|  indvar_flatten_reg_147 |   11   |
|sext_ln579_1_cast_reg_159|   64   |
| sext_ln579_cast_reg_154 |   64   |
+-------------------------+--------+
|          Total          |  1164  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1164  |    -   |
+-----------+--------+--------+
|   Total   |  1164  |   29   |
+-----------+--------+--------+
