<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Wed Dec 13 23:38:04 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   12.195MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.665ns (weighted slack = 1.330ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[4]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[15]  (to PIN_CLK_X1_c +)

   Delay:              40.852ns  (37.5% logic, 62.5% route), 34 logic levels.

 Constraint Details:

     40.852ns physical path delay coreInst/SLICE_937 to coreInst/programCounterInst/SLICE_359 meets
     41.667ns delay constraint less
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.665ns

 Physical Path Details:

      Data path coreInst/SLICE_937 to coreInst/programCounterInst/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_937.CLK to */SLICE_937.Q1 coreInst/SLICE_937 (from PIN_CLK_X1_c)
ROUTE         2   e 1.030 */SLICE_937.Q1 to */SLICE_555.A1 coreInst/DEBUG_INSTRUCTION[4]
CTOOFX_DEL  ---     0.661 */SLICE_555.A1 to *LICE_555.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_555
ROUTE         7   e 1.030 *LICE_555.OFX0 to */SLICE_581.A1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661 */SLICE_581.A1 to *LICE_581.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI4VG11[3]/SLICE_581
ROUTE         4   e 1.030 *LICE_581.OFX0 to *SLICE_1019.A0 coreInst/CC_SIGN
CTOF_DEL    ---     0.452 *SLICE_1019.A0 to *SLICE_1019.F0 coreInst/SLICE_1019
ROUTE         2   e 1.030 *SLICE_1019.F0 to */SLICE_697.B1 coreInst/N_61
CTOF_DEL    ---     0.452 */SLICE_697.B1 to */SLICE_697.F1 coreInst/opxMultiplexerInst/SLICE_697
ROUTE         8   e 1.030 */SLICE_697.F1 to */SLICE_779.C0 coreInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452 */SLICE_779.C0 to */SLICE_779.F0 coreInst/SLICE_779
ROUTE        28   e 1.030 */SLICE_779.F0 to */SLICE_797.A1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452 */SLICE_797.A1 to */SLICE_797.F1 coreInst/SLICE_797
ROUTE         2   e 1.030 */SLICE_797.F1 to */SLICE_979.C1 coreInst/fullALUInst/N_69
CTOF_DEL    ---     0.452 */SLICE_979.C1 to */SLICE_979.F1 coreInst/fullALUInst/aluInst/SLICE_979
ROUTE         1   e 1.030 */SLICE_979.F1 to *t/SLICE_86.B1 coreInst/fullALUInst/aluInst/N_297_i
C1TOFCO_DE  ---     0.786 *t/SLICE_86.B1 to */SLICE_86.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1   e 0.001 */SLICE_86.FCO to */SLICE_85.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF0_DE  ---     0.517 */SLICE_85.FCI to *t/SLICE_85.F0 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1   e 1.030 *t/SLICE_85.F0 to   SLICE_505.B0 coreInst/fullALUInst/aluInst/un47_RESULT[5]
CTOF_DEL    ---     0.452   SLICE_505.B0 to   SLICE_505.F0 SLICE_505
ROUTE         1   e 1.030   SLICE_505.F0 to */SLICE_936.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_0
CTOF_DEL    ---     0.452 */SLICE_936.A1 to */SLICE_936.F1 coreInst/fullALUInst/aluInst/SLICE_936
ROUTE         1   e 0.401 */SLICE_936.F1 to */SLICE_936.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452 */SLICE_936.A0 to */SLICE_936.F0 coreInst/fullALUInst/aluInst/SLICE_936
ROUTE         1   e 1.030 */SLICE_936.F0 to */SLICE_853.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452 */SLICE_853.B1 to */SLICE_853.F1 coreInst/fullALUInst/aluInst/SLICE_853
ROUTE        16   e 1.030 */SLICE_853.F1 to */SLICE_896.C0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_896.C0 to */SLICE_896.F0 coreInst/fullALUInst/aluInst/SLICE_896
ROUTE         1   e 1.030 */SLICE_896.F0 to */SLICE_615.D1 coreInst/fullALUInst/aluInst/un53_RESULT[13]
CTOOFX_DEL  ---     0.661 */SLICE_615.D1 to *LICE_615.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[13]/SLICE_615
ROUTE         1   e 1.030 *LICE_615.OFX0 to */SLICE_856.A0 coreInst/fullALUInst/aluInst/N_264
CTOF_DEL    ---     0.452 */SLICE_856.A0 to */SLICE_856.F0 coreInst/fullALUInst/aluInst/SLICE_856
ROUTE         2   e 1.030 */SLICE_856.F0 to */SLICE_861.B0 coreInst/fullALUInst/aluInst/RESULT_11_RNIBCC82[13]
CTOF_DEL    ---     0.452 */SLICE_861.B0 to */SLICE_861.F0 coreInst/fullALUInst/aluInst/SLICE_861
ROUTE         3   e 1.030 */SLICE_861.F0 to   SLICE_691.C1 coreInst/RESULT_12_0_d_0[13]
CTOF_DEL    ---     0.452   SLICE_691.C1 to   SLICE_691.F1 SLICE_691
ROUTE         3   e 1.030   SLICE_691.F1 to   SLICE_750.C1 ADDR_BUF_d_1[13]
CTOF_DEL    ---     0.452   SLICE_750.C1 to   SLICE_750.F1 SLICE_750
ROUTE         9   e 1.030   SLICE_750.F1 to */SLICE_954.C0 ADDR[13]
CTOF_DEL    ---     0.452 */SLICE_954.C0 to */SLICE_954.F0 mcuResourcesInst/memoryMapperInst/SLICE_954
ROUTE         1   e 1.030 */SLICE_954.F0 to */SLICE_694.C0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_sx_1
CTOF_DEL    ---     0.452 */SLICE_694.C0 to */SLICE_694.F0 mcuResourcesInst/memoryMapperInst/SLICE_694
ROUTE         1   e 0.401 */SLICE_694.F0 to */SLICE_694.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m3_sx
CTOF_DEL    ---     0.452 */SLICE_694.B1 to */SLICE_694.F1 mcuResourcesInst/memoryMapperInst/SLICE_694
ROUTE        15   e 1.030 */SLICE_694.F1 to */SLICE_537.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345 */SLICE_537.M0 to *LICE_537.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_am_1[4]/SLICE_537
ROUTE         1   e 1.030 *LICE_537.OFX0 to */SLICE_511.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_am_1[4]
CTOF_DEL    ---     0.452 */SLICE_511.B0 to */SLICE_511.F0 mcuResourcesInst/SLICE_511
ROUTE         1   e 1.030 */SLICE_511.F0 to   SLICE_309.D0 mcuResourcesInst/memoryMapperInst/CPU_DIN_am[4]
CTOF_DEL    ---     0.452   SLICE_309.D0 to   SLICE_309.F0 SLICE_309
ROUTE         5   e 1.030   SLICE_309.F0 to *t/SLICE_69.B1 CPU_DIN[4]
C1TOFCO_DE  ---     0.786 *t/SLICE_69.B1 to */SLICE_69.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1   e 0.001 */SLICE_69.FCO to */SLICE_68.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146 */SLICE_68.FCI to */SLICE_68.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1   e 0.001 */SLICE_68.FCO to */SLICE_67.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146 */SLICE_67.FCI to */SLICE_67.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1   e 0.001 */SLICE_67.FCO to */SLICE_66.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146 */SLICE_66.FCI to */SLICE_66.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1   e 0.001 */SLICE_66.FCO to */SLICE_65.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146 */SLICE_65.FCI to */SLICE_65.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1   e 0.001 */SLICE_65.FCO to */SLICE_64.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOFCO_D  ---     0.146 */SLICE_64.FCI to */SLICE_64.FCO coreInst/programCounterInst/SLICE_64
ROUTE         1   e 0.001 */SLICE_64.FCO to */SLICE_63.FCI coreInst/programCounterInst/PC_A_NEXT_cry_14
FCITOF0_DE  ---     0.517 */SLICE_63.FCI to *t/SLICE_63.F0 coreInst/programCounterInst/SLICE_63
ROUTE         6   e 1.030 *t/SLICE_63.F0 to */SLICE_359.A1 coreInst/PC_A_NEXT[15]
CTOOFX_DEL  ---     0.661 */SLICE_359.A1 to *LICE_359.OFX0 coreInst/programCounterInst/SLICE_359
ROUTE         1   e 0.001 *LICE_359.OFX0 to *SLICE_359.DI0 coreInst/programCounterInst/PC_A_3[15] (to PIN_CLK_X1_c)
                  --------
                   40.852   (37.5% logic, 62.5% route), 34 logic levels.

Report:   12.195MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.195 MHz|  34  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_504.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 268
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_504.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7310 connections (93.07% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Wed Dec 13 23:38:04 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/modeReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay coreInst/SLICE_725 to coreInst/SLICE_725 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path coreInst/SLICE_725 to coreInst/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_725.CLK to */SLICE_725.Q1 coreInst/SLICE_725 (from PIN_CLK_X1_c)
ROUTE         1   e 0.199 */SLICE_725.Q1 to */SLICE_725.M0 coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_504.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 268
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_504.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7528 connections (95.85% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
