ERROR: [XSIM 43-4316] Can not find file: ../case_statements.sv
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
ERROR: [XSIM 43-3225] Cannot find design unit work.case_demo in library work located at xsim.dir/work.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/case_demo/xsimk" does not exist 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'y' is driven by invalid combination of procedural drivers [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:22]
WARNING: [VRFC 10-2921] 'y' driven by this always_comb block should not be driven by any other process [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:38]
WARNING: [VRFC 10-2921] 'y' driven by this always_comb block should not be driven by any other process [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:50]
WARNING: [VRFC 10-2921] 'y' driven by this always_comb block should not be driven by any other process [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:61]
WARNING: [VRFC 10-2921] 'y' driven by this always_comb block should not be driven by any other process [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:75]
WARNING: [VRFC 10-2921] 'y' driven by this always_comb block should not be driven by any other process [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv:87]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/case_demo/xsimk" does not exist 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:28:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
 time | sel  | case  casez casex unique prior uniq0
                   0 | 000 |  a0    b0    c0    d0    ef    f0
                5000 | 001 |  a1    b1    c1    df    ef    f1
               10000 | 010 |  a2    b0    c0    df    ef    f2
               15000 | 0x1 |  ff    b1    c1    df    ef    fe
               20000 | 0z1 |  ff    b1    c1    df    e1    fe
               25000 | 111 |  ff    bf    cf    df    ef    fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:28:41 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:29:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
              time | sel  | case  casez casex unique prior uniq0
                   0 | 000 |  a0    b0    c0    d0    ef    f0
                5000 | 001 |  a1    b1    c1    df    ef    f1
               10000 | 010 |  a2    b0    c0    df    ef    f2
               15000 | 0x1 |  ff    b1    c1    df    ef    fe
               20000 | 0z1 |  ff    b1    c1    df    e1    fe
               25000 | 111 |  ff    bf    cf    df    ef    fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:29:26 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:29:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                 time | sel  | case  casez casex unique prior uniq0
                   0 | 000 |  a0    b0    c0    d0    ef    f0
                5000 | 001 |  a1    b1    c1    df    ef    f1
               10000 | 010 |  a2    b0    c0    df    ef    f2
               15000 | 0x1 |  ff    b1    c1    df    ef    fe
               20000 | 0z1 |  ff    b1    c1    df    e1    fe
               25000 | 111 |  ff    bf    cf    df    ef    fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:29:45 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:29:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
               time | sel  | case  casez casex unique prior uniq0
                   0 | 000 |  a0    b0    c0    d0    ef    f0
                5000 | 001 |  a1    b1    c1    df    ef    f1
               10000 | 010 |  a2    b0    c0    df    ef    f2
               15000 | 0x1 |  ff    b1    c1    df    ef    fe
               20000 | 0z1 |  ff    b1    c1    df    e1    fe
               25000 | 111 |  ff    bf    cf    df    ef    fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:30:02 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:30:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                time | sel  | case  casez casex unique prior uniq0
                   0 | 000 |  a0     b0     c0     d0     ef     f0
                5000 | 001 |  a1     b1     c1     df     ef     f1
               10000 | 010 |  a2     b0     c0     df     ef     f2
               15000 | 0x1 |  ff     b1     c1     df     ef     fe
               20000 | 0z1 |  ff     b1     c1     df     e1     fe
               25000 | 111 |  ff     bf     cf     df     ef     fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:30:28 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:30:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                time | sel | case  casez casex  unique  prior  uniq0
                   0 | 000 |  a0     b0     c0     d0     ef     f0
                5000 | 001 |  a1     b1     c1     df     ef     f1
               10000 | 010 |  a2     b0     c0     df     ef     f2
               15000 | 0x1 |  ff     b1     c1     df     ef     fe
               20000 | 0z1 |  ff     b1     c1     df     e1     fe
               25000 | 111 |  ff     bf     cf     df     ef     fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:31:00 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:31:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                time | sel | case  casez casex  unique  prior  uniq0
                   0 | 000 |  10100000     10110000     11000000     11010000     11101111     11110000
                5000 | 001 |  10100001     10110001     11000001     11011111     11101111     11110001
               10000 | 010 |  10100010     10110000     11000000     11011111     11101111     11110010
               15000 | 0x1 |  11111111     10110001     11000001     11011111     11101111     11111110
               20000 | 0z1 |  11111111     10110001     11000001     11011111     11100001     11111110
               25000 | 111 |  11111111     10111111     11001111     11011111     11101111     11111110
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:31:38 2025...
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" into library work
INFO: [VRFC 10-311] analyzing module case_demo
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.case_demo -s case_demo -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.case_demo
Built simulation snapshot case_demo

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov  9 16:32:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/case_demo/xsim_script.tcl
# xsim {case_demo} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                time | sel | case  casez casex  unique  prior  uniq0
                   0 | 000 |  a0     b0     c0     d0     ef     f0
                5000 | 001 |  a1     b1     c1     df     ef     f1
               10000 | 010 |  a2     b0     c0     df     ef     f2
               15000 | 0x1 |  ff     b1     c1     df     ef     fe
               20000 | 0z1 |  ff     b1     c1     df     e1     fe
               25000 | 111 |  ff     bf     cf     df     ef     fe
$finish called at time : 30 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/theory/case_statements.sv" Line 46
exit
INFO: [Common 17-206] Exiting xsim at Sun Nov  9 16:32:03 2025...
