Flattening unmatched subcell nfet$1 in circuit TOP (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit TOP (0)(1 instance)
Flattening unmatched subcell vias_gen$3 in circuit TOP (0)(1 instance)
Flattening unmatched subcell vias_gen in circuit TOP (0)(2 instances)

Cell TOP (0) disconnected node: nfet$1:$1/W=1:$1/bulk
Cell TOP (0) disconnected node: pfet$1:$2/W=1:$1/bulk
Subcircuit summary:
Circuit 1: TOP                             |Circuit 2: inv_prueba                      
-------------------------------------------|-------------------------------------------
W=1 (2)                                    |(no matching element)                      
(no matching element)                      |sky130_fd_pr__pfet_01v8 (1)                
(no matching element)                      |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6 **Mismatch**             |Number of nets: 4 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: TOP                             |Circuit 2: inv_prueba                      

---------------------------------------------------------------------------------------
Net: nfet$1:$1/\$4 \$2                     |Net: Out                                   
  W=1/(drain|source) = 1                   |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |                                           
Net: nfet$1:$1/sky130_fd_pr__nfet_01v8     |Net: In                                    
  W=1/(drain|source) = 1                   |  sky130_fd_pr__pfet_01v8/2 = 1            
                                           |  sky130_fd_pr__nfet_01v8/2 = 1            
                                           |                                           
Net: pfet$1:$2/\$4 \$3                     |Net: VDD                                   
  W=1/(drain|source) = 1                   |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__pfet_01v8/4 = 1            
                                           |                                           
Net: pfet$1:$2/sky130_fd_pr__pfet_01v8     |Net: VSS                                   
  W=1/(drain|source) = 1                   |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/4 = 1            
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: TOP                             |Circuit 2: inv_prueba                      

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: sky130_fd_pr__pfet_01v8:M3       
                                           |  (1,3) = (2,2)                            
                                           |  2 = 2                                    
                                           |  4 = 2                                    
                                           |                                           
                                           |                                           
(no matching instance)                     |Instance: sky130_fd_pr__nfet_01v8:M4       
                                           |  (1,3) = (2,2)                            
                                           |  2 = 2                                    
                                           |  4 = 2                                    
                                           |                                           
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: TOP                             |Circuit 2: inv_prueba                      
-------------------------------------------|-------------------------------------------
(no matching pin)                          |VDD                                        
(no matching pin)                          |Out                                        
(no matching pin)                          |In                                         
(no matching pin)                          |VSS                                        
proxyVSS                                   |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for TOP and inv_prueba altered to match.
Device classes TOP and inv_prueba are equivalent.

Final result: Top level cell failed pin matching.
