2,3,4,5,6,7,8,9,,,,13,14,15,16,17,18,19
Control_Clock,Control_Halt_In,/Control_MAR_In,/Control_RAM_In,/Control_RAM_Out,User_Inspect,/User_Program,User_Write,_Mode_,_Action_,_Test Case_,/RAM_Write,/RAM_Output_Enable,/User_Output_Enable,/Databus_Output_Enable,Databus_Direction,Halt_Out,MAR_Clock
X,1,X,X,X,X,0,X,Program,Assert Halt,.,X,X,X,X,X,1,X
X,0,X,X,X,X,0,X,Program,Assert Halt,.,X,X,X,X,X,1,X
X,X,X,X,X,1,0,0,Program,Inspect RAM,.,1,0,1,1,X,X,X
X,X,X,X,X,1,0,1,Program,Inspect RAM,.,1,0,1,1,X,X,X
X,X,X,X,X,0,0,0,Program,Read User,.,1,1,0,1,X,X,X
X,X,X,X,X,0,0,1,Program,Write User to RAM,.,0,1,0,1,X,X,X
X,1,X,X,X,X,1,X,User,Assert Halt,.,X,X,X,X,X,1,X
X,0,X,X,X,X,1,X,User,Clear Halt,.,X,X,X,X,X,0,X
1,X,0,X,X,X,X,X,User,Release MAR,.,X,X,X,X,X,X,1
0,X,0,X,X,X,X,X,User,Release MAR,.,X,X,X,X,X,X,0
0,X,1,X,X,X,X,X,User,Release MAR,.,X,X,X,X,X,X,0
1,X,1,X,X,X,X,X,User,Write to MAR,.,X,X,X,X,X,X,0
X,X,X,0,0,X,1,X,User,Show RAM,,1,0,1,1,X,X,X
X,X,X,1,1,X,1,X,User,Show RAM,,1,0,1,1,X,X,X
X,X,X,0,1,X,1,X,User,Write Data to RAM,,0,1,1,0,0,X,X
X,X,X,1,0,X,1,X,User,Write RAM to Data,,1,0,1,0,1,X,X
