Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_div: "Transforming system: fp_div"
Info: fp_div: "Naming system components in system: fp_div"
Info: fp_div: "Processing generation queue"
Info: fp_div: "Generating: fp_div"
Info: fp_div: "Generating: fp_div_altera_fp_functions_1917_ugoptdy"
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 50 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 75 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 81 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 85 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: Could achieve 14 cycles latency maximum at Frequency 87 MHz, padding with registers to reach requested 14 cycles latency
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name fp_div_altera_fp_functions_1917_ugoptdy -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 14 -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: DSP Blocks Used: 7
Info: fp_functions_0: LUTs Used: 872
Info: fp_functions_0: Memory Bits Used: 34304
Info: fp_functions_0: Memory Blocks Used: 3
Info: fp_div: Done "fp_div" with 2 modules, 7 files
Info: Generating the following file(s) for MODELSIM simulator in D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div.ip --simulator=MODELSIM --output-directory=D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div.ip --block-symbol-file --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div.ip --synthesis=VERILOG --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_div --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_div: "Transforming system: fp_div"
Info: fp_div: "Naming system components in system: fp_div"
Info: fp_div: "Processing generation queue"
Info: fp_div: "Generating: fp_div"
Info: fp_div: "Generating: fp_div_altera_fp_functions_1917_ugoptdy"
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 50 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 75 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 81 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 85 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 88 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: Could achieve 14 cycles latency maximum at Frequency 87 MHz, padding with registers to reach requested 14 cycles latency
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 87 -name fp_div_altera_fp_functions_1917_ugoptdy -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 14 -correctRounding -speedgrade 5 FPDiv 8 23 0
Info: fp_functions_0: DSP Blocks Used: 7
Info: fp_functions_0: LUTs Used: 872
Info: fp_functions_0: Memory Bits Used: 34304
Info: fp_functions_0: Memory Blocks Used: 3
Info: fp_div: Done "fp_div" with 2 modules, 7 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fp_div. No files generated.
Info: Finished: Generate IP Core Documentation
