#################################################################
#                                                               #
#             OPAE Intel(R) Xeon(R) + FPGA Library              #
#               AFU Simulation Environment (ASE)                #
#                                                               #
#################################################################

SIMULATOR=VCS
CC=gcc
FPGA_FAMILY=cyclonev

ASE platform set to INTG_XEON mode
Local memory model set to BASIC
cd work ; gcc  -g -m64 -fPIC -D SIM_SIDE=1 -I /filespace/c/chenke/RGBSetMeFree/project/sim/sw/ -D SIMULATOR=VCS -D FPGA_PLATFORM_INTG_XEON -Wall -Wformat -Wformat-security -O2 -D_FORTIFY_SOURCE=2 -fstack-protector-strong -z noexecstack -z relro -z now -I /cae/apps/data/synopsys-current/vcs-mx/Q-2020.03-SP1/include/ -c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/ase_ops.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/ase_strings.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/ipc_mgmt_ops.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/ase_shbuf.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/protocol_backend.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/tstamp_ops.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/mqueue_ops.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/error_report.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/linked_list_ops.c /filespace/c/chenke/RGBSetMeFree/project/sim/sw/randomness_control.c  || exit 1
cd work ; gcc -m64 -g -shared -o ase_libs.so `ls *.o`  -lrt -lpthread
nm work/ase_libs.so > work/ase_libs.nm
############################################################
#                                                          #
#                VCS-GCC build initiated                   #
#                                                          #
############################################################
vlogan  -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work work -override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM  /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv -F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/sources.txt -l vlogan-ase.log

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.

Note: Bumping stack limit from 8192 to 65536 Kbytes.
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -O -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mldflags= -Wl,-E,-rpath /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib \
-Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" \
-Mcsrc="" -Msyslibs=-L/usr/X11R6/lib64 -lX11 -ldl -ldl  -l vlogan-ase.log -Xvlogan=0x1 \
-full64 -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work=work \
-override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/sources.txt +mixedhdl2  

Warning-[BMII] Bad message id
  Message id 'CAWM' specified after '+lint' is not a lint message ID, ignored.


################# <-file/-f contents> ########################
-F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/sources.txt
        -F platform_if_addenda.txt // No such file or directory
        +incdir+.
        ase_pkg.sv
        outoforder_wrf_channel.sv
        inorder_wrf_channel.sv
        latency_pipe.sv
        ccip_emulator.sv
        ase_svfifo.sv
        ccip_logger.sv
        ccip_checker.sv
        ase_top.sv

################# <-file/-f ends> ########################

Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_pkg.sv'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/ccip_cfg_pkg.sv'
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform_afu_top_config.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/ccip_cfg_pkg.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/hssi_cfg_pkg.sv'
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform_afu_top_config.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/hssi_cfg_pkg.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/local_mem_cfg_pkg.sv'
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform_afu_top_config.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_cfg/local_mem_cfg_pkg.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_clock.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform_afu_top_config.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if_macros.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh, 38
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*

Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/avalon_mem_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_clock.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip_std_afu.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip_std_afu.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_avalon_mem_if.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_avalon_mem_if.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_async_shim.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_async_shim.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_connect.sv'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg_simple.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg_simple.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv, 36
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv, 36
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv'.
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv, 35
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv, 35
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.v'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_mm_clock_crossing_bridge.v'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_mm_bridge.v'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sv'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_dcfifo_synchronizer_bundle.v'
Parsing design file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_std_synchronizer_nocut.v'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ase_pkg.sv'
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ase_pkg.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/outoforder_wrf_channel.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/outoforder_wrf_channel.sv, 89
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ase_pkg::*

Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/outoforder_wrf_channel.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/inorder_wrf_channel.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/inorder_wrf_channel.sv, 59
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ase_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/inorder_wrf_channel.sv, 59
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/inorder_wrf_channel.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/latency_pipe.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv, 46
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ase_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv, 46
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv, 47
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv, 47
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_emulator.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ase_svfifo.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv, 38
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ase_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv, 38
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv, 39
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv, 39
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_logger.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv, 51
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ase_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv, 51
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv, 52
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv, 52
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ccip_checker.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ase_top.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/ase_top.sv'.
CPU time: .324 seconds to compile
vlogan  -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work work -override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM  /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv /cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv -F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/includes.txt -F /filespace/c/chenke/RGBSetMeFree/project/sim/vlog_files.list  -l vlogan-afu.log

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.

Note: Bumping stack limit from 8192 to 65536 Kbytes.
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -O -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mldflags= -Wl,-E,-rpath /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib \
-Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" \
-Mcsrc="" -Msyslibs=-L/usr/X11R6/lib64 -lX11 -ldl -ldl  -l vlogan-afu.log -Xvlogan=0x1 \
-full64 -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work=work \
-override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/includes.txt -F /filespace/c/chenke/RGBSetMeFree/project/sim/vlog_files.list \
+mixedhdl2  

Warning-[BMII] Bad message id
  Message id 'CAWM' specified after '+lint' is not a lint message ID, ignored.


################# <-file/-f contents> ########################
-F /filespace/c/chenke/RGBSetMeFree/project/sim/rtl/includes.txt
        +incdir+.
        -F platform_if_includes.txt // No such file or directory
-F /filespace/c/chenke/RGBSetMeFree/project/sim/vlog_files.list
        +incdir+/filespace/c/chenke/RGBSetMeFree/project/hw
        -F /filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt
                +define+CCI_SIMULATION
                +incdir+../rtl
                +incdir+../rtl/cci-if
                +incdir+../rtl/cci-mpf-if
                +incdir+../rtl/cci-mpf-prims
                +incdir+../rtl/cci-mpf-shims
                +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_edge
                +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_pwrite
                +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_vtp
                +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_wro
                +incdir+../../sw/include/opae/mpf
                ../rtl/cci-if/ccis_if_pkg.sv
                ../rtl/cci-if/ccis_if_funcs_pkg.sv
                ../rtl/cci-if/ccip_if_funcs_pkg.sv
                ../rtl/cci-mpf-if/cci_mpf_if_pkg.sv
                ../rtl/cci-if/cci_csr_if_pkg.sv
                ../rtl/cci-if/ccip_feature_list_pkg.sv
                ../rtl/cci_mpf_csrs_pkg.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv
                ../rtl/cci_mpf.sv
                ../rtl/cci_mpf_null.sv
                ../rtl/cci_mpf_pipe_std.sv
                ../rtl/cci-mpf-if/ccip_wires_to_mpf.sv
                ../rtl/cci-mpf-if/ccis_wires_to_mpf.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_heap.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_rob.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_semaphore_cam.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv
                ../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_null.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
                ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/CPU_interrupt_fsm.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/DeEx.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/ExMe.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPU.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUBuffers.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUCntrlReq_if.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUConfig_if.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUController.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUControllerConfigurationLoader.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUDRAM_if.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPURequestBuffer.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FPURequestController.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FeDe.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/InterruptController.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/MeWb.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/ReadBank.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/Single_RAM.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/WriteBank.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/alu.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/branch_jump.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/ccip_interface_reg.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/dff.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/execute.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/fetch.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/forwarding.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/mux3_1.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/regFile.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/regFile_bypass.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/writeback.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/cache_if.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache_ctrl.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_ctrl.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_system.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory/ram_block.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/cci_dma.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/fifo.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/hal.sv
        /filespace/c/chenke/RGBSetMeFree/project/hw/memory_map.sv

################# <-file/-f ends> ########################

Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/cae/apps/data/quartus-current/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccis_if_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccis_if_funcs_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccip_if_funcs_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_pkg.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./platform_afu_top_config.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if_macros.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh, 38
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*

Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/avalon_mem_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.
Back to file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_pkg.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccip_feature_list_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs_pkg.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../../sw/include/opae/mpf/cci_mpf_csrs.h'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs_pkg.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh, 10
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: cci_mpf_if_pkg::*


Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh, 11
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_funcs_pkg::*

Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_dbg.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh, 8
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: cci_csr_if_pkg::*


Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh, 9
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_feature_list_pkg::*

Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh, 35
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: cci_mpf_csrs_pkg::*

Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccip_wires_to_mpf.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccip_wires_to_mpf.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccis_wires_to_mpf.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccis_wires_to_mpf.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_heap.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_rob.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_semaphore_cam.sv'
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh, 8
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: cci_mpf_shim_pkg::*

Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_null.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_null.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv, 837
  No type is specified for wire 'tlb_lookup_rsp_rdy'. Default wire type is 
  being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing design file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/CPU_interrupt_fsm.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/DeEx.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/ExMe.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPU.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUBuffers.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUCntrlReq_if.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUConfig_if.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUController.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUControllerConfigurationLoader.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUDRAM_if.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPURequestBuffer.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FPURequestController.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FeDe.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/InterruptController.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/MeWb.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/ReadBank.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/Single_RAM.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/WriteBank.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'
Parsing included file '/filespace/c/chenke/opae/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./afu_json_info.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/mmio_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/dma_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv'.

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 134
  No type is specified for wire 'startFPU'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 142
  No type is specified for wire 'rst_n'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 145
  No type is specified for wire 'FeDataIn_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 146
  No type is specified for wire 'Fetx_done_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 147
  No type is specified for wire 'Ferd_valid_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 148
  No type is specified for wire 'FeDataOut_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 149
  No type is specified for wire 'FeAddrOut_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 150
  No type is specified for wire 'Feop_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 152
  No type is specified for wire 'MeDataIn_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 153
  No type is specified for wire 'Metx_done_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 154
  No type is specified for wire 'Merd_valid_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 155
  No type is specified for wire 'MeDataOut_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 156
  No type is specified for wire 'MeAddrOut_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 157
  No type is specified for wire 'Meop_host'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 169
  No type is specified for wire 'common_data_bus_write_out'. Default wire type
  is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 173
  No type is specified for wire 'op'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 174
  No type is specified for wire 'raw_address'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 175
  No type is specified for wire 'address_offset'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 176
  No type is specified for wire 'common_data_bus_read_in'. Default wire type 
  is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 258
  No type is specified for wire 'cpu_addr'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 261
  No type is specified for wire 'cpu_in'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/alu.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/branch_jump.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_interface_reg.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_interface_reg.sv, 37
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ccip_if_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_interface_reg.sv, 37
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf_default.vh'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf_default.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.vh'.
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/dma_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/mmio_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/sim/rtl/./afu_json_info.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/ccip_std_afu.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv'

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv, 112
  No type is specified for wire 'legal_en'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/dff.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/execute.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/fetch.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/forwarding.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/mux3_1.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/regFile.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/regFile_bypass.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/writeback.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cache_if.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache_ctrl.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv'

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 44
  No type is specified for wire 'go'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 45
  No type is specified for wire 'match'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 48
  No type is specified for wire 'wr_word0'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 49
  No type is specified for wire 'wr_word1'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 50
  No type is specified for wire 'wr_word2'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 51
  No type is specified for wire 'wr_word3'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 53
  No type is specified for wire 'wr_word4'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 54
  No type is specified for wire 'wr_word5'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 55
  No type is specified for wire 'wr_word6'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 56
  No type is specified for wire 'wr_word7'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 58
  No type is specified for wire 'wr_word8'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 59
  No type is specified for wire 'wr_word9'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 60
  No type is specified for wire 'wr_word10'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 61
  No type is specified for wire 'wr_word11'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 63
  No type is specified for wire 'wr_word12'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 64
  No type is specified for wire 'wr_word13'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 65
  No type is specified for wire 'wr_word14'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 66
  No type is specified for wire 'wr_word15'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 69
  No type is specified for wire 'wr_dirty'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 70
  No type is specified for wire 'wr_tag'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 71
  No type is specified for wire 'wr_valid'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 72
  No type is specified for wire 'dirty_in'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 96
  No type is specified for wire 'dirtybit'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/cpu_cache.sv, 97
  No type is specified for wire 'validbit'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv'

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 25
  No type is specified for wire 'go'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 26
  No type is specified for wire 'match'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 28
  No type is specified for wire 'wr_word0'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 29
  No type is specified for wire 'wr_word1'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 30
  No type is specified for wire 'wr_word2'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 31
  No type is specified for wire 'wr_word3'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 33
  No type is specified for wire 'wr_dirty'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 34
  No type is specified for wire 'wr_tag'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 35
  No type is specified for wire 'wr_valid'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 36
  No type is specified for wire 'dirty_in'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 45
  No type is specified for wire 'dirtybit'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_cache.sv, 46
  No type is specified for wire 'validbit'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_ctrl.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_system.sv'

Lint-[IWU] Implicit wire is used
/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_system.sv, 80
  No type is specified for wire 'cache_en'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory/ram_block.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_dma.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_dma.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf_default.vh'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/cci_mpf_app_conf_default.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/fifo.sv'
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/hal.sv'
Parsing included file '/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/hal.sv'.
Parsing included file '/filespace/c/chenke/RGBSetMeFree/project/hw/csr_mgr.vh'.
Back to file '/filespace/c/chenke/RGBSetMeFree/project/hw/hal.sv'.
Parsing design file '/filespace/c/chenke/RGBSetMeFree/project/hw/memory_map.sv'
CPU time: .628 seconds to compile
vcs  -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv ase_top work/ase_libs.so  -lrt -lpthread

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/comelab -nc -unielab -nc -verbose -lca -output vcs_elab.log -override_timescale 1ps/1ps -exe work/ase_simv -picarchive -debug 1 -uum   -ldlibs work/ase_libs.so -lrt -lpthread  -mxuumtop ase_top  -verilogcomp  -full64 -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv work/ase_libs.so -lrt -lpthread -uum   -elaboration_options /tmp/vcs_20210429064305_2248632/elaboptfile_2248632

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '2.6.69-15-amd64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mxllcflags= -Mxcflags= -pipe -fPIC -I/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/include \
-Mldflags=-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed \
-rdynamic  -Mout=work/ase_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/liberrorinf.so \
/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/libsnpsmalloc.so /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/libvfs.so \
/filespace/c/chenke/RGBSetMeFree/project/sim/work/ase_libs.so -lrt -lpthread " -Mexternalobj= \
-Msaverestoreobj=/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Mupdate -Mlib=work -Msyslibs=-ldl  -l vcs_elab.log -uum \
ase_top -mxunielab -uni_make -full64 -nc -V +vcs+lic+wait -full64 -Xcbug=0x1 -lca \
-j4 +vhdllib+work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv -uum \
-elaboration_options=/tmp/vcs_20210429064305_2248632/elaboptfile_2248632 -full64 \
-picarchive +vcsd +itf+/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcsdp.tab \
+cli+1 -debug=1 +memcbk +vpi -VHDLelab=-mxunielab -uni_make -nc -nc -verbose -lca \
-override_timescale 1ps/1ps -exe work/ase_simv -uum -elaboration_options /tmp/vcs_20210429064305_2248632/elaboptfile_2248632 \
-picarchive -debug 1  -gen_obj -f work/ase_simv.daidir/mxopt.db  
Info: Loading Package /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/packages/IEEE/lib/IEEE.STD_LOGIC_1164
Top Level Modules:
       ase_top
TimeScale is 1 ps / 1 ps

Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 142
  Implicit wire 'rst_n' does not have any driver, please make sure this is 
  intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 169
  Implicit wire 'common_data_bus_write_out' does not have any driver, please 
  make sure this is intended.


Warning-[IWNF] Implicit wire has no fanin
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 258
  Implicit wire 'cpu_addr' does not have any driver, please make sure this is 
  intended.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "FeDataIn_host" 
  of module "cpu", instance "iCPU".
  Expression: FeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "FeDataOut_host"
  of module "cpu", instance "iCPU".
  Expression: FeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 32-bit port "FeAddrOut_host" 
  of module "cpu", instance "iCPU".
  Expression: FeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 2-bit port "Feop_host" of 
  module "cpu", instance "iCPU".
  Expression: Feop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "MeDataIn_host" 
  of module "cpu", instance "iCPU".
  Expression: MeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 512-bit port "MeDataOut_host"
  of module "cpu", instance "iCPU".
  Expression: MeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 32-bit port "MeAddrOut_host" 
  of module "cpu", instance "iCPU".
  Expression: MeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 141
"cpu iCPU( .clk (clk),  .rst_n (rst_n),  .INT (INT),  .INT_INSTR (INT_INSTR),  .ACK (ACK),  .FeDataIn_host (FeDataIn_host),  .Fetx_done_host (Fetx_done_host),  .Ferd_valid_host (Ferd_valid_host),  .FeDataOut_host (FeDataOut_host),  .FeAddrOut_host (FeAddrOut_host),  .Feop_host (Feop_host),  .MeDataIn_host (MeDataIn_host),  .Metx_done_host (Metx_done_host),  .Merd_valid_host (Merd_valid_host),  .MeDataOut_host (MeDataOut_host),  .MeAddrOut_host (MeAddrOut_host),  .Meop_host (Meop_host),  .startFPU (startFPU));"
  The following 1-bit expression is connected to 2-bit port "Meop_host" of 
  module "cpu", instance "iCPU".
  Expression: Meop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/cpu.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 165
"fpu_dma_ctrl iFPUDMA( .clk (clk),  .rst_n ((~rst)),  .dram_if (afu.dram_if.DRAM),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_write_out" of module "fpu_dma_ctrl", instance "iFPUDMA".
  Expression: common_data_bus_write_out
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 165
"fpu_dma_ctrl iFPUDMA( .clk (clk),  .rst_n ((~rst)),  .dram_if (afu.dram_if.DRAM),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 2-bit port "op" of module 
  "fpu_dma_ctrl", instance "iFPUDMA".
  Expression: op
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 165
"fpu_dma_ctrl iFPUDMA( .clk (clk),  .rst_n ((~rst)),  .dram_if (afu.dram_if.DRAM),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 32-bit port "raw_address" of 
  module "fpu_dma_ctrl", instance "iFPUDMA".
  Expression: raw_address
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 165
"fpu_dma_ctrl iFPUDMA( .clk (clk),  .rst_n ((~rst)),  .dram_if (afu.dram_if.DRAM),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 32-bit port "address_offset" 
  of module "fpu_dma_ctrl", instance "iFPUDMA".
  Expression: address_offset
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 165
"fpu_dma_ctrl iFPUDMA( .clk (clk),  .rst_n ((~rst)),  .dram_if (afu.dram_if.DRAM),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_read_in" of module "fpu_dma_ctrl", instance "iFPUDMA".
  Expression: common_data_bus_read_in
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_dma_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 179
"fpu_mmio_ctrl iFPUMMIO( .clk (clk),  .rst_n (rst_n),  .mapped_data_request (mapped_data_request),  .mapped_address (mapped_address),  .mapped_data (mapped_data),  .mapped_data_valid (mapped_data_valid),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_write_out" of module "fpu_mmio_ctrl", instance "iFPUMMIO".
  Expression: common_data_bus_write_out
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 179
"fpu_mmio_ctrl iFPUMMIO( .clk (clk),  .rst_n (rst_n),  .mapped_data_request (mapped_data_request),  .mapped_address (mapped_address),  .mapped_data (mapped_data),  .mapped_data_valid (mapped_data_valid),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 2-bit port "op" of module 
  "fpu_mmio_ctrl", instance "iFPUMMIO".
  Expression: op
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 179
"fpu_mmio_ctrl iFPUMMIO( .clk (clk),  .rst_n (rst_n),  .mapped_data_request (mapped_data_request),  .mapped_address (mapped_address),  .mapped_data (mapped_data),  .mapped_data_valid (mapped_data_valid),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 32-bit port "raw_address" of 
  module "fpu_mmio_ctrl", instance "iFPUMMIO".
  Expression: raw_address
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 179
"fpu_mmio_ctrl iFPUMMIO( .clk (clk),  .rst_n (rst_n),  .mapped_data_request (mapped_data_request),  .mapped_address (mapped_address),  .mapped_data (mapped_data),  .mapped_data_valid (mapped_data_valid),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 32-bit port "address_offset" 
  of module "fpu_mmio_ctrl", instance "iFPUMMIO".
  Expression: address_offset
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 179
"fpu_mmio_ctrl iFPUMMIO( .clk (clk),  .rst_n (rst_n),  .mapped_data_request (mapped_data_request),  .mapped_address (mapped_address),  .mapped_data (mapped_data),  .mapped_data_valid (mapped_data_valid),  .common_data_bus_write_out (common_data_bus_write_out),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (op),  .raw_address (raw_address),  .address_offset (address_offset),  .common_data_bus_read_in (common_data_bus_read_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_read_in" of module "fpu_mmio_ctrl", instance "iFPUMMIO".
  Expression: common_data_bus_read_in
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/fpu_mmio_ctrl.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 2-bit port "op_src1" of 
  module "mem_arbiter", instance "iARBITER".
  Expression: Feop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 32-bit port 
  "raw_address_src1" of module "mem_arbiter", instance "iARBITER".
  Expression: FeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_read_in_src1" of module "mem_arbiter", instance "iARBITER".
  Expression: FeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_write_out_src1" of module "mem_arbiter", instance 
  "iARBITER".
  Expression: FeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 2-bit port "op_src2" of 
  module "mem_arbiter", instance "iARBITER".
  Expression: Meop_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 32-bit port 
  "raw_address_src2" of module "mem_arbiter", instance "iARBITER".
  Expression: MeAddrOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_read_in_src2" of module "mem_arbiter", instance "iARBITER".
  Expression: MeDataOut_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_write_out_src2" of module "mem_arbiter", instance 
  "iARBITER".
  Expression: MeDataIn_host
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 198
"mem_arbiter iARBITER( .clk (clk),  .rst_n ((~rst)),  .op_src1 (Feop_host),  .raw_address_src1 (FeAddrOut_host),  .common_data_bus_read_in_src1 (FeDataOut_host),  .common_data_bus_write_out_src1 (FeDataIn_host),  .tx_done_src1 (Fetx_done_host),  .rd_valid_src1 (Ferd_valid_host),  .op_src2 (Meop_host),  .raw_address_src2 (MeAddrOut_host),  .common_data_bus_read_in_src2 (MeDataOut_host),  .common_data_bus_write_out_src2 (MeDataIn_host),  .tx_done_src2 (Metx_done_host),  .rd_valid_src2 (Merd_valid_host),  .common_data_bus_write_out (dma.wr_data),  .tx_done (tx_done),  .rd_valid (rd_valid),  .op (mem_op),  .raw_address (DMA_Addr),  .common_data_bus_read_in (DMA_Data_in));"
  The following 64-bit expression is connected to 32-bit port "raw_address" of
  module "mem_arbiter", instance "iARBITER".
  Expression: DMA_Addr
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_arbiter.sv", 4
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 251
"mem_ctrl iMEM( .clk (clk),  .rst_n ((~rst)),  .host_init (go),  .host_rd_ready ((~dma.empty)),  .host_wr_ready ((~dma.full)),  .op (mem_op),  .raw_address (cpu_addr),  .address_offset (wr_addr),  .common_data_bus_read_in (DMA_Data_in),  .common_data_bus_write_out (cpu_in),  .host_data_bus_read_in (dma.rd_data),  .host_data_bus_write_out (dma.wr_data),  .corrected_address (final_addr),  .ready (ready),  .tx_done (tx_done),  .rd_valid (rd_valid),  .host_re (local_dma_re),  .host_we (local_dma_we),  .host_rgo (rd_go),  .host_wgo (wr_go));"
  The following 1-bit expression is connected to 64-bit port "raw_address" of 
  module "mem_ctrl", instance "iMEM".
  Expression: cpu_addr
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_ctrl.sv", 14
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/afu.sv, 251
"mem_ctrl iMEM( .clk (clk),  .rst_n ((~rst)),  .host_init (go),  .host_rd_ready ((~dma.empty)),  .host_wr_ready ((~dma.full)),  .op (mem_op),  .raw_address (cpu_addr),  .address_offset (wr_addr),  .common_data_bus_read_in (DMA_Data_in),  .common_data_bus_write_out (cpu_in),  .host_data_bus_read_in (dma.rd_data),  .host_data_bus_write_out (dma.wr_data),  .corrected_address (final_addr),  .ready (ready),  .tx_done (tx_done),  .rd_valid (rd_valid),  .host_re (local_dma_re),  .host_we (local_dma_we),  .host_rgo (rd_go),  .host_wgo (wr_go));"
  The following 1-bit expression is connected to 512-bit port 
  "common_data_bus_write_out" of module "mem_ctrl", instance "iMEM".
  Expression: cpu_in
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/memory/mem_ctrl.sv", 14
  Use +lint=PCWM for more details.


Warning-[CWUC] Concatenations with unsized constants
/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv, 240
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
/filespace/c/chenke/RGBSetMeFree/project/hw/decode.sv, 255
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[0].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[0], col1[0], col2[0], col0[(0 + 1)], col1[(0 + 1)], col2[(0 + 1)], col0[(0 + 2)], col1[(0 + 2)], col2[(0 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[0]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[0].fmac".
  Expression: { << 8 {col0[0], col1[0], col2[0], col0[(0 + 1)], col1[(0 + 1)],
  col2[(0 + 1)], col0[(0 + 2)], col1[(0 + 2)], col2[(0 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[1].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[1], col1[1], col2[1], col0[(1 + 1)], col1[(1 + 1)], col2[(1 + 1)], col0[(1 + 2)], col1[(1 + 2)], col2[(1 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[1]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[1].fmac".
  Expression: { << 8 {col0[1], col1[1], col2[1], col0[(1 + 1)], col1[(1 + 1)],
  col2[(1 + 1)], col0[(1 + 2)], col1[(1 + 2)], col2[(1 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[2].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[2], col1[2], col2[2], col0[(2 + 1)], col1[(2 + 1)], col2[(2 + 1)], col0[(2 + 2)], col1[(2 + 2)], col2[(2 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[2]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[2].fmac".
  Expression: { << 8 {col0[2], col1[2], col2[2], col0[(2 + 1)], col1[(2 + 1)],
  col2[(2 + 1)], col0[(2 + 2)], col1[(2 + 2)], col2[(2 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[3].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[3], col1[3], col2[3], col0[(3 + 1)], col1[(3 + 1)], col2[(3 + 1)], col0[(3 + 2)], col1[(3 + 2)], col2[(3 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[3]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[3].fmac".
  Expression: { << 8 {col0[3], col1[3], col2[3], col0[(3 + 1)], col1[(3 + 1)],
  col2[(3 + 1)], col0[(3 + 2)], col1[(3 + 2)], col2[(3 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[4].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[4], col1[4], col2[4], col0[(4 + 1)], col1[(4 + 1)], col2[(4 + 1)], col0[(4 + 2)], col1[(4 + 2)], col2[(4 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[4]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[4].fmac".
  Expression: { << 8 {col0[4], col1[4], col2[4], col0[(4 + 1)], col1[(4 + 1)],
  col2[(4 + 1)], col0[(4 + 2)], col1[(4 + 2)], col2[(4 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[5].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[5], col1[5], col2[5], col0[(5 + 1)], col1[(5 + 1)], col2[(5 + 1)], col0[(5 + 2)], col1[(5 + 2)], col2[(5 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[5]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[5].fmac".
  Expression: { << 8 {col0[5], col1[5], col2[5], col0[(5 + 1)], col1[(5 + 1)],
  col2[(5 + 1)], col0[(5 + 2)], col1[(5 + 2)], col2[(5 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[6].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[6], col1[6], col2[6], col0[(6 + 1)], col1[(6 + 1)], col2[(6 + 1)], col0[(6 + 2)], col1[(6 + 2)], col2[(6 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[6]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[6].fmac".
  Expression: { << 8 {col0[6], col1[6], col2[6], col0[(6 + 1)], col1[(6 + 1)],
  col2[(6 + 1)], col0[(6 + 2)], col1[(6 + 2)], col2[(6 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
/filespace/c/chenke/RGBSetMeFree/project/hw/FPUMAC.sv, 14
" FilterMAC genblk1[7].fmac( .clk (clk),  .rst_n (rst_n),  .array0 ({ << 8 {col0[7], col1[7], col2[7], col0[(7 + 1)], col1[(7 + 1)], col2[(7 + 1)], col0[(7 + 2)], col1[(7 + 2)], col2[(7 + 2)]}}),  .array1 (filter),  .result_pixel (result_pixels[7]));"
  The following 72-bit expression is connected to 8-bit port "array0" of 
  module "FilterMAC", instance "genblk1[7].fmac".
  Expression: { << 8 {col0[7], col1[7], col2[7], col0[(7 + 1)], col1[(7 + 1)],
  col2[(7 + 1)], col0[(7 + 2)], col1[(7 + 2)], col2[(7 + 2)]}}
  Instantiated module defined at: 
  "/filespace/c/chenke/RGBSetMeFree/project/hw/FilterMAC.sv", 1
  Use +lint=PCWM for more details.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv, 403
"cci_mpf_if_pkg::cci_mpf_c0Rx_isEOP"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv, 406
"cci_mpf_if_pkg::cci_c1Rx_isWriteRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv, 319
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 456
"cci_mpf_if_pkg::cci_c0Rx_isValid"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 457
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 479
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 489
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported SystemVerilog construct
/filespace/c/chenke/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 248
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

81 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
  /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/bin/vcselab -o work/ase_simv -nobanner +vcs+lic+wait 
make[1]: Entering directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
make[1]: Leaving directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20210429064305_2248632 product \
)
make[1]: Entering directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../work/ase_simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../work/ase_simv ]; then chmod a-x ../work/ase_simv; fi
g++  -o ../work/ase_simv -no-pie  -Wl,--no-as-needed    -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath='$ORIGIN'/ase_simv.daidir -Wl,-rpath=./ase_simv.daidir -Wl,-rpath=/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib -L/cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib -Wl,-rpath-link=./     _2249777_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lnuma -lerrorinf -lsnpsmalloc -lvfs ase_libs.so -lrt -lpthread    -lvcsnew -lsimprofile -lvirsim -luclinative /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../work/ase_simv.daidir/vc_hdrs.o    /cae/apps/data/synopsys-2020/vcs/Q-2020.03-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../work/ase_simv up to date
make[1]: Leaving directory '/filespace/c/chenke/RGBSetMeFree/project/sim/csrc'
