Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov 21 10:19:23 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.126        0.000                      0                  152        0.254        0.000                      0                  152        1.275        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.775}        3.550           281.690         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.126        0.000                      0                  152        0.254        0.000                      0                  152        1.275        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.911ns (61.193%)  route 1.212ns (38.807%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.555 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.510     6.233    segment/count_reg[3]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.933 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    segment/count_reg[0]_i_2_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  segment/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.047    segment/count_reg[4]_i_1__0_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  segment/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    segment/count_reg[8]_i_1__0_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  segment/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    segment/count_reg[12]_i_1__0_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  segment/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    segment/count_reg[16]_i_1__0_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  segment/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    segment/count_reg[20]_i_1__0_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.725 r  segment/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.702     8.427    segment/count_reg[24]_i_1__0_n_7
    SLICE_X3Y134         FDRE                                         r  segment/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583     8.555    segment/CLK
    SLICE_X3Y134         FDRE                                         r  segment/count_reg[24]/C
                         clock pessimism              0.275     8.830    
                         clock uncertainty           -0.035     8.795    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)       -0.242     8.553    segment/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 2.137ns (68.175%)  route 0.998ns (31.825%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.557 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.510     6.233    segment/count_reg[3]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.933 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    segment/count_reg[0]_i_2_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  segment/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.047    segment/count_reg[4]_i_1__0_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  segment/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    segment/count_reg[8]_i_1__0_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  segment/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    segment/count_reg[12]_i_1__0_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  segment/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    segment/count_reg[16]_i_1__0_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  segment/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    segment/count_reg[20]_i_1__0_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  segment/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.617    segment/count_reg[24]_i_1__0_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.951 r  segment/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.488     8.439    segment/count_reg[28]_i_1__0_n_6
    SLICE_X3Y137         FDRE                                         r  segment/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.585     8.557    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/count_reg[29]/C
                         clock pessimism              0.275     8.832    
                         clock uncertainty           -0.035     8.797    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.219     8.578    segment/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 2.116ns (68.849%)  route 0.957ns (31.151%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.557 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.510     6.233    segment/count_reg[3]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.933 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    segment/count_reg[0]_i_2_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  segment/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.047    segment/count_reg[4]_i_1__0_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  segment/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    segment/count_reg[8]_i_1__0_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  segment/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    segment/count_reg[12]_i_1__0_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  segment/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    segment/count_reg[16]_i_1__0_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  segment/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    segment/count_reg[20]_i_1__0_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  segment/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.617    segment/count_reg[24]_i_1__0_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.930 r  segment/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.448     8.378    segment/count_reg[28]_i_1__0_n_4
    SLICE_X3Y137         FDRE                                         r  segment/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.585     8.557    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/count_reg[31]/C
                         clock pessimism              0.275     8.832    
                         clock uncertainty           -0.035     8.797    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.275     8.522    segment/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[10]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[13]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[15]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[26]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[27]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.321%)  route 2.191ns (75.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.556 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.703     8.199    segment/seg_an
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.584     8.556    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/count_reg[7]/C
                         clock pessimism              0.275     8.831    
                         clock uncertainty           -0.035     8.796    
    SLICE_X0Y136         FDRE (Setup_fdre_C_R)       -0.429     8.367    segment/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 segment/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.550ns  (sys_clk_pin rise@3.550ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.704ns (25.677%)  route 2.038ns (74.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.555 - 3.550 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.702     5.304    segment/CLK
    SLICE_X0Y134         FDRE                                         r  segment/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  segment/count_reg[4]/Q
                         net (fo=2, routed)           0.682     6.442    segment/count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  segment/count[0]_i_4__0/O
                         net (fo=1, routed)           0.806     7.372    segment/count[0]_i_4__0_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  segment/count[0]_i_1__0/O
                         net (fo=33, routed)          0.550     8.046    segment/seg_an
    SLICE_X2Y134         FDRE                                         r  segment/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.550     3.550 r  
    E3                                                0.000     3.550 r  clk (IN)
                         net (fo=0)                   0.000     3.550    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.881    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.972 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583     8.555    segment/CLK
    SLICE_X2Y134         FDRE                                         r  segment/count_reg[25]/C
                         clock pessimism              0.275     8.830    
                         clock uncertainty           -0.035     8.795    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.271    segment/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 m/r1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/r2/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.617%)  route 0.174ns (48.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.514    m/r1/CLK
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m/r1/dout_reg[1]/Q
                         net (fo=2, routed)           0.174     1.830    m/r2/Q[1]
    SLICE_X1Y136         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  m/r2/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    m/r2/p_1_in[4]
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.092     1.620    m/r2/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            segment/seg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.748%)  route 0.177ns (48.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           0.177     1.832    m/r2/seg_an_OBUF
    SLICE_X1Y135         LUT3 (Prop_lut3_I1_O)        0.049     1.881 r  m/r2/seg_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    segment/D[2]
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[2]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.107     1.620    segment/seg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    m/c/CLK
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  m/c/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.775    m/c/count_reg[11]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  m/c/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    m/c/count_reg[8]_i_1_n_4
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.029    m/c/CLK
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105     1.618    m/c/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.514    m/c/CLK
    SLICE_X5Y138         FDRE                                         r  m/c/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m/c/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.776    m/c/count_reg[15]
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  m/c/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    m/c/count_reg[12]_i_1_n_4
    SLICE_X5Y138         FDRE                                         r  m/c/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/c/CLK
    SLICE_X5Y138         FDRE                                         r  m/c/count_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.105     1.619    m/c/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  m/c/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.774    m/c/count_reg[7]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  m/c/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    m/c/count_reg[4]_i_1_n_4
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.028    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[7]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.617    m/c/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.596     1.515    m/c/CLK
    SLICE_X5Y141         FDRE                                         r  m/c/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  m/c/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.777    m/c/count_reg[27]
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  m/c/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    m/c/count_reg[24]_i_1_n_4
    SLICE_X5Y141         FDRE                                         r  m/c/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.032    m/c/CLK
    SLICE_X5Y141         FDRE                                         r  m/c/count_reg[27]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.105     1.620    m/c/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.514    m/c/CLK
    SLICE_X5Y139         FDRE                                         r  m/c/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m/c/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.776    m/c/count_reg[19]
    SLICE_X5Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  m/c/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    m/c/count_reg[16]_i_1_n_4
    SLICE_X5Y139         FDRE                                         r  m/c/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/c/CLK
    SLICE_X5Y139         FDRE                                         r  m/c/count_reg[19]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.105     1.619    m/c/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  m/c/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    m/c/count_reg[3]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  m/c/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.882    m/c/count_reg[0]_i_3_n_4
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.028    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[3]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105     1.617    m/c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.596     1.515    m/c/CLK
    SLICE_X5Y140         FDRE                                         r  m/c/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  m/c/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.777    m/c/count_reg[23]
    SLICE_X5Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  m/c/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    m/c/count_reg[20]_i_1_n_4
    SLICE_X5Y140         FDRE                                         r  m/c/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.032    m/c/CLK
    SLICE_X5Y140         FDRE                                         r  m/c/count_reg[23]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y140         FDRE (Hold_fdre_C_D)         0.105     1.620    m/c/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m/c/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            m/c/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.596     1.515    m/c/CLK
    SLICE_X5Y142         FDRE                                         r  m/c/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  m/c/count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.777    m/c/count_reg[31]
    SLICE_X5Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  m/c/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    m/c/count_reg[28]_i_1_n_4
    SLICE_X5Y142         FDRE                                         r  m/c/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.032    m/c/CLK
    SLICE_X5Y142         FDRE                                         r  m/c/count_reg[31]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.105     1.620    m/c/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.775 }
Period(ns):         3.550
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.550       1.395      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y135    m/c/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y137    m/c/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y137    m/c/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y138    m/c/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y138    m/c/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y138    m/c/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.550       2.550      SLICE_X5Y138    m/c/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y135    m/c/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y135    m/c/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X2Y138    m/c/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y135    m/c/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y135    m/c/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.775       1.275      SLICE_X5Y137    m/c/count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.026ns (67.870%)  route 1.906ns (32.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/seg_data_reg[1]/Q
                         net (fo=1, routed)           1.906     7.668    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    11.238 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.238    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 4.029ns (68.341%)  route 1.866ns (31.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/seg_data_reg[0]/Q
                         net (fo=1, routed)           1.866     7.629    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    11.202 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.202    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 4.162ns (71.304%)  route 1.675ns (28.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  segment/seg_data_reg[2]/Q
                         net (fo=1, routed)           1.675     7.400    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    11.143 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.143    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 4.161ns (71.330%)  route 1.673ns (28.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           1.673     7.398    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    11.140 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.140    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_an
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 4.003ns (70.323%)  route 1.689ns (29.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           1.689     7.452    seg_an_OBUF
    B17                  OBUF (Prop_obuf_I_O)         3.547    10.999 r  seg_an_OBUF_inst/O
                         net (fo=0)                   0.000    10.999    seg_an
    B17                                                               r  seg_an (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_an
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.389ns (79.673%)  route 0.354ns (20.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           0.354     2.009    seg_an_OBUF
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.256 r  seg_an_OBUF_inst/O
                         net (fo=0)                   0.000     3.256    seg_an
    B17                                                               r  seg_an (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.450ns (81.869%)  route 0.321ns (18.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  segment/seg_data_reg[2]/Q
                         net (fo=1, routed)           0.321     1.962    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.322     3.284 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.284    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.450ns (81.524%)  route 0.329ns (18.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           0.329     1.970    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.322     3.292 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.292    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.415ns (77.679%)  route 0.406ns (22.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_data_reg[0]/Q
                         net (fo=1, routed)           0.406     2.061    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.274     3.334 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.334    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.411ns (77.113%)  route 0.419ns (22.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_data_reg[1]/Q
                         net (fo=1, routed)           0.419     2.073    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.270     3.344 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.344    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.595ns (30.199%)  route 3.687ns (69.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.445     5.282    m/c/count[0]_i_2_n_0
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.595ns (30.199%)  route 3.687ns (69.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.445     5.282    m/c/count[0]_i_2_n_0
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.595ns (30.199%)  route 3.687ns (69.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.445     5.282    m/c/count[0]_i_2_n_0
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.595ns (30.199%)  route 3.687ns (69.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.445     5.282    m/c/count[0]_i_2_n_0
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y135         FDRE                                         r  m/c/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.595ns (31.020%)  route 3.547ns (68.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.305     5.142    m/c/count[0]_i_2_n_0
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.595ns (31.020%)  route 3.547ns (68.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.305     5.142    m/c/count[0]_i_2_n_0
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.595ns (31.020%)  route 3.547ns (68.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.305     5.142    m/c/count[0]_i_2_n_0
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.595ns (31.020%)  route 3.547ns (68.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.305     5.142    m/c/count[0]_i_2_n_0
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582     5.004    m/c/CLK
    SLICE_X5Y136         FDRE                                         r  m/c/count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.595ns (31.951%)  route 3.397ns (68.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.155     4.992    m/c/count[0]_i_2_n_0
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583     5.005    m/c/CLK
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/c/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.595ns (31.951%)  route 3.397ns (68.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=14, routed)          2.242     3.713    m/c/rst_IBUF
    SLICE_X3Y138         LUT1 (Prop_lut1_I0_O)        0.124     3.837 r  m/c/count[0]_i_2/O
                         net (fo=32, routed)          1.155     4.992    m/c/count[0]_i_2_n_0
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583     5.005    m/c/CLK
    SLICE_X5Y137         FDRE                                         r  m/c/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            m/r1/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.264ns (37.466%)  route 0.440ns (62.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    F13                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           0.440     0.704    m/r1/dout_reg[2]_0[1]
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.032    m/r1/CLK
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[1]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            m/r1/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.243ns (32.063%)  route 0.514ns (67.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           0.514     0.757    m/r1/dout_reg[2]_0[2]
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.032    m/r1/CLK
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[2]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            m/r1/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.259ns (33.730%)  route 0.509ns (66.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           0.509     0.768    m/r1/dout_reg[2]_0[0]
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.032    m/r1/CLK
    SLICE_X1Y137         FDRE                                         r  m/r1/dout_reg[0]/C

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            m/r2/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.276ns (33.088%)  route 0.558ns (66.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.558     0.786    m/r2/b_IBUF[2]
    SLICE_X3Y136         LUT3 (Prop_lut3_I2_O)        0.048     0.834 r  m/r2/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.834    m/r2/p_1_in[2]
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.239ns (28.475%)  route 0.600ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.600     0.839    m/r2/rst_IBUF
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.239ns (28.475%)  route 0.600ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.600     0.839    m/r2/rst_IBUF
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.239ns (28.475%)  route 0.600ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.600     0.839    m/r2/rst_IBUF
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.239ns (28.475%)  route 0.600ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.600     0.839    m/r2/rst_IBUF
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X1Y136         FDRE                                         r  m/r2/dout_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.239ns (26.233%)  route 0.672ns (73.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.672     0.911    m/r2/rst_IBUF
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/r2/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.775ns period=3.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.239ns (26.233%)  route 0.672ns (73.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=14, routed)          0.672     0.911    m/r2/rst_IBUF
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.031    m/r2/CLK
    SLICE_X3Y136         FDRE                                         r  m/r2/dout_reg[1]/C





