
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   18.33 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.33    0.03   18.36 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.57 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.57 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   18.86 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.27    0.00   18.86 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   19.12 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.29    0.00   19.13 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   19.40 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.40 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   19.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.50    0.00   19.82 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.26    0.18   20.01 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.26    0.00   20.01 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.09   21.10 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.12    0.00   21.10 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   21.72 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.12    0.00   21.72 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.21 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.11   clock uncertainty
                          0.00   31.11   clock reconvergence pessimism
                         -0.15   30.97   library setup time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                -21.72   data arrival time
-----------------------------------------------------------------------------
                                  9.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   18.33 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.33    0.03   18.36 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.57 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.57 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   18.86 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.27    0.00   18.86 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   19.12 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.29    0.00   19.13 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   19.40 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.40 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   19.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.50    0.00   19.82 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.17   20.00 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.25    0.00   20.00 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.13    1.10   21.09 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.13    0.00   21.09 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   21.71 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.12    0.00   21.71 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.22 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.14   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.71   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   20.52 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.24    0.00   20.52 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.21   20.74 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.25    0.00   20.74 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.57   21.31 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.12    0.00   21.31 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.31   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.31   data arrival time
-----------------------------------------------------------------------------
                                  9.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   20.50 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.21    0.00   20.50 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.21   20.71 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.25    0.00   20.71 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.58   21.29 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.13    0.00   21.29 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.29   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.13   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.29   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.00   20.12 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   20.49 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.49 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.64 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.16    0.00   20.64 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.60   21.25 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.17    0.00   21.25 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.22 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.15   30.96   library setup time
                                 30.96   data required time
-----------------------------------------------------------------------------
                                 30.96   data required time
                                -21.25   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   20.50 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.21    0.00   20.50 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.17   20.67 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.19    0.00   20.67 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.23 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.10    0.00   21.23 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.23   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.00   20.12 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   20.49 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.49 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.15   20.64 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.17    0.00   20.64 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   21.21 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.11    0.00   21.21 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.22 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.15   30.96   library setup time
                                 30.96   data required time
-----------------------------------------------------------------------------
                                 30.96   data required time
                                -21.21   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.00   20.12 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   20.49 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.49 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.18   20.67 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.21    0.00   20.67 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.24 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.10    0.00   21.24 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.22 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.24   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   20.52 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.24    0.00   20.52 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   20.67 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.15    0.00   20.67 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.22 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.10    0.00   21.22 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.22   data arrival time
-----------------------------------------------------------------------------
                                  9.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   20.52 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.24    0.00   20.52 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.68 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.16    0.00   20.68 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   21.24 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.11    0.00   21.24 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.12   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.24   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   20.50 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.21    0.00   20.50 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.16   20.66 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.17    0.00   20.66 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.21 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.09    0.00   21.21 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.21   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   20.52 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.24    0.00   20.52 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.16   20.68 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.16    0.00   20.68 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.23 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.09    0.00   21.23 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.12   31.01   library setup time
                                 31.01   data required time
-----------------------------------------------------------------------------
                                 31.01   data required time
                                -21.23   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.13 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   20.50 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.21    0.00   20.50 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.16   20.66 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.17    0.00   20.66 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.20 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.09    0.00   21.20 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   31.22 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.14   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -21.20   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   20.80 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.80 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   21.07 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.08    0.00   21.07 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   21.21 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.07    0.00   21.21 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.21   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   20.80 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.80 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   21.08 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.09    0.00   21.08 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   21.22 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.08    0.00   21.22 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.13   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.22   data arrival time
-----------------------------------------------------------------------------
                                  9.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.00   20.12 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   20.49 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.49 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.64 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.16    0.00   20.64 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.20 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.10    0.00   21.20 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.22 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.20   data arrival time
-----------------------------------------------------------------------------
                                  9.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   20.80 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.80 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.26   21.07 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.09    0.00   21.07 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.19 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.06    0.00   21.19 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.19   data arrival time
-----------------------------------------------------------------------------
                                  9.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   20.80 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.80 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.27   21.07 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.08    0.00   21.07 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.20 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.06    0.00   21.20 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.13   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.20   data arrival time
-----------------------------------------------------------------------------
                                  9.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   20.79 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.79 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   21.06 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.08    0.00   21.06 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.18 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.06    0.00   21.18 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.18   data arrival time
-----------------------------------------------------------------------------
                                  9.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   20.79 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.79 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   21.05 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.08    0.00   21.05 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.18 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.06    0.00   21.18 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.13   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -21.18   data arrival time
-----------------------------------------------------------------------------
                                  9.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   20.79 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.79 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.27   21.06 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.08    0.00   21.06 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   21.19 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.07    0.00   21.19 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.13   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.19   data arrival time
-----------------------------------------------------------------------------
                                  9.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   20.79 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.79 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   21.05 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.08    0.00   21.05 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.18 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.06    0.00   21.18 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.13   31.00   library setup time
                                 31.00   data required time
-----------------------------------------------------------------------------
                                 31.00   data required time
                                -21.18   data arrival time
-----------------------------------------------------------------------------
                                  9.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.33    0.00   20.50 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.85 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.36    0.00   20.85 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.08   20.92 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.16    0.00   20.92 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.16   30.96   library setup time
                                 30.96   data required time
-----------------------------------------------------------------------------
                                 30.96   data required time
                                -20.92   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   20.12 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.40    0.01   20.12 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.24   20.36 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.23    0.00   20.36 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   20.93 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.10    0.00   20.93 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.21 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.11   clock uncertainty
                          0.00   31.11   clock reconvergence pessimism
                         -0.15   30.96   library setup time
                                 30.96   data required time
-----------------------------------------------------------------------------
                                 30.96   data required time
                                -20.93   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.33    0.00   20.50 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.85 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.36    0.00   20.85 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.17    0.08   20.93 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.17    0.00   20.93 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.16   30.97   library setup time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                -20.93   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.33    0.00   20.50 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.85 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.36    0.00   20.85 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.92 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.16    0.00   20.92 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.97   library setup time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                -20.92   data arrival time
-----------------------------------------------------------------------------
                                 10.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   20.48 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.37    0.00   20.48 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   20.83 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.38    0.00   20.83 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.90 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.16    0.00   20.90 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   31.22 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.22 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.15   30.96   library setup time
                                 30.96   data required time
-----------------------------------------------------------------------------
                                 30.96   data required time
                                -20.90   data arrival time
-----------------------------------------------------------------------------
                                 10.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   20.48 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.37    0.00   20.48 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   20.83 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.38    0.00   20.83 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.91 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.16    0.00   20.91 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -20.91   data arrival time
-----------------------------------------------------------------------------
                                 10.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   20.48 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.37    0.00   20.48 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   20.83 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.38    0.00   20.83 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.90 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.16    0.00   20.90 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.15   30.98   library setup time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                -20.90   data arrival time
-----------------------------------------------------------------------------
                                 10.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.23   20.33 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.13    0.00   20.33 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.30   20.62 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.32    0.00   20.62 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.12   20.74 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.17    0.00   20.74 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.17   20.91 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.20    0.00   20.91 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.14   30.99   library setup time
                                 30.99   data required time
-----------------------------------------------------------------------------
                                 30.99   data required time
                                -20.91   data arrival time
-----------------------------------------------------------------------------
                                 10.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.34    0.00   20.51 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   20.77 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.08    0.00   20.77 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   20.90 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.07    0.00   20.90 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.12   31.01   library setup time
                                 31.01   data required time
-----------------------------------------------------------------------------
                                 31.01   data required time
                                -20.90   data arrival time
-----------------------------------------------------------------------------
                                 10.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.21    0.03   18.32 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   18.58 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.58 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   19.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   20.09 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.56    0.00   20.09 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   20.50 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.33    0.00   20.50 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.85 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.36    0.00   20.85 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.85   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.23 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.13   clock uncertainty
                          0.00   31.13   clock reconvergence pessimism
                         -0.16   30.97   library setup time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                -20.85   data arrival time
-----------------------------------------------------------------------------
                                 10.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   18.33 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.33    0.03   18.36 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.57 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.57 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   18.86 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.27    0.00   18.86 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   19.12 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.29    0.00   19.13 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   19.40 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.40 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   19.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.50    0.00   19.82 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.17   20.00 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.25    0.00   20.00 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.67   20.66 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.12    0.00   20.66 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.94 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.94 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   30.69 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02   30.70 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   31.03 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   31.04 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   31.21 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.22 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.12   clock uncertainty
                          0.00   31.12   clock reconvergence pessimism
                         -0.15   30.97   library setup time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                -20.66   data arrival time
-----------------------------------------------------------------------------
                                 10.30   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.31 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.81    0.95    8.25 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  0.81    0.03    8.29 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.58 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.29    0.01    8.59 ^ wbs_dat_o[5] (out)
                                  8.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                 17.34   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.70    0.89    8.21 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  0.70    0.02    8.23 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.52 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.29    0.01    8.53 ^ wbs_dat_o[12] (out)
                                  8.53   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                 17.40   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.71    0.89    8.19 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  0.71    0.02    8.22 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.51 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.29    0.01    8.52 ^ wbs_dat_o[13] (out)
                                  8.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.52   data arrival time
-----------------------------------------------------------------------------
                                 17.41   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.62    0.84    8.16 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.63    0.02    8.18 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.48 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.29    0.01    8.48 ^ wbs_dat_o[7] (out)
                                  8.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.48   data arrival time
-----------------------------------------------------------------------------
                                 17.45   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.31 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.56    0.80    8.11 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.56    0.01    8.12 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.41 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.29    0.01    8.42 ^ wbs_dat_o[9] (out)
                                  8.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 17.51   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.54    0.79    8.11 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.54    0.01    8.13 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.42 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.29    0.01    8.42 ^ wbs_dat_o[15] (out)
                                  8.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 17.51   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.52    0.74    8.06 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.54    0.06    8.12 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.41 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.29    0.01    8.42 ^ wbs_dat_o[0] (out)
                                  8.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 17.51   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.50    0.77    8.08 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.50    0.02    8.10 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.39 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.29    0.01    8.39 ^ wbs_dat_o[14] (out)
                                  8.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 17.54   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.49    0.73    8.05 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.51    0.05    8.10 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.39 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.29    0.01    8.39 ^ wbs_dat_o[8] (out)
                                  8.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 17.54   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.49    0.76    8.08 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.49    0.02    8.10 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.39 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.29    0.01    8.39 ^ wbs_dat_o[11] (out)
                                  8.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 17.54   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.47    0.72    8.04 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.49    0.05    8.09 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.38 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.29    0.01    8.39 ^ wbs_dat_o[1] (out)
                                  8.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 17.54   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.31 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.38    0.67    7.97 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.39    0.03    8.01 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.29 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.29    0.01    8.30 ^ wbs_dat_o[4] (out)
                                  8.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                 17.63   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.31    0.63    7.95 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.31    0.02    7.98 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.26 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.29    0.01    8.27 ^ wbs_dat_o[3] (out)
                                  8.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 17.66   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.31 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.64    7.95 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.34    0.03    7.98 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.26 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.29    0.01    8.27 ^ wbs_dat_o[10] (out)
                                  8.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 17.66   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.31 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.62    7.93 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.29    0.02    7.95 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.23 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.29    0.01    8.24 ^ wbs_dat_o[2] (out)
                                  8.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                 17.69   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.61    7.93 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.27    0.02    7.95 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.23 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.29    0.01    8.24 ^ wbs_dat_o[6] (out)
                                  8.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                 17.69   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.32 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.23    0.56    7.88 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.23    0.00    7.88 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.21    0.27    8.15 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.21    0.00    8.15 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.43    0.38    8.53 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.43    0.00    8.53 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.61    0.52    9.05 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.61    0.02    9.07 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    9.38 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.23    0.00    9.38 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.65 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.01    9.66 ^ la_data_out[6] (out)
                                  9.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.66   data arrival time
-----------------------------------------------------------------------------
                                 18.89   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.88 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.24    0.00    7.88 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.30    0.26    8.14 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.30    0.00    8.15 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.20    0.25    8.39 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.20    0.00    8.39 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.41    0.41    8.81 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.41    0.02    8.82 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.30    9.12 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.25    0.00    9.12 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.39 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.01    9.40 ^ la_data_out[4] (out)
                                  9.40   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.40   data arrival time
-----------------------------------------------------------------------------
                                 19.15   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.28    0.59    7.91 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.28    0.00    7.91 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.29    0.27    8.18 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.29    0.00    8.18 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    0.71    0.54    8.72 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  0.71    0.02    8.74 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.33    9.07 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.26    0.00    9.07 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    9.35 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.01    9.36 ^ la_data_out[2] (out)
                                  9.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.36   data arrival time
-----------------------------------------------------------------------------
                                 19.19   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.32 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    0.83    0.91    8.23 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  0.83    0.00    8.24 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.59    0.47    8.70 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.59    0.03    8.73 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    9.04 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.24    0.00    9.04 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.32 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.01    9.32 ^ la_data_out[7] (out)
                                  9.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.32   data arrival time
-----------------------------------------------------------------------------
                                 19.23   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    0.68    0.83    8.15 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  0.68    0.00    8.15 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.39    0.49    8.64 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.40    0.02    8.66 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.29    8.94 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.23    0.00    8.94 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.21 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.01    9.22 ^ la_data_out[5] (out)
                                  9.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 19.33   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.74    0.86    8.16 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  0.74    0.00    8.16 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.51    0.44    8.60 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.51    0.00    8.61 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33    8.93 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.28    0.00    8.93 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    9.21 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.29    0.01    9.22 ^ la_data_out[9] (out)
                                  9.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 19.33   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.58    0.78    8.10 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.58    0.00    8.10 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.37    0.46    8.57 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.38    0.02    8.59 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.87 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.23    0.00    8.87 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.14 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.01    9.15 ^ la_data_out[3] (out)
                                  9.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.15   data arrival time
-----------------------------------------------------------------------------
                                 19.40   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.87 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.24    0.00    7.87 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.28    0.25    8.13 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.28    0.00    8.13 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.28    8.41 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.25    0.00    8.41 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.67 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.23    0.00    8.67 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.94 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.01    8.95 ^ la_data_out[12] (out)
                                  8.95   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.95   data arrival time
-----------------------------------------------------------------------------
                                 19.60   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    0.85    0.92    8.23 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  0.85    0.00    8.23 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.34    8.57 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.26    0.00    8.57 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.85 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.01    8.85 ^ la_data_out[8] (out)
                                  8.85   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.85   data arrival time
-----------------------------------------------------------------------------
                                 19.70   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.47    0.73    8.05 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.47    0.00    8.05 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.56    0.46    8.51 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.56    0.02    8.52 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.81 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.01    8.82 ^ la_data_out[0] (out)
                                  8.82   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                 19.73   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    0.70    0.85    8.15 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  0.70    0.01    8.15 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.35    8.50 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.28    0.00    8.50 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.78 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.01    8.79 ^ la_data_out[11] (out)
                                  8.79   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.79   data arrival time
-----------------------------------------------------------------------------
                                 19.76   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    0.72    0.86    8.16 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  0.72    0.00    8.17 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.48 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.23    0.00    8.48 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.76 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.01    8.76 ^ la_data_out[13] (out)
                                  8.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.76   data arrival time
-----------------------------------------------------------------------------
                                 19.79   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.68    0.86    8.18 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  0.68    0.01    8.19 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.26    0.28    8.47 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.26    0.00    8.47 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.75 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.01    8.75 ^ la_data_out[1] (out)
                                  8.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 19.80   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.31 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.60    0.80    8.12 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.60    0.00    8.12 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    8.43 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.24    0.00    8.43 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.70 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.01    8.71 ^ la_data_out[14] (out)
                                  8.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                 19.84   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.56    0.78    8.08 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.56    0.00    8.08 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.33    0.33    8.41 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.33    0.00    8.41 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.69 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.29    0.01    8.70 ^ la_data_out[15] (out)
                                  8.70   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 19.85   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.30 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.29    0.60    7.90 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.29    0.00    7.90 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.28    0.29    8.19 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.28    0.00    8.19 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.47 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.29    0.01    8.47 ^ la_data_out[10] (out)
                                  8.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                 20.08   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.72 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.19    0.02    6.74 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.10 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.32 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.32 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    0.74    0.88    8.20 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  0.76    0.07    8.27 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.56 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.29    0.01    8.57 ^ wbs_ack_o (out)
                                  8.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                 37.57   slack (MET)



worst slack corner Fastest: 9.2474
======================= Slowest Corner ===================================

Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.32    0.00   20.01 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.91    0.00   20.76 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.88 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.72    0.00   21.88 v mprj/_267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.73    1.24   23.12 ^ mprj/_267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_119_ (net)
                  1.73    0.00   23.12 ^ mprj/hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   26.38 ^ mprj/hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net301 (net)
                  0.30    0.00   26.38 ^ mprj/hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   28.19 ^ mprj/hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net252 (net)
                  0.33    0.00   28.19 ^ mprj/_268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.25   28.44 v mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.34    0.00   28.44 v mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    2.13   30.57 v mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.49    0.00   30.57 v mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.57   32.90   library setup time
                                 32.90   data required time
-----------------------------------------------------------------------------
                                 32.90   data required time
                                -30.57   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.32    0.00   20.01 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.91    0.00   20.76 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.88 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.72    0.00   21.88 v mprj/_284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.55    1.13   23.01 ^ mprj/_284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_133_ (net)
                  1.55    0.00   23.01 ^ mprj/hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.24   26.25 ^ mprj/hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net292 (net)
                  0.28    0.00   26.25 ^ mprj/hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.90   28.16 ^ mprj/hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net228 (net)
                  0.46    0.00   28.16 ^ mprj/_285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.28   28.44 v mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.34    0.00   28.44 v mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    2.03   30.47 v mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.40    0.00   30.47 v mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.54   32.93   library setup time
                                 32.93   data required time
-----------------------------------------------------------------------------
                                 32.93   data required time
                                -30.47   data arrival time
-----------------------------------------------------------------------------
                                  2.47   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.32    0.00   20.01 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.91    0.00   20.76 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.88 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.72    0.00   21.88 v mprj/_277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.81    1.29   23.17 ^ mprj/_277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_127_ (net)
                  1.81    0.00   23.17 ^ mprj/hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   26.39 ^ mprj/hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net290 (net)
                  0.26    0.00   26.39 ^ mprj/hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.83   28.22 ^ mprj/hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net264 (net)
                  0.36    0.00   28.22 ^ mprj/_278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.26   28.47 v mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.33    0.00   28.47 v mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   30.46 v mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.36    0.00   30.46 v mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 30.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.51   32.97   library setup time
                                 32.97   data required time
-----------------------------------------------------------------------------
                                 32.97   data required time
                                -30.46   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.32    0.00   20.01 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.91    0.00   20.76 v mprj/_302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.89    1.37   22.13 ^ mprj/_302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_147_ (net)
                  1.89    0.00   22.13 ^ mprj/hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.34    3.29   25.42 ^ mprj/hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net297 (net)
                  0.34    0.00   25.42 ^ mprj/hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.88   27.30 ^ mprj/hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net236 (net)
                  0.42    0.00   27.30 ^ mprj/_303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.31   27.62 v mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.44    0.00   27.62 v mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.04   29.65 v mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.37    0.00   29.65 v mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.54   32.94   library setup time
                                 32.94   data required time
-----------------------------------------------------------------------------
                                 32.94   data required time
                                -29.65   data arrival time
-----------------------------------------------------------------------------
                                  3.29   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.99    0.00   19.61 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    1.03    1.35   20.96 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  1.03    0.00   20.96 v mprj/_247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.67    1.26   22.22 ^ mprj/_247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_102_ (net)
                  1.67    0.00   22.22 ^ mprj/hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.31    3.27   25.49 ^ mprj/hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net309 (net)
                  0.31    0.00   25.49 ^ mprj/hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.86   27.35 ^ mprj/hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net256 (net)
                  0.39    0.00   27.35 ^ mprj/_248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.24   27.59 v mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.34    0.00   27.59 v mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.58 v mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.36    0.00   29.58 v mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.52   32.99   library setup time
                                 32.99   data required time
-----------------------------------------------------------------------------
                                 32.99   data required time
                                -29.58   data arrival time
-----------------------------------------------------------------------------
                                  3.40   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.99    0.00   19.61 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    1.03    1.35   20.96 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  1.03    0.00   20.96 v mprj/_222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.46    1.23   22.19 ^ mprj/_222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_082_ (net)
                  1.46    0.00   22.19 ^ mprj/hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.44 ^ mprj/hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net299 (net)
                  0.29    0.00   25.44 ^ mprj/hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.82   27.26 ^ mprj/hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net232 (net)
                  0.34    0.00   27.26 ^ mprj/_223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.28   27.54 v mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.37    0.00   27.54 v mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   29.54 v mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.36    0.00   29.54 v mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.54   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.52   32.98   library setup time
                                 32.98   data required time
-----------------------------------------------------------------------------
                                 32.98   data required time
                                -29.54   data arrival time
-----------------------------------------------------------------------------
                                  3.44   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.32    0.00   20.01 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.91    0.00   20.76 v mprj/_287_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.51    1.15   21.91 ^ mprj/_287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_135_ (net)
                  1.51    0.00   21.91 ^ mprj/hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.14 ^ mprj/hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net303 (net)
                  0.26    0.00   25.14 ^ mprj/hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.87   27.01 ^ mprj/hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net240 (net)
                  0.42    0.00   27.01 ^ mprj/_288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.32   27.33 v mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.39    0.00   27.33 v mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.02   29.34 v mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.37    0.00   29.34 v mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.51   32.97   library setup time
                                 32.97   data required time
-----------------------------------------------------------------------------
                                 32.97   data required time
                                -29.34   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.99    0.00   19.61 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.67    1.01   20.62 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.67    0.00   20.62 v mprj/_235_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.51    1.10   21.71 ^ mprj/_235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_092_ (net)
                  1.51    0.00   21.71 ^ mprj/hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.26   24.97 ^ mprj/hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net305 (net)
                  0.29    0.00   24.97 ^ mprj/hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    1.92   26.89 ^ mprj/hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net244 (net)
                  0.49    0.00   26.89 ^ mprj/_236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   27.18 v mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.36    0.00   27.18 v mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.17 v mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.36    0.00   29.17 v mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.52   32.99   library setup time
                                 32.99   data required time
-----------------------------------------------------------------------------
                                 32.99   data required time
                                -29.17   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   18.75 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.84    0.03   18.78 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   19.38 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.38 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   20.19 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.72    0.00   20.19 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   20.98 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.85    0.00   20.98 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   21.89 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.75    0.01   21.89 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   23.04 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.31    0.00   23.04 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.66    0.52   23.56 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.66    0.00   23.56 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.37    3.54   27.10 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.37    0.00   27.10 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.00   29.10 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.37    0.00   29.10 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.53   32.94   library setup time
                                 32.94   data required time
-----------------------------------------------------------------------------
                                 32.94   data required time
                                -29.10   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   18.75 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.84    0.03   18.78 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   19.38 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.38 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   20.19 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.72    0.00   20.19 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   20.98 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.85    0.00   20.98 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   21.89 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.75    0.01   21.89 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   23.04 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.31    0.00   23.04 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.63    0.49   23.53 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.63    0.00   23.53 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.40    3.56   27.09 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.40    0.00   27.09 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    1.99   29.09 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.35    0.00   29.09 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.52   32.99   library setup time
                                 32.99   data required time
-----------------------------------------------------------------------------
                                 32.99   data required time
                                -29.09   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.99    0.00   19.61 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.67    1.01   20.62 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.67    0.00   20.62 v mprj/_227_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.58    1.14   21.76 ^ mprj/_227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_086_ (net)
                  1.58    0.00   21.76 ^ mprj/hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.00 ^ mprj/hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net311 (net)
                  0.27    0.00   25.00 ^ mprj/hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.83   26.83 ^ mprj/hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net248 (net)
                  0.36    0.00   26.83 ^ mprj/_228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.35    0.26   27.10 v mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.35    0.00   27.10 v mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.96   29.06 v mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.34    0.00   29.06 v mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.52   32.99   library setup time
                                 32.99   data required time
-----------------------------------------------------------------------------
                                 32.99   data required time
                                -29.06   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.42    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  1.06    0.04   12.33 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.77    0.00   13.71 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.74    0.00   14.26 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.56    0.00   18.04 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.11    0.00   18.83 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.99    0.00   19.61 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.67    1.01   20.62 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.67    0.00   20.62 v mprj/_241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.29    0.97   21.59 ^ mprj/_241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_097_ (net)
                  1.29    0.00   21.59 ^ mprj/hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.24   24.83 ^ mprj/hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net307 (net)
                  0.28    0.00   24.83 ^ mprj/hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.41    1.87   26.70 ^ mprj/hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net272 (net)
                  0.41    0.00   26.70 ^ mprj/_242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.35    0.25   26.96 v mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.35    0.00   26.96 v mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    2.02   28.98 v mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.38    0.00   28.98 v mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.50   33.01   library setup time
                                 33.01   data required time
-----------------------------------------------------------------------------
                                 33.01   data required time
                                -28.98   data arrival time
-----------------------------------------------------------------------------
                                  4.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   24.28 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  1.07    0.01   24.28 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.63    1.10   25.38 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.63    0.00   25.38 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.72    0.61   25.99 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.72    0.00   25.99 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.86   27.85 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.33    0.00   27.85 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.85   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.47   33.04   library setup time
                                 33.04   data required time
-----------------------------------------------------------------------------
                                 33.04   data required time
                                -27.85   data arrival time
-----------------------------------------------------------------------------
                                  5.19   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   24.28 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  1.07    0.01   24.28 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    1.04   25.32 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.55    0.00   25.32 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.73    0.60   25.92 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.73    0.00   25.92 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.89   27.80 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.36    0.00   27.80 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.46   33.05   library setup time
                                 33.05   data required time
-----------------------------------------------------------------------------
                                 33.05   data required time
                                -27.80   data arrival time
-----------------------------------------------------------------------------
                                  5.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   24.28 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  1.07    0.01   24.28 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.63    1.10   25.38 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.63    0.00   25.38 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.48    0.45   25.83 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.48    0.00   25.83 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.79   27.62 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.27    0.00   27.62 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.62   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   33.61 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   33.61 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.51   clock uncertainty
                          0.00   33.51   clock reconvergence pessimism
                         -0.44   33.07   library setup time
                                 33.07   data required time
-----------------------------------------------------------------------------
                                 33.07   data required time
                                -27.62   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   26.23 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.77    0.00   26.23 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   27.02 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.23    0.00   27.02 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   27.41 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.20    0.00   27.41 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.59 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.49   clock uncertainty
                          0.00   33.49   clock reconvergence pessimism
                         -0.46   33.02   library setup time
                                 33.02   data required time
-----------------------------------------------------------------------------
                                 33.02   data required time
                                -27.41   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   26.23 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.77    0.00   26.23 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.25    0.81   27.04 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.25    0.00   27.04 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.39   27.44 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.21    0.00   27.44 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.45   33.06   library setup time
                                 33.06   data required time
-----------------------------------------------------------------------------
                                 33.06   data required time
                                -27.44   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   26.23 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.77    0.00   26.23 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.78   27.01 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.23    0.00   27.01 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.37 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.18    0.00   27.37 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.37   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.59 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.49   clock uncertainty
                          0.00   33.49   clock reconvergence pessimism
                         -0.46   33.03   library setup time
                                 33.03   data required time
-----------------------------------------------------------------------------
                                 33.03   data required time
                                -27.37   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   26.20 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.73    0.00   26.20 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.99 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.23    0.00   26.99 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   27.35 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.17    0.00   27.35 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.35   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.59 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.49   clock uncertainty
                          0.00   33.49   clock reconvergence pessimism
                         -0.48   33.01   library setup time
                                 33.01   data required time
-----------------------------------------------------------------------------
                                 33.01   data required time
                                -27.35   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   26.23 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.77    0.00   26.23 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.79   27.02 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.23    0.00   27.02 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   27.39 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.18    0.00   27.39 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.47   33.05   library setup time
                                 33.05   data required time
-----------------------------------------------------------------------------
                                 33.05   data required time
                                -27.39   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   26.20 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.73    0.00   26.20 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.98 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.22    0.00   26.98 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.34 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.18    0.00   27.34 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.59 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.49   clock uncertainty
                          0.00   33.49   clock reconvergence pessimism
                         -0.48   33.01   library setup time
                                 33.01   data required time
-----------------------------------------------------------------------------
                                 33.01   data required time
                                -27.34   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   26.20 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.73    0.00   26.20 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.79   26.99 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.23    0.00   26.99 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   27.37 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.19    0.00   27.37 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.37   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.47   33.05   library setup time
                                 33.05   data required time
-----------------------------------------------------------------------------
                                 33.05   data required time
                                -27.37   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   26.20 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.73    0.00   26.20 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.98 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.22    0.00   26.98 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.34 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.18    0.00   27.34 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.47   33.05   library setup time
                                 33.05   data required time
-----------------------------------------------------------------------------
                                 33.05   data required time
                                -27.34   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.36 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.95    0.00   26.36 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.24   26.60 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.42    0.00   26.60 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.59 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.49   clock uncertainty
                          0.00   33.49   clock reconvergence pessimism
                         -0.55   32.94   library setup time
                                 32.94   data required time
-----------------------------------------------------------------------------
                                 32.94   data required time
                                -26.60   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.36 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.95    0.00   26.36 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.44    0.26   26.62 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.44    0.00   26.62 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.62   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.55   32.97   library setup time
                                 32.97   data required time
-----------------------------------------------------------------------------
                                 32.97   data required time
                                -26.62   data arrival time
-----------------------------------------------------------------------------
                                  6.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.36 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.95    0.00   26.36 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.22   26.58 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.41    0.00   26.58 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.54   32.98   library setup time
                                 32.98   data required time
-----------------------------------------------------------------------------
                                 32.98   data required time
                                -26.58   data arrival time
-----------------------------------------------------------------------------
                                  6.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.35    0.66   24.93 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.35    0.00   24.93 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.84    0.81   25.74 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.84    0.00   25.74 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.34   26.07 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.43    0.00   26.08 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.56    0.50   26.58 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.56    0.00   26.58 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.51   33.00   library setup time
                                 33.00   data required time
-----------------------------------------------------------------------------
                                 33.00   data required time
                                -26.58   data arrival time
-----------------------------------------------------------------------------
                                  6.43   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   25.32 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.96    0.00   25.32 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   26.29 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  1.00    0.00   26.30 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.21   26.51 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.43    0.00   26.51 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   33.58 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   33.58 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.53   32.95   library setup time
                                 32.95   data required time
-----------------------------------------------------------------------------
                                 32.95   data required time
                                -26.51   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   25.32 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.96    0.00   25.32 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   26.29 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  1.00    0.00   26.30 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.23   26.53 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.43    0.00   26.53 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.53   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.52   33.00   library setup time
                                 33.00   data required time
-----------------------------------------------------------------------------
                                 33.00   data required time
                                -26.53   data arrival time
-----------------------------------------------------------------------------
                                  6.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   25.32 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.96    0.00   25.32 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   26.29 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  1.00    0.00   26.30 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.22   26.52 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.43    0.00   26.52 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.52   32.99   library setup time
                                 32.99   data required time
-----------------------------------------------------------------------------
                                 32.99   data required time
                                -26.52   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   26.22 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.22    0.00   26.22 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   26.59 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.19    0.00   26.59 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.45   33.07   library setup time
                                 33.07   data required time
-----------------------------------------------------------------------------
                                 33.07   data required time
                                -26.59   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   18.65 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.51    0.03   18.68 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   19.46 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.46 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   23.10 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.59    0.00   23.11 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   24.27 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.65    0.00   24.27 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   25.42 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.90    0.00   25.42 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.36 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.95    0.00   26.36 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   33.62 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   33.62 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.52   clock uncertainty
                          0.00   33.52   clock reconvergence pessimism
                         -0.53   32.98   library setup time
                                 32.98   data required time
-----------------------------------------------------------------------------
                                 32.98   data required time
                                -26.36   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   18.75 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.84    0.03   18.78 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   19.38 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.38 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   20.19 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.72    0.00   20.19 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   20.98 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.85    0.00   20.98 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   21.89 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.75    0.01   21.89 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   23.04 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.31    0.00   23.04 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.64    0.49   23.53 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.64    0.00   23.53 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.10   25.63 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.36    0.00   25.63 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.26 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.26 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   32.17 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02   32.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   33.07 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01   33.08 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   33.57 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   33.58 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.48   clock uncertainty
                          0.00   33.48   clock reconvergence pessimism
                         -0.53   32.94   library setup time
                                 32.94   data required time
-----------------------------------------------------------------------------
                                 32.94   data required time
                                -25.63   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.95 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.69   11.64 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.59    0.00   11.64 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.67    0.84   12.48 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.67    0.00   12.49 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    1.13    1.03   13.51 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  1.13    0.00   13.51 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    1.58    1.39   14.90 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  1.58    0.02   14.92 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   15.76 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.64    0.00   15.76 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   16.49 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.73    0.01   16.49 ^ la_data_out[6] (out)
                                 16.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -16.49   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    2.11    2.73   12.65 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  2.11    0.03   12.69 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.80   13.48 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.75    0.01   13.49 ^ wbs_dat_o[5] (out)
                                 13.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                 12.44   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.82    2.57   12.53 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  1.82    0.02   12.56 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.80   13.35 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.75    0.01   13.36 ^ wbs_dat_o[12] (out)
                                 13.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.36   data arrival time
-----------------------------------------------------------------------------
                                 12.57   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.84    2.57   12.50 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  1.84    0.02   12.52 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.80   13.32 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.75    0.01   13.33 ^ wbs_dat_o[13] (out)
                                 13.33   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.33   data arrival time
-----------------------------------------------------------------------------
                                 12.60   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.63    2.46   12.42 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  1.63    0.02   12.44 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.79   13.23 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.75    0.01   13.24 ^ wbs_dat_o[7] (out)
                                 13.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 12.69   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.95 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.63    1.72   11.67 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.63    0.00   11.67 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.84    0.77   12.44 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.84    0.00   12.44 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.52    0.69   13.13 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.52    0.00   13.13 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    1.06    1.11   14.24 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  1.06    0.02   14.26 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.66    0.81   15.07 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.66    0.00   15.07 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   15.80 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.01   15.81 ^ la_data_out[4] (out)
                                 15.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.81   data arrival time
-----------------------------------------------------------------------------
                                 12.74   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.40    2.32   12.28 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  1.40    0.01   12.30 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   13.08 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.74    0.01   13.08 ^ wbs_dat_o[15] (out)
                                 13.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 12.85   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.45    2.35   12.27 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  1.45    0.01   12.28 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.78   13.07 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.75    0.01   13.08 ^ wbs_dat_o[9] (out)
                                 13.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 12.85   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    1.35    2.25   12.20 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  1.36    0.07   12.27 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.78   13.05 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.75    0.01   13.06 ^ wbs_dat_o[0] (out)
                                 13.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 12.87   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.30    2.26   12.22 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  1.30    0.02   12.23 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   13.01 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.74    0.01   13.02 ^ wbs_dat_o[14] (out)
                                 13.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                 12.91   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.28    2.25   12.21 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  1.28    0.02   12.22 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.78   13.00 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.75    0.01   13.01 ^ wbs_dat_o[11] (out)
                                 13.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 12.92   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.29    2.21   12.17 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  1.29    0.05   12.22 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.78   13.00 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.75    0.01   13.00 ^ wbs_dat_o[8] (out)
                                 13.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 12.93   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.24    2.18   12.14 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  1.25    0.05   12.19 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.76    0.79   12.98 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.76    0.01   12.99 ^ wbs_dat_o[1] (out)
                                 12.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.99   data arrival time
-----------------------------------------------------------------------------
                                 12.94   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.95 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.74    1.79   11.73 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.74    0.00   11.73 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.79    0.76   12.50 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.79    0.00   12.50 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    1.83    1.43   13.93 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  1.83    0.02   13.95 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.69    0.89   14.84 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.69    0.00   14.84 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   15.58 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.73    0.01   15.59 ^ la_data_out[2] (out)
                                 15.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.59   data arrival time
-----------------------------------------------------------------------------
                                 12.96   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.95 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    2.20    2.74   12.69 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  2.20    0.00   12.69 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    1.54    1.26   13.95 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  1.55    0.03   13.98 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.84   14.82 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.64    0.00   14.82 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   15.56 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.73    0.01   15.57 ^ la_data_out[7] (out)
                                 15.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 12.98   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.99    2.03   11.95 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  1.00    0.03   11.99 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.77   12.75 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.75    0.01   12.77 ^ wbs_dat_o[4] (out)
                                 12.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 13.16   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.29    1.95    2.58   12.49 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.95    0.00   12.49 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    1.34    1.19   13.68 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  1.34    0.00   13.68 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.74    0.88   14.57 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.74    0.00   14.57 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   15.32 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.75    0.01   15.32 ^ la_data_out[9] (out)
                                 15.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.32   data arrival time
-----------------------------------------------------------------------------
                                 13.23   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.81    1.93   11.89 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.81    0.02   11.92 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   12.67 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.75    0.01   12.68 ^ wbs_dat_o[3] (out)
                                 12.68   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 13.25   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.95 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    1.79    2.50   12.45 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  1.79    0.00   12.45 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    1.04    1.31   13.76 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  1.04    0.02   13.78 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.78   14.56 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.62    0.00   14.56 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   15.29 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.73    0.01   15.30 ^ la_data_out[5] (out)
                                 15.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.30   data arrival time
-----------------------------------------------------------------------------
                                 13.25   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.88    1.96   11.88 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.88    0.03   11.91 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.76   12.67 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.74    0.01   12.68 ^ wbs_dat_o[10] (out)
                                 12.68   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 13.25   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.92 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.92 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.77    1.90   11.82 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.77    0.02   11.84 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   12.60 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.75    0.01   12.61 ^ wbs_dat_o[2] (out)
                                 12.61   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.61   data arrival time
-----------------------------------------------------------------------------
                                 13.32   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.71    1.87   11.83 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.71    0.02   11.85 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   12.60 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.75    0.01   12.61 ^ wbs_dat_o[6] (out)
                                 12.61   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.61   data arrival time
-----------------------------------------------------------------------------
                                 13.32   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.95 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    1.54    2.35   12.30 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  1.54    0.00   12.30 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.99    1.25   13.55 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.99    0.02   13.57 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.77   14.35 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.62    0.00   14.35 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.08 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.73    0.01   15.08 ^ la_data_out[3] (out)
                                 15.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.08   data arrival time
-----------------------------------------------------------------------------
                                 13.47   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.72   11.63 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.65    0.00   11.63 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.79    0.75   12.38 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.79    0.00   12.38 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.65    0.76   13.15 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.65    0.00   13.15 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.72   13.87 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.62    0.00   13.87 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.60 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.73    0.01   14.60 ^ la_data_out[12] (out)
                                 14.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.60   data arrival time
-----------------------------------------------------------------------------
                                 13.95   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    2.25    2.76   12.67 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  2.25    0.00   12.67 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.69    0.92   13.60 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.69    0.00   13.60 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   14.33 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.73    0.01   14.34 ^ la_data_out[8] (out)
                                 14.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.34   data arrival time
-----------------------------------------------------------------------------
                                 14.21   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.95 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    1.24    2.19   12.13 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  1.24    0.00   12.14 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    1.44    1.22   13.36 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  1.44    0.02   13.37 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   14.15 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.01   14.16 ^ la_data_out[0] (out)
                                 14.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 14.39   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.83    2.52   12.43 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  1.83    0.01   12.43 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.75    0.93   13.37 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.75    0.00   13.37 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   14.11 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.73    0.01   14.12 ^ la_data_out[11] (out)
                                 14.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.12   data arrival time
-----------------------------------------------------------------------------
                                 14.43   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.88    2.55   12.46 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  1.88    0.00   12.46 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.85   13.32 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.63    0.00   13.32 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   14.05 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.74    0.01   14.06 ^ la_data_out[13] (out)
                                 14.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.06   data arrival time
-----------------------------------------------------------------------------
                                 14.49   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.95 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.79    2.51   12.46 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  1.79    0.01   12.47 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.68    0.81   13.28 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.68    0.00   13.28 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.02 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.73    0.01   14.02 ^ la_data_out[1] (out)
                                 14.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.02   data arrival time
-----------------------------------------------------------------------------
                                 14.53   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.94 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    1.58    2.38   12.33 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  1.58    0.00   12.33 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.85   13.18 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.65    0.00   13.18 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   13.91 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.73    0.01   13.92 ^ la_data_out[14] (out)
                                 13.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.92   data arrival time
-----------------------------------------------------------------------------
                                 14.63   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    1.47    2.31   12.22 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  1.47    0.00   12.22 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.86    0.91   13.13 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.86    0.00   13.13 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.76   13.89 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.74    0.01   13.90 ^ la_data_out[15] (out)
                                 13.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.90   data arrival time
-----------------------------------------------------------------------------
                                 14.65   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.91 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.91 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.76    1.78   11.70 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.76    0.00   11.70 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.73    0.80   12.49 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.73    0.00   12.49 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   13.24 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.74    0.01   13.25 ^ la_data_out[10] (out)
                                 13.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.25   data arrival time
-----------------------------------------------------------------------------
                                 15.30   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.25 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.25 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  3.06    0.02    8.37 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.36 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.96 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.96 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    1.92    2.59   12.55 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  1.93    0.07   12.62 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.76    0.80   13.42 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.76    0.01   13.43 ^ wbs_ack_o (out)
                                 13.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                 32.71   slack (MET)



worst slack corner Slowest: 2.3336
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   18.46 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.49 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   18.82 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.82 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   19.27 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.41    0.00   19.28 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   19.70 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.48    0.00   19.70 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   20.16 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.38    0.01   20.17 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   20.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.76    0.00   20.82 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.39    0.29   21.10 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.39    0.00   21.10 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.83   22.94 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.20    0.00   22.94 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   23.98 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.20    0.00   23.98 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.26   31.60   library setup time
                                 31.60   data required time
-----------------------------------------------------------------------------
                                 31.60   data required time
                                -23.98   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   18.46 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.49 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   18.82 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.82 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   19.27 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.41    0.00   19.28 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   19.70 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.48    0.00   19.70 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   20.16 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.38    0.01   20.17 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   20.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.76    0.00   20.82 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.37    0.27   21.09 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.37    0.00   21.09 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.21    1.84   22.93 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.21    0.00   22.93 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.04   23.97 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.19    0.00   23.97 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.97   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.97 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.87   clock uncertainty
                          0.00   31.87   clock reconvergence pessimism
                         -0.25   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -23.97   data arrival time
-----------------------------------------------------------------------------
                                  7.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   22.02 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.36    0.00   22.02 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.34   22.36 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.40    0.00   22.36 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.96   23.32 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.18    0.00   23.32 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.24   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.32   data arrival time
-----------------------------------------------------------------------------
                                  8.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   21.99 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.32    0.00   21.99 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.33   22.32 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.40    0.00   22.32 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.20    0.98   23.29 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.20    0.00   23.29 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.29   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.22   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -23.29   data arrival time
-----------------------------------------------------------------------------
                                  8.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.00   21.40 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   21.98 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.31    0.00   21.98 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   22.21 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.27    0.00   22.21 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.26    1.01   23.22 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.26    0.00   23.22 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.25   31.60   library setup time
                                 31.60   data required time
-----------------------------------------------------------------------------
                                 31.60   data required time
                                -23.22   data arrival time
-----------------------------------------------------------------------------
                                  8.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.00   21.40 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   21.98 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.31    0.00   21.98 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.29   22.27 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.34    0.00   22.27 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   23.21 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.16    0.00   23.21 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.22   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.21   data arrival time
-----------------------------------------------------------------------------
                                  8.43   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   21.99 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.32    0.00   21.99 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.27   22.26 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.31    0.00   22.26 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   23.19 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.16    0.00   23.19 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.24   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.19   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.00   21.40 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   21.98 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.31    0.00   21.98 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   22.22 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.27    0.00   22.22 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.95   23.17 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.18    0.00   23.17 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.25   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -23.17   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   22.02 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.36    0.00   22.02 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   22.26 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.26    0.00   22.26 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.94   23.21 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.17    0.00   23.21 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.21   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -23.21   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   22.02 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.36    0.00   22.02 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.23   22.25 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.24    0.00   22.25 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   23.18 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.16    0.00   23.18 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.24   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.18   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   21.99 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.32    0.00   21.99 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.25   22.24 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.28    0.00   22.24 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.17 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.15    0.00   23.17 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.24   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.17   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   22.02 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.36    0.00   22.02 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.25   22.27 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.27    0.00   22.27 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.20 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.15    0.00   23.20 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.21   31.67   library setup time
                                 31.67   data required time
-----------------------------------------------------------------------------
                                 31.67   data required time
                                -23.20   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.41 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   21.99 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.32    0.00   21.99 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.25   22.23 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.27    0.00   22.23 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   23.15 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.14    0.00   23.15 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   31.97 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.98 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.24   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.15   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.00   21.40 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   21.98 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.31    0.00   21.98 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   22.21 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.26    0.00   22.21 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   23.14 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.16    0.00   23.14 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.22   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.14   data arrival time
-----------------------------------------------------------------------------
                                  8.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.47 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.47 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   22.90 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.13    0.00   22.90 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   23.11 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.11    0.00   23.11 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.23   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.11   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.47 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.47 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.44   22.91 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.14    0.00   22.91 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.22   23.13 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.12    0.00   23.13 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.22   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -23.13   data arrival time
-----------------------------------------------------------------------------
                                  8.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.47 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.47 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.90 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.13    0.00   22.90 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.10 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.10    0.00   23.10 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.22   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -23.10   data arrival time
-----------------------------------------------------------------------------
                                  8.54   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.47 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.47 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.43   22.90 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.13    0.00   22.90 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.10 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.10    0.00   23.10 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.23   31.65   library setup time
                                 31.65   data required time
-----------------------------------------------------------------------------
                                 31.65   data required time
                                -23.10   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   22.46 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.42    0.00   22.46 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.88 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.13    0.00   22.88 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.08 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.10    0.00   23.08 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.23   31.63   library setup time
                                 31.63   data required time
-----------------------------------------------------------------------------
                                 31.63   data required time
                                -23.08   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   22.46 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.42    0.00   22.46 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.88 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.13    0.00   22.88 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.08 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.10    0.00   23.08 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.23   31.63   library setup time
                                 31.63   data required time
-----------------------------------------------------------------------------
                                 31.63   data required time
                                -23.08   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   22.46 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.42    0.00   22.46 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.43   22.88 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.13    0.00   22.88 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   23.09 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.11    0.00   23.09 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.23   31.65   library setup time
                                 31.65   data required time
-----------------------------------------------------------------------------
                                 31.65   data required time
                                -23.09   data arrival time
-----------------------------------------------------------------------------
                                  8.56   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   22.46 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.42    0.00   22.46 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   22.88 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.12    0.00   22.88 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.08 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.10    0.00   23.08 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.23   31.65   library setup time
                                 31.65   data required time
-----------------------------------------------------------------------------
                                 31.65   data required time
                                -23.08   data arrival time
-----------------------------------------------------------------------------
                                  8.58   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   21.40 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.61    0.01   21.40 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.37   21.78 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.38    0.00   21.78 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   22.72 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.16    0.00   22.72 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.24   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -22.72   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.54 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.55    0.00   22.54 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.13   22.67 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.24    0.00   22.67 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.67   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.27   31.59   library setup time
                                 31.59   data required time
-----------------------------------------------------------------------------
                                 31.59   data required time
                                -22.67   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.54 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.55    0.00   22.54 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.25    0.14   22.68 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.25    0.00   22.68 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.68   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.27   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -22.68   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.54 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.55    0.00   22.54 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   22.66 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.24    0.00   22.66 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.27   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -22.66   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   21.97 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.56    0.00   21.97 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   22.52 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.58    0.00   22.52 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.11   22.63 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.25    0.00   22.63 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   31.96 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   31.96 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.27   31.60   library setup time
                                 31.60   data required time
-----------------------------------------------------------------------------
                                 31.60   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   21.97 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.56    0.00   21.97 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   22.52 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.58    0.00   22.52 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.12   22.64 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.25    0.00   22.64 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.26   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -22.64   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.36   21.74 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.20    0.00   21.74 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.49    0.46   22.20 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.49    0.00   22.20 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.18   22.38 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.25    0.00   22.38 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.31    0.27   22.65 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.31    0.00   22.65 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.25   31.63   library setup time
                                 31.63   data required time
-----------------------------------------------------------------------------
                                 31.63   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   21.97 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.56    0.00   21.97 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   22.52 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.58    0.00   22.52 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.11   22.63 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.25    0.00   22.63 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.26   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   22.45 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.13    0.00   22.45 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.65 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.10    0.00   22.65 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.22   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  9.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.43 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.86 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.86 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   20.74 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.33    0.00   20.74 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   21.37 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.91    0.00   21.38 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   22.02 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.51    0.00   22.02 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.54 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.55    0.00   22.54 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.54   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   31.98 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.98 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.88   clock uncertainty
                          0.00   31.88   clock reconvergence pessimism
                         -0.27   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -22.54   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   18.46 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.49 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   18.82 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.82 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   19.27 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.41    0.00   19.28 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   19.70 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.48    0.00   19.70 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   20.16 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.38    0.01   20.17 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   20.82 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.76    0.00   20.82 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.37    0.27   21.09 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.37    0.00   21.09 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.10   22.19 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.20    0.00   22.19 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.31    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.11   29.76 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.05 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.05 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   31.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02   31.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   31.68 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01   31.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   31.96 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.96 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.86   clock uncertainty
                          0.00   31.86   clock reconvergence pessimism
                         -0.26   31.60   library setup time
                                 31.60   data required time
-----------------------------------------------------------------------------
                                 31.60   data required time
                                -22.19   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    1.23    1.50    9.63 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  1.23    0.03    9.66 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45   10.11 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.44    0.01   10.12 ^ wbs_dat_o[5] (out)
                                 10.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -10.12   data arrival time
-----------------------------------------------------------------------------
                                 15.81   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.06    1.41    9.56 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  1.07    0.02    9.58 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45   10.03 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.44    0.01   10.04 ^ wbs_dat_o[12] (out)
                                 10.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -10.04   data arrival time
-----------------------------------------------------------------------------
                                 15.89   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.07    1.41    9.54 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  1.08    0.02    9.56 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45   10.01 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.44    0.01   10.02 ^ wbs_dat_o[13] (out)
                                 10.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -10.02   data arrival time
-----------------------------------------------------------------------------
                                 15.91   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.95    1.34    9.49 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.95    0.02    9.51 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.96 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.44    0.01    9.97 ^ wbs_dat_o[7] (out)
                                  9.97   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.97   data arrival time
-----------------------------------------------------------------------------
                                 15.96   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.81    1.26    9.41 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.81    0.01    9.43 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.87 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.43    0.01    9.88 ^ wbs_dat_o[15] (out)
                                  9.88   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.88   data arrival time
-----------------------------------------------------------------------------
                                 16.05   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.84    1.28    9.41 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.84    0.01    9.42 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.87 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.44    0.01    9.88 ^ wbs_dat_o[9] (out)
                                  9.88   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.88   data arrival time
-----------------------------------------------------------------------------
                                 16.05   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.79    1.20    9.35 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.80    0.06    9.42 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.86 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.44    0.01    9.87 ^ wbs_dat_o[0] (out)
                                  9.87   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.87   data arrival time
-----------------------------------------------------------------------------
                                 16.06   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.75    1.23    9.37 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.75    0.02    9.39 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.83 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.43    0.01    9.84 ^ wbs_dat_o[14] (out)
                                  9.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.84   data arrival time
-----------------------------------------------------------------------------
                                 16.09   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.74    1.22    9.37 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.74    0.02    9.38 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.83 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.44    0.01    9.83 ^ wbs_dat_o[11] (out)
                                  9.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                 16.10   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.75    1.18    9.33 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.76    0.05    9.38 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.83 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.44    0.01    9.83 ^ wbs_dat_o[8] (out)
                                  9.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                 16.10   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.72    1.17    9.32 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.73    0.05    9.37 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.82 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.44    0.01    9.83 ^ wbs_dat_o[1] (out)
                                  9.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                 16.10   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.57    1.09    9.22 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.58    0.03    9.25 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.69 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.44    0.01    9.70 ^ wbs_dat_o[4] (out)
                                  9.70   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 16.23   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.47    1.03    9.18 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.47    0.02    9.21 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43    9.63 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.44    0.01    9.64 ^ wbs_dat_o[3] (out)
                                  9.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.64   data arrival time
-----------------------------------------------------------------------------
                                 16.29   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.50    1.05    9.18 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.51    0.03    9.20 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.63 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.43    0.01    9.64 ^ wbs_dat_o[10] (out)
                                  9.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.64   data arrival time
-----------------------------------------------------------------------------
                                 16.29   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.13 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.13 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.44    1.01    9.14 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.45    0.02    9.17 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43    9.59 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.44    0.01    9.60 ^ wbs_dat_o[2] (out)
                                  9.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.60   data arrival time
-----------------------------------------------------------------------------
                                 16.33   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.41    1.00    9.15 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.41    0.02    9.17 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.42    9.59 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.44    0.01    9.60 ^ wbs_dat_o[6] (out)
                                  9.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.60   data arrival time
-----------------------------------------------------------------------------
                                 16.33   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.15 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.91    9.05 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.34    0.00    9.05 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.36    0.45    9.50 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.36    0.00    9.50 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.65    0.58   10.08 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.65    0.00   10.08 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.92    0.79   10.87 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.92    0.02   10.89 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.47   11.36 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.36    0.00   11.36 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   11.78 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.43    0.01   11.78 ^ la_data_out[6] (out)
                                 11.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.78   data arrival time
-----------------------------------------------------------------------------
                                 16.77   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.92    9.06 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.36    0.00    9.06 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.47    0.42    9.48 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.47    0.00    9.48 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.30    0.39    9.87 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.30    0.00    9.87 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.62    0.63   10.50 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.62    0.02   10.52 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.38    0.45   10.97 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.38    0.00   10.97 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.39 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.43    0.01   11.40 ^ la_data_out[4] (out)
                                 11.40   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 17.15   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.43    0.96    9.10 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.43    0.00    9.10 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.45    0.42    9.53 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.45    0.00    9.53 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    1.07    0.82   10.35 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  1.07    0.02   10.37 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.50   10.87 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.40    0.00   10.87 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.29 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.43    0.01   11.30 ^ la_data_out[2] (out)
                                 11.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 17.25   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.15 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    1.28    1.48    9.63 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  1.28    0.00    9.63 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.90    0.72   10.35 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.90    0.03   10.37 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.47   10.85 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.37    0.00   10.85 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.27 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.43    0.01   11.28 ^ la_data_out[7] (out)
                                 11.28   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 17.27   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.13 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.13    1.39    9.52 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.13    0.00    9.52 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.78    0.67   10.19 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.78    0.00   10.19 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.43    0.50   10.69 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.43    0.00   10.69 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43   11.12 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.44    0.01   11.13 ^ la_data_out[9] (out)
                                 11.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.13   data arrival time
-----------------------------------------------------------------------------
                                 17.42   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.15 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    1.04    1.35    9.49 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  1.04    0.00    9.49 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.60    0.74   10.24 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.60    0.02   10.26 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.44   10.70 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.36    0.00   10.70 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.11 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.43    0.01   11.12 ^ la_data_out[5] (out)
                                 11.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                 17.43   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.89    1.27    9.41 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.89    0.00    9.42 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.57    0.71   10.12 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.57    0.02   10.14 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.43   10.58 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.36    0.00   10.58 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   10.99 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.43    0.01   11.00 ^ la_data_out[3] (out)
                                 11.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.00   data arrival time
-----------------------------------------------------------------------------
                                 17.55   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    9.04 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.37    0.00    9.04 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.45    0.41    9.45 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.45    0.00    9.46 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.38    0.43    9.89 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.38    0.00    9.89 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40   10.29 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.35    0.00   10.29 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.70 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.43    0.01   10.71 ^ la_data_out[12] (out)
                                 10.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.71   data arrival time
-----------------------------------------------------------------------------
                                 17.84   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.13 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    1.31    1.49    9.62 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  1.31    0.00    9.62 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.52   10.14 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.40    0.00   10.14 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   10.56 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.43    0.01   10.57 ^ la_data_out[8] (out)
                                 10.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.57   data arrival time
-----------------------------------------------------------------------------
                                 17.98   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.72    1.18    9.32 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.72    0.00    9.33 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.84    0.70   10.02 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.84    0.02   10.04 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.48 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.43    0.01   10.48 ^ la_data_out[0] (out)
                                 10.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.48   data arrival time
-----------------------------------------------------------------------------
                                 18.07   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.06    1.36    9.49 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  1.06    0.01    9.49 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.43    0.53   10.02 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.43    0.00   10.02 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.44 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.43    0.01   10.45 ^ la_data_out[11] (out)
                                 10.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.45   data arrival time
-----------------------------------------------------------------------------
                                 18.10   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.09    1.38    9.51 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  1.09    0.00    9.51 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.48    9.99 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.35    0.00    9.99 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.41 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.43    0.01   10.42 ^ la_data_out[13] (out)
                                 10.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.42   data arrival time
-----------------------------------------------------------------------------
                                 18.13   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.04    1.37    9.52 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  1.04    0.01    9.53 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.39    0.45    9.97 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.39    0.00    9.97 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.39 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.43    0.01   10.40 ^ la_data_out[1] (out)
                                 10.40   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.40   data arrival time
-----------------------------------------------------------------------------
                                 18.15   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.14 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.91    1.29    9.43 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.91    0.00    9.43 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.48    9.91 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.37    0.00    9.91 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.33 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.43    0.01   10.34 ^ la_data_out[14] (out)
                                 10.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.34   data arrival time
-----------------------------------------------------------------------------
                                 18.21   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.85    1.25    9.37 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.85    0.00    9.37 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.50    0.51    9.88 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.50    0.00    9.88 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43   10.31 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.43    0.01   10.32 ^ la_data_out[15] (out)
                                 10.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.32   data arrival time
-----------------------------------------------------------------------------
                                 18.23   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.44    0.96    9.09 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.44    0.00    9.09 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.42    0.44    9.53 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.42    0.00    9.53 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.95 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.43    0.01    9.96 ^ la_data_out[10] (out)
                                  9.96   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.96   data arrival time
-----------------------------------------------------------------------------
                                 18.59   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.31    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.89    0.12    5.69 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.01 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    6.01 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.24 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.79    0.02    7.26 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.81 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.25    0.01    7.82 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.15 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.15 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    1.11    1.41    9.56 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  1.13    0.07    9.63 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45   10.08 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.44    0.01   10.09 ^ wbs_ack_o (out)
                                 10.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 36.05   slack (MET)



worst slack corner Typical: 7.6180
