<div align="center">

# âš¡ T. Hariharan

### VLSI & RTL Design â€¢ Embedded Systems â€¢ Digital Signal Enthusiast

*ECE undergrad building hardware-aware intelligent systems from Verilog to robots* [file:1]

[![LinkedIn](https://img.shields.io/badge/-Connect-0077B5?style=for-the-badge&logo=Linkedin&logoColor=white)](https://www.linkedin.com/)
[![Email](https://img.shields.io/badge/-Email_Me-D14836?style=for-the-badge&logo=Gmail&logoColor=white)](mailto:hariharan.t.2007@gmail.com)
[![Portfolio](https://img.shields.io/badge/-GitHub-000000?style=for-the-badge&logo=github&logoColor=white)](https://github.com/)

</div>

---

## ğŸ¯ Impact at a Glance

<div align="center">

<table>
<tr>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/trophy.png" width="80"/>
<h3>9.61 CGPA</h3>
<p><b>ECE</b><br/>VIT, Vellore</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/artificial-intelligence.png" width="80"/>
<h3>ECG ML</h3>
<p><b>CNN-based</b><br/>Arrhythmia Detection</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/microchip.png" width="80"/>
<h3>FPGA & RTL</h3>
<p><b>VLSI</b><br/>Vedic Multiplier MAC</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/robot-2.png" width="80"/>
<h3>Robotics</h3>
<p><b>Autonomous</b><br/>Smart Robotic Car</p>
</td>
</tr>
</table>

</div>

---

## ğŸ’¼ Experience & Achievements

### ğŸ¯ SignalQuest Finalist | **Shaastra 2026, IIT Madras** [file:1]
`January 2026` â€¢ `Chennai, India`

**Highlight:**
- Qualified for **Round 2 (Finals)** of SignalQuest, a prestigious signal processing competition at Shaastra, IIT Madras. [file:1]
- Worked on challenging DSP-style problems under time pressure, emphasizing analytical thinking and signal understanding. [file:1]

---

## ğŸ”¬ Flagship Projects

### âš™ï¸ 16-bit Vedic Multiplier with MAC
`Verilog` â€¢ `ModelSim` â€¢ `Digital VLSI` [file:1]

**Overview:**
- Designed a **16-bit Vedic multiplier** with integrated **MAC (Multiply-Accumulate)** unit using Verilog HDL. [file:1]
- Simulated and functionally verified in **ModelSim**, focusing on high-speed arithmetic and optimized RTL design. [file:1]

**Highlights:**
- Demonstrated clean, modular RTL architecture and timing-aware implementation. [file:1]
- Applicable to DSP blocks, filters, and accelerator-style hardware units. [file:1]

---

### â¤ï¸ ECG Arrhythmia Detection System
`Python` â€¢ `CNN` â€¢ `Machine Learning` â€¢ `Signal Processing` [file:1]

**Overview:**
- Built a **CNN-based system** for automated ECG arrhythmia detection from medical signals. [file:1]
- Implemented preprocessing pipeline for denoising, normalization, and feature extraction tailored to ECG waveforms. [file:1]

**Impact:**
- Aims to improve diagnostic accuracy and assist clinicians with early, consistent detection. [file:1]

---

### ğŸ¤– Smart Robotic Car with Autonomous Navigation
`Arduino` â€¢ `Bluetooth` â€¢ `Ultrasonic & IR Sensors` [file:1]

**Overview:**
- Developed an **autonomous robotic car** with Bluetooth control and real-time obstacle avoidance. [file:1]
- Integrated **ultrasonic** and **IR** sensors for collision prevention and basic path planning. [file:1]

**Features:**
- Manual + autonomous modes for flexible experimentation. [file:1]
- Showcases embedded control, sensor fusion basics, and real-world robotics prototyping. [file:1]

---

### ğŸ“¡ Arduino-Based Radar System
`Arduino` â€¢ `Ultrasonic Sensor` â€¢ `Servo Motor` â€¢ `Processing IDE` [file:1]

**Overview:**
- Created a **real-time radar system** for object detection using an ultrasonic sensor mounted on a servo. [file:1]
- Built a **Processing-based GUI** to visualize object distance and angle in a radar-like sweep. [file:1]

**Outcome:**
- Bridges embedded hardware, control, and visualization into a single interactive system. [file:1]

---

## ğŸ›  Technical Skills

<div align="center">

### Programming Languages

![Verilog](https://img.shields.io/badge/Verilog-HDL-FF6F00?style=for-the-badge&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Java](https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)

### VLSI, RTL & Simulation

![Quartus](https://img.shields.io/badge/Quartus_Prime_Lite-1E90FF?style=for-the-badge&logo=intel&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-14354C?style=for-the-badge&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-FF7F50?style=for-the-badge&logo=mathworks&logoColor=white)
![Multisim](https://img.shields.io/badge/NI_Multisim-0099CC?style=for-the-badge&logoColor=white)
![LTspice](https://img.shields.io/badge/LTspice-CC0000?style=for-the-badge&logoColor=white)

### Embedded & Hardware

![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![Embedded C](https://img.shields.io/badge/Embedded_C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Digital Design](https://img.shields.io/badge/Digital_Circuits-800080?style=for-the-badge&logoColor=white)

### ML & Signal Processing

![Python](https://img.shields.io/badge/Python-ML-3776AB?style=for-the-badge&logo=python&logoColor=white)
![CNN](https://img.shields.io/badge/Deep_Learning-CNN-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)

</div>

---

## ğŸ“ Education

<div align="center">

### Vellore Institute of Technology (VIT), Vellore
**Bachelor of Technology â€“ Electronics and Communication Engineering** [file:1]  
ğŸ“… July 2024 â€“ May 2028  
ğŸ“ Vellore, Tamil Nadu, India  

</div>

<table align="center">
<tr>
<td align="center" width="33%">
<img src="https://img.icons8.com/fluency/96/000000/graduation-cap.png" width="60"/>
<h3>9.61 / 10.0</h3>
<p>CGPA</p>
</td>
<td align="center" width="33%">
<img src="https://img.icons8.com/fluency/96/000000/electronics.png" width="60"/>
<h3>ECE</h3>
<p>VLSI & Embedded</p>
</td>
<td align="center" width="33%">
<img src="https://img.icons8.com/fluency/96/000000/star.png" width="60"/>
<h3>NPTEL</h3>
<p>Verilog Hardware Modeling</p>
</td>
</tr>
</table>

**Focus Areas:**
- VLSI & Digital System Design [file:1]  
- Embedded Systems & Microcontrollers [file:1]  
- Signal Processing & ML-based detection systems [file:1]  

---

## ğŸ… Certifications & Recognition

<div align="center">

| ğŸ… Certification / Award | ğŸ“ Issuer | ğŸ“… Year | ğŸ¯ Details |
|:-------------------------|:---------|:--------|:-----------|
| **Hardware Modeling using Verilog HDL** | NPTEL (IIT) | 2025 | Rigorous course on RTL design and Verilog modeling. [file:1] |
| **SignalQuest Finalist** | Shaastra, IIT Madras | 2026 | Finalist in high-level signal processing competition. [file:1] |

</div>

---

## ğŸ“š Continuous Learning

<div align="center">

### ğŸ¯ Currently Exploring

</div>

<table>
<tr>
<td width="50%">

**Learning:**
- Advanced RTL optimization techniques  
- Low-power VLSI and digital design  
- FPGA-based accelerators for ML workloads  
- Robust signal processing chains  

</td>
<td width="50%">

**Building:**
- More efficient arithmetic blocks (MACs, multipliers)  
- Embedded systems with real-world sensors  
- ML-assisted signal analysis workflows  
- Robotics and radar-style perception systems  

</td>
</tr>
</table>

---

## ğŸ“Š GitHub Analytics

<div align="center">

<img height="180em" src="https://github-readme-stats.vercel.app/api?username=USERNAME&show_icons=true&theme=tokyonight&hide_border=true&count_private=true&include_all_commits=true"/>
<img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=USERNAME&layout=compact&theme=tokyonight&hide_border=true&langs_count=8"/>

<img src="https://github-readme-streak-stats.herokuapp.com/?user=USERNAME&theme=tokyonight&hide_border=true"/>

[![Activity Graph](https://github-readme-activity-graph.vercel.app/graph?username=USERNAME&theme=tokyo-night&hide_border=true&area=true)](https://github.com/USERNAME)

</div>

---

## ğŸ’­ Philosophy

<div align="center">

> *"Great systems donâ€™t just run; they resonate â€” from RTL to real-world impact."*

### ğŸ¯ Core Principles

**ğŸ” Design with Intent** â€¢ Every gate and line of code should have a purpose  
**âš™ï¸ Simulate Before Silicon** â€¢ Trust waveforms before hardware  
**ğŸ¤ Build Together** â€¢ Collaboration and clarity over complexity  
**ğŸ“ˆ Keep Evolving** â€¢ Iterate on both designs and skills  
**ğŸ’¡ Impact > Hype** â€¢ Useful systems beat buzzwords

</div>

---

## ğŸ¤ Letâ€™s Connect & Collaborate!

<div align="center">

### ğŸ’¼ Open To

<table>
<tr>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/research.png" width="60"/>
<h4>Research Roles</h4>
<p>VLSI, DSP, Embedded ML</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/briefcase.png" width="60"/>
<h4>Internships</h4>
<p>VLSI, RTL, Embedded</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/code.png" width="60"/>
<h4>Open Source</h4>
<p>HDL, Robotics, Tools</p>
</td>
<td align="center" width="25%">
<img src="https://img.icons8.com/fluency/96/000000/chat.png" width="60"/>
<h4>Tech Chats</h4>
<p>Signals, Hardware, ML</p>
</td>
</tr>
</table>

### ğŸ“¬ Contact Information

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/)
[![Email](https://img.shields.io/badge/Email-hariharan.t.2007%40gmail.com-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:hariharan.t.2007@gmail.com)

**ğŸ“ Location:** Tamil Nadu, India  
**ğŸ“§ Email:** [hariharan.t.2007@gmail.com](mailto:hariharan.t.2007@gmail.com) [file:1]  
**ğŸ“± Phone:** +91 73053 25266 [file:1]

</div>

---

<div align="center">

### ğŸ’¡ Fun Fact

*From Vedic multipliers to robotic cars, every project is another experiment in making hardware just a bit smarter.* âš™ï¸ğŸ¤–

**Design with precision â€¢ Simulate with patience â€¢ Build with curiosity**

---

### â­ Thanks for visiting! Explore the repos below

**If you find my work interesting:**
- ğŸŒŸ Star the repositories  
- ğŸ”” Follow for updates  
- ğŸ’¬ Reach out for collaboration  
- ğŸ“§ Share feedback & ideas  

---

**âš¡ From Hariharan â€¢ Bridging electrons, code, and intelligence â€” one design at a time**

</div>
