
STM32F405_Logic_Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008024  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080081b8  080081b8  000181b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085d4  080085d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080085d4  080085d4  000185d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085dc  080085dc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085dc  080085dc  000185dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085e0  080085e0  000185e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080085e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000002d4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004b0  200004b0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000180a0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a9b  00000000  00000000  000382ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  0003ad48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001320  00000000  00000000  0003c138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022bf1  00000000  00000000  0003d458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000175d9  00000000  00000000  00060049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4fed  00000000  00000000  00077622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014c60f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006828  00000000  00000000  0014c664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800819c 	.word	0x0800819c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800819c 	.word	0x0800819c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b08e      	sub	sp, #56	; 0x38
 8000f44:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f46:	f001 f85f 	bl	8002008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4a:	f000 f871 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4e:	f000 fb5d 	bl	800160c <MX_GPIO_Init>
  MX_CAN2_Init();
 8000f52:	f000 f9c1 	bl	80012d8 <MX_CAN2_Init>
  MX_ADC1_Init();
 8000f56:	f000 f8c9 	bl	80010ec <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f5a:	f000 f919 	bl	8001190 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000f5e:	f000 f969 	bl	8001234 <MX_ADC3_Init>
  MX_I2C1_Init();
 8000f62:	f000 f9ed 	bl	8001340 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000f66:	f000 fa19 	bl	800139c <MX_SPI1_Init>
  MX_TIM1_Init();
 8000f6a:	f000 fa4d 	bl	8001408 <MX_TIM1_Init>
  MX_DMA_Init();
 8000f6e:	f000 fb2d 	bl	80015cc <MX_DMA_Init>
  MX_UART4_Init();
 8000f72:	f000 fb01 	bl	8001578 <MX_UART4_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Voltage Sensing
	 rawVoltage = getRawVoltage();
 8000f76:	f000 fbad 	bl	80016d4 <getRawVoltage>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 convertedVoltage = convertVoltage(rawVoltage);
 8000f7e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 fbd1 	bl	8001728 <convertVoltage>
 8000f86:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

	 //Current Sensing
	 rawCurrent = getRawCurrent();
 8000f8a:	f000 fbb7 	bl	80016fc <getRawCurrent>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	84fb      	strh	r3, [r7, #38]	; 0x26
	 convertedCurrent = convertCurrent(rawCurrent);
 8000f92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fbf7 	bl	8001788 <convertCurrent>
 8000f9a:	ed87 0a08 	vstr	s0, [r7, #32]

	 //Transmitting both Current and Voltage through UART
	 sprintf(currentMsg, "V: %f C: %f \r\n", convertedVoltage, convertedCurrent);
 8000f9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fa0:	f7ff fad2 	bl	8000548 <__aeabi_f2d>
 8000fa4:	4604      	mov	r4, r0
 8000fa6:	460d      	mov	r5, r1
 8000fa8:	6a38      	ldr	r0, [r7, #32]
 8000faa:	f7ff facd 	bl	8000548 <__aeabi_f2d>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4638      	mov	r0, r7
 8000fb4:	e9cd 2300 	strd	r2, r3, [sp]
 8000fb8:	4622      	mov	r2, r4
 8000fba:	462b      	mov	r3, r5
 8000fbc:	4919      	ldr	r1, [pc, #100]	; (8001024 <main+0xe4>)
 8000fbe:	f004 fec1 	bl	8005d44 <siprintf>
	 HAL_UART_Transmit(&huart4, (uint8_t*) currentMsg, strlen(currentMsg), HAL_MAX_DELAY);
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff f903 	bl	80001d0 <strlen>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	4639      	mov	r1, r7
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fd4:	4814      	ldr	r0, [pc, #80]	; (8001028 <main+0xe8>)
 8000fd6:	f003 ff50 	bl	8004e7a <HAL_UART_Transmit>


	 //Fault testing
	 if (!validateAll(convertedVoltage, convertedCurrent)){break;}
 8000fda:	edd7 0a08 	vldr	s1, [r7, #32]
 8000fde:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8000fe2:	f000 fbff 	bl	80017e4 <validateAll>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	f083 0301 	eor.w	r3, r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d100      	bne.n	8000ff4 <main+0xb4>
	 rawVoltage = getRawVoltage();
 8000ff2:	e7c0      	b.n	8000f76 <main+0x36>
	 if (!validateAll(convertedVoltage, convertedCurrent)){break;}
 8000ff4:	bf00      	nop

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  sprintf(currentMsg, "Done! \r\n");
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	490c      	ldr	r1, [pc, #48]	; (800102c <main+0xec>)
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fea2 	bl	8005d44 <siprintf>
  HAL_UART_Transmit(&huart4, (uint8_t*) currentMsg, strlen(currentMsg), HAL_MAX_DELAY);
 8001000:	463b      	mov	r3, r7
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff f8e4 	bl	80001d0 <strlen>
 8001008:	4603      	mov	r3, r0
 800100a:	b29a      	uxth	r2, r3
 800100c:	4639      	mov	r1, r7
 800100e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001012:	4805      	ldr	r0, [pc, #20]	; (8001028 <main+0xe8>)
 8001014:	f003 ff31 	bl	8004e7a <HAL_UART_Transmit>
 8001018:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800101a:	4618      	mov	r0, r3
 800101c:	3730      	adds	r7, #48	; 0x30
 800101e:	46bd      	mov	sp, r7
 8001020:	bdb0      	pop	{r4, r5, r7, pc}
 8001022:	bf00      	nop
 8001024:	080081b8 	.word	0x080081b8
 8001028:	200003a0 	.word	0x200003a0
 800102c:	080081c8 	.word	0x080081c8

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b094      	sub	sp, #80	; 0x50
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0320 	add.w	r3, r7, #32
 800103a:	2230      	movs	r2, #48	; 0x30
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f004 fa0e 	bl	8005460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <SystemClock_Config+0xb4>)
 800105a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105c:	4a21      	ldr	r2, [pc, #132]	; (80010e4 <SystemClock_Config+0xb4>)
 800105e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001062:	6413      	str	r3, [r2, #64]	; 0x40
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <SystemClock_Config+0xb4>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	4b1c      	ldr	r3, [pc, #112]	; (80010e8 <SystemClock_Config+0xb8>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a1b      	ldr	r2, [pc, #108]	; (80010e8 <SystemClock_Config+0xb8>)
 800107a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107e:	6013      	str	r3, [r2, #0]
 8001080:	4b19      	ldr	r3, [pc, #100]	; (80010e8 <SystemClock_Config+0xb8>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108c:	2302      	movs	r3, #2
 800108e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001090:	2301      	movs	r3, #1
 8001092:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001094:	2310      	movs	r3, #16
 8001096:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001098:	2300      	movs	r3, #0
 800109a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109c:	f107 0320 	add.w	r3, r7, #32
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 fbe1 	bl	8003868 <HAL_RCC_OscConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010ac:	f000 fba8 	bl	8001800 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b0:	230f      	movs	r3, #15
 80010b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010b4:	2300      	movs	r3, #0
 80010b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 fe44 	bl	8003d58 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010d6:	f000 fb93 	bl	8001800 <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	; 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <MX_ADC1_Init+0x98>)
 8001100:	4a21      	ldr	r2, [pc, #132]	; (8001188 <MX_ADC1_Init+0x9c>)
 8001102:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001104:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <MX_ADC1_Init+0x98>)
 8001106:	2200      	movs	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800110a:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <MX_ADC1_Init+0x98>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001110:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <MX_ADC1_Init+0x98>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001116:	4b1b      	ldr	r3, [pc, #108]	; (8001184 <MX_ADC1_Init+0x98>)
 8001118:	2200      	movs	r2, #0
 800111a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <MX_ADC1_Init+0x98>)
 800111e:	2200      	movs	r2, #0
 8001120:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001124:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_ADC1_Init+0x98>)
 8001126:	2200      	movs	r2, #0
 8001128:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <MX_ADC1_Init+0x98>)
 800112c:	4a17      	ldr	r2, [pc, #92]	; (800118c <MX_ADC1_Init+0xa0>)
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_ADC1_Init+0x98>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <MX_ADC1_Init+0x98>)
 8001138:	2201      	movs	r2, #1
 800113a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_ADC1_Init+0x98>)
 800113e:	2200      	movs	r2, #0
 8001140:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_ADC1_Init+0x98>)
 8001146:	2201      	movs	r2, #1
 8001148:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114a:	480e      	ldr	r0, [pc, #56]	; (8001184 <MX_ADC1_Init+0x98>)
 800114c:	f000 ffce 	bl	80020ec <HAL_ADC_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001156:	f000 fb53 	bl	8001800 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800115a:	230a      	movs	r3, #10
 800115c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800115e:	2301      	movs	r3, #1
 8001160:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001166:	463b      	mov	r3, r7
 8001168:	4619      	mov	r1, r3
 800116a:	4806      	ldr	r0, [pc, #24]	; (8001184 <MX_ADC1_Init+0x98>)
 800116c:	f001 f96c 	bl	8002448 <HAL_ADC_ConfigChannel>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001176:	f000 fb43 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200002a0 	.word	0x200002a0
 8001188:	40012000 	.word	0x40012000
 800118c:	0f000001 	.word	0x0f000001

08001190 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001196:	463b      	mov	r3, r7
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80011a2:	4b21      	ldr	r3, [pc, #132]	; (8001228 <MX_ADC2_Init+0x98>)
 80011a4:	4a21      	ldr	r2, [pc, #132]	; (800122c <MX_ADC2_Init+0x9c>)
 80011a6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011a8:	4b1f      	ldr	r3, [pc, #124]	; (8001228 <MX_ADC2_Init+0x98>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011ae:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <MX_ADC2_Init+0x98>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <MX_ADC2_Init+0x98>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011ba:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <MX_ADC2_Init+0x98>)
 80011bc:	2200      	movs	r2, #0
 80011be:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011c0:	4b19      	ldr	r3, [pc, #100]	; (8001228 <MX_ADC2_Init+0x98>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c8:	4b17      	ldr	r3, [pc, #92]	; (8001228 <MX_ADC2_Init+0x98>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <MX_ADC2_Init+0x98>)
 80011d0:	4a17      	ldr	r2, [pc, #92]	; (8001230 <MX_ADC2_Init+0xa0>)
 80011d2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d4:	4b14      	ldr	r3, [pc, #80]	; (8001228 <MX_ADC2_Init+0x98>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <MX_ADC2_Init+0x98>)
 80011dc:	2201      	movs	r2, #1
 80011de:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_ADC2_Init+0x98>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_ADC2_Init+0x98>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011ee:	480e      	ldr	r0, [pc, #56]	; (8001228 <MX_ADC2_Init+0x98>)
 80011f0:	f000 ff7c 	bl	80020ec <HAL_ADC_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80011fa:	f000 fb01 	bl	8001800 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80011fe:	230b      	movs	r3, #11
 8001200:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001202:	2301      	movs	r3, #1
 8001204:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800120a:	463b      	mov	r3, r7
 800120c:	4619      	mov	r1, r3
 800120e:	4806      	ldr	r0, [pc, #24]	; (8001228 <MX_ADC2_Init+0x98>)
 8001210:	f001 f91a 	bl	8002448 <HAL_ADC_ConfigChannel>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800121a:	f000 faf1 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000204 	.word	0x20000204
 800122c:	40012100 	.word	0x40012100
 8001230:	0f000001 	.word	0x0f000001

08001234 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001246:	4b21      	ldr	r3, [pc, #132]	; (80012cc <MX_ADC3_Init+0x98>)
 8001248:	4a21      	ldr	r2, [pc, #132]	; (80012d0 <MX_ADC3_Init+0x9c>)
 800124a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800124c:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <MX_ADC3_Init+0x98>)
 800124e:	2200      	movs	r2, #0
 8001250:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001252:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <MX_ADC3_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001258:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MX_ADC3_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800125e:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <MX_ADC3_Init+0x98>)
 8001260:	2200      	movs	r2, #0
 8001262:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <MX_ADC3_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126c:	4b17      	ldr	r3, [pc, #92]	; (80012cc <MX_ADC3_Init+0x98>)
 800126e:	2200      	movs	r2, #0
 8001270:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001272:	4b16      	ldr	r3, [pc, #88]	; (80012cc <MX_ADC3_Init+0x98>)
 8001274:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <MX_ADC3_Init+0xa0>)
 8001276:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MX_ADC3_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <MX_ADC3_Init+0x98>)
 8001280:	2201      	movs	r2, #1
 8001282:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <MX_ADC3_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <MX_ADC3_Init+0x98>)
 800128e:	2201      	movs	r2, #1
 8001290:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001292:	480e      	ldr	r0, [pc, #56]	; (80012cc <MX_ADC3_Init+0x98>)
 8001294:	f000 ff2a 	bl	80020ec <HAL_ADC_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800129e:	f000 faaf 	bl	8001800 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012a2:	2302      	movs	r3, #2
 80012a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012a6:	2301      	movs	r3, #1
 80012a8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012ae:	463b      	mov	r3, r7
 80012b0:	4619      	mov	r1, r3
 80012b2:	4806      	ldr	r0, [pc, #24]	; (80012cc <MX_ADC3_Init+0x98>)
 80012b4:	f001 f8c8 	bl	8002448 <HAL_ADC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 80012be:	f000 fa9f 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20000310 	.word	0x20000310
 80012d0:	40012200 	.word	0x40012200
 80012d4:	0f000001 	.word	0x0f000001

080012d8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80012dc:	4b16      	ldr	r3, [pc, #88]	; (8001338 <MX_CAN2_Init+0x60>)
 80012de:	4a17      	ldr	r2, [pc, #92]	; (800133c <MX_CAN2_Init+0x64>)
 80012e0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_CAN2_Init+0x60>)
 80012e4:	2210      	movs	r2, #16
 80012e6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80012e8:	4b13      	ldr	r3, [pc, #76]	; (8001338 <MX_CAN2_Init+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <MX_CAN2_Init+0x60>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80012f4:	4b10      	ldr	r3, [pc, #64]	; (8001338 <MX_CAN2_Init+0x60>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_CAN2_Init+0x60>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <MX_CAN2_Init+0x60>)
 8001302:	2200      	movs	r2, #0
 8001304:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_CAN2_Init+0x60>)
 8001308:	2200      	movs	r2, #0
 800130a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800130c:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <MX_CAN2_Init+0x60>)
 800130e:	2200      	movs	r2, #0
 8001310:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <MX_CAN2_Init+0x60>)
 8001314:	2200      	movs	r2, #0
 8001316:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001318:	4b07      	ldr	r3, [pc, #28]	; (8001338 <MX_CAN2_Init+0x60>)
 800131a:	2200      	movs	r2, #0
 800131c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <MX_CAN2_Init+0x60>)
 8001320:	2200      	movs	r2, #0
 8001322:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001324:	4804      	ldr	r0, [pc, #16]	; (8001338 <MX_CAN2_Init+0x60>)
 8001326:	f001 faad 	bl	8002884 <HAL_CAN_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8001330:	f000 fa66 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200002e8 	.word	0x200002e8
 800133c:	40006800 	.word	0x40006800

08001340 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <MX_I2C1_Init+0x50>)
 8001346:	4a13      	ldr	r2, [pc, #76]	; (8001394 <MX_I2C1_Init+0x54>)
 8001348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800134a:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_I2C1_Init+0x50>)
 800134c:	4a12      	ldr	r2, [pc, #72]	; (8001398 <MX_I2C1_Init+0x58>)
 800134e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <MX_I2C1_Init+0x50>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_I2C1_Init+0x50>)
 8001358:	2200      	movs	r2, #0
 800135a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_I2C1_Init+0x50>)
 800135e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001362:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <MX_I2C1_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_I2C1_Init+0x50>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <MX_I2C1_Init+0x50>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_I2C1_Init+0x50>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800137c:	4804      	ldr	r0, [pc, #16]	; (8001390 <MX_I2C1_Init+0x50>)
 800137e:	f002 f92f 	bl	80035e0 <HAL_I2C_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001388:	f000 fa3a 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	2000024c 	.word	0x2000024c
 8001394:	40005400 	.word	0x40005400
 8001398:	000186a0 	.word	0x000186a0

0800139c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a0:	4b17      	ldr	r3, [pc, #92]	; (8001400 <MX_SPI1_Init+0x64>)
 80013a2:	4a18      	ldr	r2, [pc, #96]	; (8001404 <MX_SPI1_Init+0x68>)
 80013a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <MX_SPI1_Init+0x64>)
 80013a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ae:	4b14      	ldr	r3, [pc, #80]	; (8001400 <MX_SPI1_Init+0x64>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_SPI1_Init+0x64>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_SPI1_Init+0x64>)
 80013bc:	2200      	movs	r2, #0
 80013be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_SPI1_Init+0x64>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_SPI1_Init+0x64>)
 80013c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_SPI1_Init+0x64>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <MX_SPI1_Init+0x64>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <MX_SPI1_Init+0x64>)
 80013dc:	2200      	movs	r2, #0
 80013de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <MX_SPI1_Init+0x64>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <MX_SPI1_Init+0x64>)
 80013e8:	220a      	movs	r2, #10
 80013ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <MX_SPI1_Init+0x64>)
 80013ee:	f002 fe83 	bl	80040f8 <HAL_SPI_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013f8:	f000 fa02 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200003e4 	.word	0x200003e4
 8001404:	40013000 	.word	0x40013000

08001408 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b096      	sub	sp, #88	; 0x58
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001426:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
 8001436:	615a      	str	r2, [r3, #20]
 8001438:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	2220      	movs	r2, #32
 800143e:	2100      	movs	r1, #0
 8001440:	4618      	mov	r0, r3
 8001442:	f004 f80d 	bl	8005460 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001446:	4b4a      	ldr	r3, [pc, #296]	; (8001570 <MX_TIM1_Init+0x168>)
 8001448:	4a4a      	ldr	r2, [pc, #296]	; (8001574 <MX_TIM1_Init+0x16c>)
 800144a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800144c:	4b48      	ldr	r3, [pc, #288]	; (8001570 <MX_TIM1_Init+0x168>)
 800144e:	2200      	movs	r2, #0
 8001450:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001452:	4b47      	ldr	r3, [pc, #284]	; (8001570 <MX_TIM1_Init+0x168>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001458:	4b45      	ldr	r3, [pc, #276]	; (8001570 <MX_TIM1_Init+0x168>)
 800145a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800145e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001460:	4b43      	ldr	r3, [pc, #268]	; (8001570 <MX_TIM1_Init+0x168>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001466:	4b42      	ldr	r3, [pc, #264]	; (8001570 <MX_TIM1_Init+0x168>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800146c:	4b40      	ldr	r3, [pc, #256]	; (8001570 <MX_TIM1_Init+0x168>)
 800146e:	2280      	movs	r2, #128	; 0x80
 8001470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001472:	483f      	ldr	r0, [pc, #252]	; (8001570 <MX_TIM1_Init+0x168>)
 8001474:	f002 fec9 	bl	800420a <HAL_TIM_Base_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800147e:	f000 f9bf 	bl	8001800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001486:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001488:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800148c:	4619      	mov	r1, r3
 800148e:	4838      	ldr	r0, [pc, #224]	; (8001570 <MX_TIM1_Init+0x168>)
 8001490:	f003 f826 	bl	80044e0 <HAL_TIM_ConfigClockSource>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800149a:	f000 f9b1 	bl	8001800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800149e:	4834      	ldr	r0, [pc, #208]	; (8001570 <MX_TIM1_Init+0x168>)
 80014a0:	f002 ff02 	bl	80042a8 <HAL_TIM_PWM_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014aa:	f000 f9a9 	bl	8001800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014ba:	4619      	mov	r1, r3
 80014bc:	482c      	ldr	r0, [pc, #176]	; (8001570 <MX_TIM1_Init+0x168>)
 80014be:	f003 fbc1 	bl	8004c44 <HAL_TIMEx_MasterConfigSynchronization>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014c8:	f000 f99a 	bl	8001800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014cc:	2360      	movs	r3, #96	; 0x60
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014d8:	2300      	movs	r3, #0
 80014da:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014e4:	2300      	movs	r3, #0
 80014e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ec:	2200      	movs	r2, #0
 80014ee:	4619      	mov	r1, r3
 80014f0:	481f      	ldr	r0, [pc, #124]	; (8001570 <MX_TIM1_Init+0x168>)
 80014f2:	f002 ff33 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80014fc:	f000 f980 	bl	8001800 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001504:	2204      	movs	r2, #4
 8001506:	4619      	mov	r1, r3
 8001508:	4819      	ldr	r0, [pc, #100]	; (8001570 <MX_TIM1_Init+0x168>)
 800150a:	f002 ff27 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001514:	f000 f974 	bl	8001800 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001518:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151c:	2208      	movs	r2, #8
 800151e:	4619      	mov	r1, r3
 8001520:	4813      	ldr	r0, [pc, #76]	; (8001570 <MX_TIM1_Init+0x168>)
 8001522:	f002 ff1b 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800152c:	f000 f968 	bl	8001800 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001544:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001548:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4807      	ldr	r0, [pc, #28]	; (8001570 <MX_TIM1_Init+0x168>)
 8001554:	f003 fbf2 	bl	8004d3c <HAL_TIMEx_ConfigBreakDeadTime>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800155e:	f000 f94f 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001562:	4803      	ldr	r0, [pc, #12]	; (8001570 <MX_TIM1_Init+0x168>)
 8001564:	f000 fb76 	bl	8001c54 <HAL_TIM_MspPostInit>

}
 8001568:	bf00      	nop
 800156a:	3758      	adds	r7, #88	; 0x58
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000358 	.word	0x20000358
 8001574:	40010000 	.word	0x40010000

08001578 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_UART4_Init+0x4c>)
 800157e:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <MX_UART4_Init+0x50>)
 8001580:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001582:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001588:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <MX_UART4_Init+0x4c>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_UART4_Init+0x4c>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015b0:	f003 fc16 	bl	8004de0 <HAL_UART_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80015ba:	f000 f921 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200003a0 	.word	0x200003a0
 80015c8:	40004c00 	.word	0x40004c00

080015cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_DMA_Init+0x3c>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <MX_DMA_Init+0x3c>)
 80015dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015e0:	6313      	str	r3, [r2, #48]	; 0x30
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_DMA_Init+0x3c>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2100      	movs	r1, #0
 80015f2:	203a      	movs	r0, #58	; 0x3a
 80015f4:	f001 fb1d 	bl	8002c32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80015f8:	203a      	movs	r0, #58	; 0x3a
 80015fa:	f001 fb36 	bl	8002c6a <HAL_NVIC_EnableIRQ>

}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40023800 	.word	0x40023800

0800160c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 030c 	add.w	r3, r7, #12
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b28      	ldr	r3, [pc, #160]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a27      	ldr	r2, [pc, #156]	; (80016c8 <MX_GPIO_Init+0xbc>)
 800162c:	f043 0304 	orr.w	r3, r3, #4
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0304 	and.w	r3, r3, #4
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a20      	ldr	r2, [pc, #128]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a19      	ldr	r2, [pc, #100]	; (80016c8 <MX_GPIO_Init+0xbc>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_GPIO_Init+0xbc>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	2107      	movs	r1, #7
 800167a:	4814      	ldr	r0, [pc, #80]	; (80016cc <MX_GPIO_Init+0xc0>)
 800167c:	f001 ff96 	bl	80035ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4;
 8001680:	f242 0310 	movw	r3, #8208	; 0x2010
 8001684:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	2302      	movs	r3, #2
 8001688:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8001692:	230f      	movs	r3, #15
 8001694:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <MX_GPIO_Init+0xc4>)
 800169e:	f001 fde9 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80016a2:	2307      	movs	r3, #7
 80016a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_GPIO_Init+0xc0>)
 80016ba:	f001 fddb 	bl	8003274 <HAL_GPIO_Init>

}
 80016be:	bf00      	nop
 80016c0:	3720      	adds	r7, #32
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020400 	.word	0x40020400
 80016d0:	40020800 	.word	0x40020800

080016d4 <getRawVoltage>:

/* USER CODE BEGIN 4 */

//Read raw voltage from pin
uint16_t getRawVoltage(){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80016d8:	4807      	ldr	r0, [pc, #28]	; (80016f8 <getRawVoltage+0x24>)
 80016da:	f000 fd4b 	bl	8002174 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80016de:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016e2:	4805      	ldr	r0, [pc, #20]	; (80016f8 <getRawVoltage+0x24>)
 80016e4:	f000 fe18 	bl	8002318 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(&hadc1);
 80016e8:	4803      	ldr	r0, [pc, #12]	; (80016f8 <getRawVoltage+0x24>)
 80016ea:	f000 fea0 	bl	800242e <HAL_ADC_GetValue>
 80016ee:	4603      	mov	r3, r0
 80016f0:	b29b      	uxth	r3, r3
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200002a0 	.word	0x200002a0

080016fc <getRawCurrent>:

//Read raw current from pin
uint16_t getRawCurrent(){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 8001700:	4807      	ldr	r0, [pc, #28]	; (8001720 <getRawCurrent+0x24>)
 8001702:	f000 fd37 	bl	8002174 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001706:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <getRawCurrent+0x24>)
 800170c:	f000 fe04 	bl	8002318 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(&hadc2);
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <getRawCurrent+0x24>)
 8001712:	f000 fe8c 	bl	800242e <HAL_ADC_GetValue>
 8001716:	4603      	mov	r3, r0
 8001718:	b29b      	uxth	r3, r3
}
 800171a:	4618      	mov	r0, r3
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000204 	.word	0x20000204
 8001724:	00000000 	.word	0x00000000

08001728 <convertVoltage>:

//Convert raw voltage reading to volts
float convertVoltage(uint16_t voltage){
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	80fb      	strh	r3, [r7, #6]
	return (float)voltage/4095*3.3;
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800173c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001780 <convertVoltage+0x58>
 8001740:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001744:	ee16 0a90 	vmov	r0, s13
 8001748:	f7fe fefe 	bl	8000548 <__aeabi_f2d>
 800174c:	a30a      	add	r3, pc, #40	; (adr r3, 8001778 <convertVoltage+0x50>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	f7fe ff51 	bl	80005f8 <__aeabi_dmul>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	f7ff fa23 	bl	8000ba8 <__aeabi_d2f>
 8001762:	4603      	mov	r3, r0
 8001764:	ee07 3a90 	vmov	s15, r3
}
 8001768:	eeb0 0a67 	vmov.f32	s0, s15
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	f3af 8000 	nop.w
 8001778:	66666666 	.word	0x66666666
 800177c:	400a6666 	.word	0x400a6666
 8001780:	457ff000 	.word	0x457ff000
 8001784:	00000000 	.word	0x00000000

08001788 <convertCurrent>:

//Convert raw voltage to volts
float convertCurrent( uint16_t current){
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	80fb      	strh	r3, [r7, #6]
	return (float)current/4095*3.3;
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800179c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80017e0 <convertCurrent+0x58>
 80017a0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017a4:	ee16 0a90 	vmov	r0, s13
 80017a8:	f7fe fece 	bl	8000548 <__aeabi_f2d>
 80017ac:	a30a      	add	r3, pc, #40	; (adr r3, 80017d8 <convertCurrent+0x50>)
 80017ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b2:	f7fe ff21 	bl	80005f8 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f7ff f9f3 	bl	8000ba8 <__aeabi_d2f>
 80017c2:	4603      	mov	r3, r0
 80017c4:	ee07 3a90 	vmov	s15, r3
}
 80017c8:	eeb0 0a67 	vmov.f32	s0, s15
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	f3af 8000 	nop.w
 80017d8:	66666666 	.word	0x66666666
 80017dc:	400a6666 	.word	0x400a6666
 80017e0:	457ff000 	.word	0x457ff000

080017e4 <validateAll>:

//Check if voltage and current are under max values
bool validateAll(float voltage, float current){
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	ed87 0a01 	vstr	s0, [r7, #4]
 80017ee:	edc7 0a00 	vstr	s1, [r7]
//	return voltage<maxVoltageValue && current<maxCurrentValue;
	return 0==0;
 80017f2:	2301      	movs	r3, #1

}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001804:	b672      	cpsid	i
}
 8001806:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001808:	e7fe      	b.n	8001808 <Error_Handler+0x8>
	...

0800180c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_MspInit+0x4c>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	4a0f      	ldr	r2, [pc, #60]	; (8001858 <HAL_MspInit+0x4c>)
 800181c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001820:	6453      	str	r3, [r2, #68]	; 0x44
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_MspInit+0x4c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_MspInit+0x4c>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <HAL_MspInit+0x4c>)
 8001838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800183c:	6413      	str	r3, [r2, #64]	; 0x40
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800

0800185c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08e      	sub	sp, #56	; 0x38
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a6a      	ldr	r2, [pc, #424]	; (8001a24 <HAL_ADC_MspInit+0x1c8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d128      	bne.n	80018d0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	623b      	str	r3, [r7, #32]
 8001882:	4b69      	ldr	r3, [pc, #420]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	4a68      	ldr	r2, [pc, #416]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 8001888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188c:	6453      	str	r3, [r2, #68]	; 0x44
 800188e:	4b66      	ldr	r3, [pc, #408]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001896:	623b      	str	r3, [r7, #32]
 8001898:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	4b62      	ldr	r3, [pc, #392]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a61      	ldr	r2, [pc, #388]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b5f      	ldr	r3, [pc, #380]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0304 	and.w	r3, r3, #4
 80018b2:	61fb      	str	r3, [r7, #28]
 80018b4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80018b6:	2321      	movs	r3, #33	; 0x21
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ba:	2303      	movs	r3, #3
 80018bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c6:	4619      	mov	r1, r3
 80018c8:	4858      	ldr	r0, [pc, #352]	; (8001a2c <HAL_ADC_MspInit+0x1d0>)
 80018ca:	f001 fcd3 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80018ce:	e0a4      	b.n	8001a1a <HAL_ADC_MspInit+0x1be>
  else if(hadc->Instance==ADC2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a56      	ldr	r2, [pc, #344]	; (8001a30 <HAL_ADC_MspInit+0x1d4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d158      	bne.n	800198c <HAL_ADC_MspInit+0x130>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
 80018de:	4b52      	ldr	r3, [pc, #328]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	4a51      	ldr	r2, [pc, #324]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018e8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ea:	4b4f      	ldr	r3, [pc, #316]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	4b4b      	ldr	r3, [pc, #300]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a4a      	ldr	r2, [pc, #296]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b48      	ldr	r3, [pc, #288]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8001912:	2322      	movs	r3, #34	; 0x22
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001916:	2303      	movs	r3, #3
 8001918:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001922:	4619      	mov	r1, r3
 8001924:	4841      	ldr	r0, [pc, #260]	; (8001a2c <HAL_ADC_MspInit+0x1d0>)
 8001926:	f001 fca5 	bl	8003274 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800192a:	4b42      	ldr	r3, [pc, #264]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 800192c:	4a42      	ldr	r2, [pc, #264]	; (8001a38 <HAL_ADC_MspInit+0x1dc>)
 800192e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001930:	4b40      	ldr	r3, [pc, #256]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001932:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001936:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001938:	4b3e      	ldr	r3, [pc, #248]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800193e:	4b3d      	ldr	r3, [pc, #244]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001940:	2200      	movs	r2, #0
 8001942:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001944:	4b3b      	ldr	r3, [pc, #236]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001946:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800194a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800194c:	4b39      	ldr	r3, [pc, #228]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 800194e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001952:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001954:	4b37      	ldr	r3, [pc, #220]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800195a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800195c:	4b35      	ldr	r3, [pc, #212]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001962:	4b34      	ldr	r3, [pc, #208]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001968:	4b32      	ldr	r3, [pc, #200]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800196e:	4831      	ldr	r0, [pc, #196]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001970:	f001 f996 	bl	8002ca0 <HAL_DMA_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_ADC_MspInit+0x122>
      Error_Handler();
 800197a:	f7ff ff41 	bl	8001800 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a2c      	ldr	r2, [pc, #176]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001982:	639a      	str	r2, [r3, #56]	; 0x38
 8001984:	4a2b      	ldr	r2, [pc, #172]	; (8001a34 <HAL_ADC_MspInit+0x1d8>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6393      	str	r3, [r2, #56]	; 0x38
}
 800198a:	e046      	b.n	8001a1a <HAL_ADC_MspInit+0x1be>
  else if(hadc->Instance==ADC3)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	; (8001a3c <HAL_ADC_MspInit+0x1e0>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d141      	bne.n	8001a1a <HAL_ADC_MspInit+0x1be>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a1b      	ldr	r2, [pc, #108]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_ADC_MspInit+0x1cc>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ea:	230c      	movs	r3, #12
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ee:	2303      	movs	r3, #3
 80019f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019fa:	4619      	mov	r1, r3
 80019fc:	480b      	ldr	r0, [pc, #44]	; (8001a2c <HAL_ADC_MspInit+0x1d0>)
 80019fe:	f001 fc39 	bl	8003274 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a02:	230c      	movs	r3, #12
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a06:	2303      	movs	r3, #3
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a12:	4619      	mov	r1, r3
 8001a14:	480a      	ldr	r0, [pc, #40]	; (8001a40 <HAL_ADC_MspInit+0x1e4>)
 8001a16:	f001 fc2d 	bl	8003274 <HAL_GPIO_Init>
}
 8001a1a:	bf00      	nop
 8001a1c:	3738      	adds	r7, #56	; 0x38
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40012000 	.word	0x40012000
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020800 	.word	0x40020800
 8001a30:	40012100 	.word	0x40012100
 8001a34:	2000043c 	.word	0x2000043c
 8001a38:	40026440 	.word	0x40026440
 8001a3c:	40012200 	.word	0x40012200
 8001a40:	40020000 	.word	0x40020000

08001a44 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	; 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a20      	ldr	r2, [pc, #128]	; (8001ae4 <HAL_CAN_MspInit+0xa0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d139      	bne.n	8001ada <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a74:	6413      	str	r3, [r2, #64]	; 0x40
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	4a17      	ldr	r2, [pc, #92]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a90:	6413      	str	r3, [r2, #64]	; 0x40
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a10      	ldr	r2, [pc, #64]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <HAL_CAN_MspInit+0xa4>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001aba:	2360      	movs	r3, #96	; 0x60
 8001abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001aca:	2309      	movs	r3, #9
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4805      	ldr	r0, [pc, #20]	; (8001aec <HAL_CAN_MspInit+0xa8>)
 8001ad6:	f001 fbcd 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001ada:	bf00      	nop
 8001adc:	3728      	adds	r7, #40	; 0x28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40006800 	.word	0x40006800
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40020400 	.word	0x40020400

08001af0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	; 0x28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <HAL_I2C_MspInit+0x84>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d12c      	bne.n	8001b6c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	4b18      	ldr	r3, [pc, #96]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a17      	ldr	r2, [pc, #92]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001b2e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b34:	2312      	movs	r3, #18
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b40:	2304      	movs	r3, #4
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480c      	ldr	r0, [pc, #48]	; (8001b7c <HAL_I2C_MspInit+0x8c>)
 8001b4c:	f001 fb92 	bl	8003274 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b58:	4a07      	ldr	r2, [pc, #28]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b60:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_I2C_MspInit+0x88>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b6c:	bf00      	nop
 8001b6e:	3728      	adds	r7, #40	; 0x28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40005400 	.word	0x40005400
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40020400 	.word	0x40020400

08001b80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a19      	ldr	r2, [pc, #100]	; (8001c04 <HAL_SPI_MspInit+0x84>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d12b      	bne.n	8001bfa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a17      	ldr	r2, [pc, #92]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001bac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <HAL_SPI_MspInit+0x88>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bda:	23e0      	movs	r3, #224	; 0xe0
 8001bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bde:	2302      	movs	r3, #2
 8001be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be6:	2303      	movs	r3, #3
 8001be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bea:	2305      	movs	r3, #5
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <HAL_SPI_MspInit+0x8c>)
 8001bf6:	f001 fb3d 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bfa:	bf00      	nop
 8001bfc:	3728      	adds	r7, #40	; 0x28
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40013000 	.word	0x40013000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000

08001c10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <HAL_TIM_Base_MspInit+0x3c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d10d      	bne.n	8001c3e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_TIM_Base_MspInit+0x40>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	4a09      	ldr	r2, [pc, #36]	; (8001c50 <HAL_TIM_Base_MspInit+0x40>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6453      	str	r3, [r2, #68]	; 0x44
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <HAL_TIM_Base_MspInit+0x40>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40010000 	.word	0x40010000
 8001c50:	40023800 	.word	0x40023800

08001c54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a22      	ldr	r2, [pc, #136]	; (8001cfc <HAL_TIM_MspPostInit+0xa8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d13d      	bne.n	8001cf2 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a20      	ldr	r2, [pc, #128]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001c80:	f043 0302 	orr.w	r3, r3, #2
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b1e      	ldr	r3, [pc, #120]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b1a      	ldr	r3, [pc, #104]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a19      	ldr	r2, [pc, #100]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <HAL_TIM_MspPostInit+0xac>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001cae:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480e      	ldr	r0, [pc, #56]	; (8001d04 <HAL_TIM_MspPostInit+0xb0>)
 8001ccc:	f001 fad2 	bl	8003274 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001cd0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	4619      	mov	r1, r3
 8001cec:	4806      	ldr	r0, [pc, #24]	; (8001d08 <HAL_TIM_MspPostInit+0xb4>)
 8001cee:	f001 fac1 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	; 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40010000 	.word	0x40010000
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40020400 	.word	0x40020400
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	; 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a19      	ldr	r2, [pc, #100]	; (8001d90 <HAL_UART_MspInit+0x84>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d12b      	bne.n	8001d86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	4a17      	ldr	r2, [pc, #92]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a10      	ldr	r2, [pc, #64]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <HAL_UART_MspInit+0x88>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d66:	2303      	movs	r3, #3
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d76:	2308      	movs	r3, #8
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <HAL_UART_MspInit+0x8c>)
 8001d82:	f001 fa77 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	; 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40004c00 	.word	0x40004c00
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020000 	.word	0x40020000

08001d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001da0:	e7fe      	b.n	8001da0 <NMI_Handler+0x4>

08001da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da6:	e7fe      	b.n	8001da6 <HardFault_Handler+0x4>

08001da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dac:	e7fe      	b.n	8001dac <MemManage_Handler+0x4>

08001dae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db2:	e7fe      	b.n	8001db2 <BusFault_Handler+0x4>

08001db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db8:	e7fe      	b.n	8001db8 <UsageFault_Handler+0x4>

08001dba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de8:	f000 f960 	bl	80020ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001df4:	4802      	ldr	r0, [pc, #8]	; (8001e00 <DMA2_Stream2_IRQHandler+0x10>)
 8001df6:	f001 f801 	bl	8002dfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000043c 	.word	0x2000043c

08001e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
	return 1;
 8001e08:	2301      	movs	r3, #1
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <_kill>:

int _kill(int pid, int sig)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e1e:	f003 faf5 	bl	800540c <__errno>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2216      	movs	r2, #22
 8001e26:	601a      	str	r2, [r3, #0]
	return -1;
 8001e28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <_exit>:

void _exit (int status)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff ffe7 	bl	8001e14 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e46:	e7fe      	b.n	8001e46 <_exit+0x12>

08001e48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	e00a      	b.n	8001e70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e5a:	f3af 8000 	nop.w
 8001e5e:	4601      	mov	r1, r0
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	60ba      	str	r2, [r7, #8]
 8001e66:	b2ca      	uxtb	r2, r1
 8001e68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	dbf0      	blt.n	8001e5a <_read+0x12>
	}

return len;
 8001e78:	687b      	ldr	r3, [r7, #4]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	60f8      	str	r0, [r7, #12]
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	e009      	b.n	8001ea8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	60ba      	str	r2, [r7, #8]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	dbf1      	blt.n	8001e94 <_write+0x12>
	}
	return len;
 8001eb0:	687b      	ldr	r3, [r7, #4]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <_close>:

int _close(int file)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
	return -1;
 8001ec2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b083      	sub	sp, #12
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ee2:	605a      	str	r2, [r3, #4]
	return 0;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <_isatty>:

int _isatty(int file)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
	return 1;
 8001efa:	2301      	movs	r3, #1
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
	return 0;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
	...

08001f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <_sbrk+0x5c>)
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <_sbrk+0x60>)
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f38:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f40:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <_sbrk+0x64>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <_sbrk+0x68>)
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f46:	4b10      	ldr	r3, [pc, #64]	; (8001f88 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d207      	bcs.n	8001f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f54:	f003 fa5a 	bl	800540c <__errno>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f62:	e009      	b.n	8001f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6a:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a05      	ldr	r2, [pc, #20]	; (8001f88 <_sbrk+0x64>)
 8001f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20020000 	.word	0x20020000
 8001f84:	00000400 	.word	0x00000400
 8001f88:	200001f8 	.word	0x200001f8
 8001f8c:	200004b0 	.word	0x200004b0

08001f90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f94:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <SystemInit+0x20>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9a:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <SystemInit+0x20>)
 8001f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb8:	480d      	ldr	r0, [pc, #52]	; (8001ff0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fba:	490e      	ldr	r1, [pc, #56]	; (8001ff4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fbc:	4a0e      	ldr	r2, [pc, #56]	; (8001ff8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc0:	e002      	b.n	8001fc8 <LoopCopyDataInit>

08001fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc6:	3304      	adds	r3, #4

08001fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fcc:	d3f9      	bcc.n	8001fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fce:	4a0b      	ldr	r2, [pc, #44]	; (8001ffc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fd0:	4c0b      	ldr	r4, [pc, #44]	; (8002000 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd4:	e001      	b.n	8001fda <LoopFillZerobss>

08001fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd8:	3204      	adds	r2, #4

08001fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fdc:	d3fb      	bcc.n	8001fd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fde:	f7ff ffd7 	bl	8001f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fe2:	f003 fa19 	bl	8005418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe6:	f7fe ffab 	bl	8000f40 <main>
  bx  lr    
 8001fea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ff8:	080085e4 	.word	0x080085e4
  ldr r2, =_sbss
 8001ffc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002000:	200004b0 	.word	0x200004b0

08002004 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002004:	e7fe      	b.n	8002004 <ADC_IRQHandler>
	...

08002008 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800200c:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HAL_Init+0x40>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <HAL_Init+0x40>)
 8002012:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002016:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002018:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <HAL_Init+0x40>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <HAL_Init+0x40>)
 800201e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002022:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002024:	4b08      	ldr	r3, [pc, #32]	; (8002048 <HAL_Init+0x40>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a07      	ldr	r2, [pc, #28]	; (8002048 <HAL_Init+0x40>)
 800202a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002030:	2003      	movs	r0, #3
 8002032:	f000 fdf3 	bl	8002c1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002036:	200f      	movs	r0, #15
 8002038:	f000 f808 	bl	800204c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800203c:	f7ff fbe6 	bl	800180c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40023c00 	.word	0x40023c00

0800204c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_InitTick+0x54>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_InitTick+0x58>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	4619      	mov	r1, r3
 800205e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002062:	fbb3 f3f1 	udiv	r3, r3, r1
 8002066:	fbb2 f3f3 	udiv	r3, r2, r3
 800206a:	4618      	mov	r0, r3
 800206c:	f000 fe0b 	bl	8002c86 <HAL_SYSTICK_Config>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e00e      	b.n	8002098 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b0f      	cmp	r3, #15
 800207e:	d80a      	bhi.n	8002096 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002080:	2200      	movs	r2, #0
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002088:	f000 fdd3 	bl	8002c32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800208c:	4a06      	ldr	r2, [pc, #24]	; (80020a8 <HAL_InitTick+0x5c>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	e000      	b.n	8002098 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
}
 8002098:	4618      	mov	r0, r3
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000000 	.word	0x20000000
 80020a4:	20000008 	.word	0x20000008
 80020a8:	20000004 	.word	0x20000004

080020ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_IncTick+0x20>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_IncTick+0x24>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <HAL_IncTick+0x24>)
 80020be:	6013      	str	r3, [r2, #0]
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20000008 	.word	0x20000008
 80020d0:	2000049c 	.word	0x2000049c

080020d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return uwTick;
 80020d8:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <HAL_GetTick+0x14>)
 80020da:	681b      	ldr	r3, [r3, #0]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	2000049c 	.word	0x2000049c

080020ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e033      	b.n	800216a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	2b00      	cmp	r3, #0
 8002108:	d109      	bne.n	800211e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff fba6 	bl	800185c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	2b00      	cmp	r3, #0
 8002128:	d118      	bne.n	800215c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002132:	f023 0302 	bic.w	r3, r3, #2
 8002136:	f043 0202 	orr.w	r2, r3, #2
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 faa4 	bl	800268c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f023 0303 	bic.w	r3, r3, #3
 8002152:	f043 0201 	orr.w	r2, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	641a      	str	r2, [r3, #64]	; 0x40
 800215a:	e001      	b.n	8002160 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002168:	7bfb      	ldrb	r3, [r7, #15]
}
 800216a:	4618      	mov	r0, r3
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_ADC_Start+0x1a>
 800218a:	2302      	movs	r3, #2
 800218c:	e0b2      	b.n	80022f4 <HAL_ADC_Start+0x180>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d018      	beq.n	80021d6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 0201 	orr.w	r2, r2, #1
 80021b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021b4:	4b52      	ldr	r3, [pc, #328]	; (8002300 <HAL_ADC_Start+0x18c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a52      	ldr	r2, [pc, #328]	; (8002304 <HAL_ADC_Start+0x190>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	0c9a      	lsrs	r2, r3, #18
 80021c0:	4613      	mov	r3, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4413      	add	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80021c8:	e002      	b.n	80021d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f9      	bne.n	80021ca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d17a      	bne.n	80022da <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021ec:	f023 0301 	bic.w	r3, r3, #1
 80021f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800220e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800221e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002222:	d106      	bne.n	8002232 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002228:	f023 0206 	bic.w	r2, r3, #6
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	645a      	str	r2, [r3, #68]	; 0x44
 8002230:	e002      	b.n	8002238 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002240:	4b31      	ldr	r3, [pc, #196]	; (8002308 <HAL_ADC_Start+0x194>)
 8002242:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800224c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f003 031f 	and.w	r3, r3, #31
 8002256:	2b00      	cmp	r3, #0
 8002258:	d12a      	bne.n	80022b0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a2b      	ldr	r2, [pc, #172]	; (800230c <HAL_ADC_Start+0x198>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d015      	beq.n	8002290 <HAL_ADC_Start+0x11c>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a29      	ldr	r2, [pc, #164]	; (8002310 <HAL_ADC_Start+0x19c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d105      	bne.n	800227a <HAL_ADC_Start+0x106>
 800226e:	4b26      	ldr	r3, [pc, #152]	; (8002308 <HAL_ADC_Start+0x194>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 031f 	and.w	r3, r3, #31
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00a      	beq.n	8002290 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a25      	ldr	r2, [pc, #148]	; (8002314 <HAL_ADC_Start+0x1a0>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d136      	bne.n	80022f2 <HAL_ADC_Start+0x17e>
 8002284:	4b20      	ldr	r3, [pc, #128]	; (8002308 <HAL_ADC_Start+0x194>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	2b00      	cmp	r3, #0
 800228e:	d130      	bne.n	80022f2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d129      	bne.n	80022f2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	e020      	b.n	80022f2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a15      	ldr	r2, [pc, #84]	; (800230c <HAL_ADC_Start+0x198>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d11b      	bne.n	80022f2 <HAL_ADC_Start+0x17e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d114      	bne.n	80022f2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	e00b      	b.n	80022f2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	f043 0210 	orr.w	r2, r3, #16
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f043 0201 	orr.w	r2, r3, #1
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	20000000 	.word	0x20000000
 8002304:	431bde83 	.word	0x431bde83
 8002308:	40012300 	.word	0x40012300
 800230c:	40012000 	.word	0x40012000
 8002310:	40012100 	.word	0x40012100
 8002314:	40012200 	.word	0x40012200

08002318 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002334:	d113      	bne.n	800235e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002340:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002344:	d10b      	bne.n	800235e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f043 0220 	orr.w	r2, r3, #32
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e063      	b.n	8002426 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800235e:	f7ff feb9 	bl	80020d4 <HAL_GetTick>
 8002362:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002364:	e021      	b.n	80023aa <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800236c:	d01d      	beq.n	80023aa <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d007      	beq.n	8002384 <HAL_ADC_PollForConversion+0x6c>
 8002374:	f7ff feae 	bl	80020d4 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d212      	bcs.n	80023aa <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b02      	cmp	r3, #2
 8002390:	d00b      	beq.n	80023aa <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f043 0204 	orr.w	r2, r3, #4
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e03d      	b.n	8002426 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d1d6      	bne.n	8002366 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f06f 0212 	mvn.w	r2, #18
 80023c0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d123      	bne.n	8002424 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d11f      	bne.n	8002424 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d006      	beq.n	8002400 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d111      	bne.n	8002424 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d105      	bne.n	8002424 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	f043 0201 	orr.w	r2, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800245c:	2b01      	cmp	r3, #1
 800245e:	d101      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1c>
 8002460:	2302      	movs	r3, #2
 8002462:	e105      	b.n	8002670 <HAL_ADC_ConfigChannel+0x228>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b09      	cmp	r3, #9
 8002472:	d925      	bls.n	80024c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68d9      	ldr	r1, [r3, #12]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	b29b      	uxth	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	3b1e      	subs	r3, #30
 800248a:	2207      	movs	r2, #7
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43da      	mvns	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	400a      	ands	r2, r1
 8002498:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68d9      	ldr	r1, [r3, #12]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	4618      	mov	r0, r3
 80024ac:	4603      	mov	r3, r0
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4403      	add	r3, r0
 80024b2:	3b1e      	subs	r3, #30
 80024b4:	409a      	lsls	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	e022      	b.n	8002506 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6919      	ldr	r1, [r3, #16]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	4613      	mov	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	2207      	movs	r2, #7
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	400a      	ands	r2, r1
 80024e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6919      	ldr	r1, [r3, #16]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	4618      	mov	r0, r3
 80024f6:	4603      	mov	r3, r0
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4403      	add	r3, r0
 80024fc:	409a      	lsls	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b06      	cmp	r3, #6
 800250c:	d824      	bhi.n	8002558 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	3b05      	subs	r3, #5
 8002520:	221f      	movs	r2, #31
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43da      	mvns	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	400a      	ands	r2, r1
 800252e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	b29b      	uxth	r3, r3
 800253c:	4618      	mov	r0, r3
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b05      	subs	r3, #5
 800254a:	fa00 f203 	lsl.w	r2, r0, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	635a      	str	r2, [r3, #52]	; 0x34
 8002556:	e04c      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b0c      	cmp	r3, #12
 800255e:	d824      	bhi.n	80025aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b23      	subs	r3, #35	; 0x23
 8002572:	221f      	movs	r2, #31
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43da      	mvns	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	400a      	ands	r2, r1
 8002580:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	b29b      	uxth	r3, r3
 800258e:	4618      	mov	r0, r3
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	3b23      	subs	r3, #35	; 0x23
 800259c:	fa00 f203 	lsl.w	r2, r0, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
 80025a8:	e023      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	3b41      	subs	r3, #65	; 0x41
 80025bc:	221f      	movs	r2, #31
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43da      	mvns	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	400a      	ands	r2, r1
 80025ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	4618      	mov	r0, r3
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	3b41      	subs	r3, #65	; 0x41
 80025e6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025f2:	4b22      	ldr	r3, [pc, #136]	; (800267c <HAL_ADC_ConfigChannel+0x234>)
 80025f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a21      	ldr	r2, [pc, #132]	; (8002680 <HAL_ADC_ConfigChannel+0x238>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d109      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x1cc>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b12      	cmp	r3, #18
 8002606:	d105      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a19      	ldr	r2, [pc, #100]	; (8002680 <HAL_ADC_ConfigChannel+0x238>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d123      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x21e>
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2b10      	cmp	r3, #16
 8002624:	d003      	beq.n	800262e <HAL_ADC_ConfigChannel+0x1e6>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b11      	cmp	r3, #17
 800262c:	d11b      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b10      	cmp	r3, #16
 8002640:	d111      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <HAL_ADC_ConfigChannel+0x23c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a10      	ldr	r2, [pc, #64]	; (8002688 <HAL_ADC_ConfigChannel+0x240>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	0c9a      	lsrs	r2, r3, #18
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002658:	e002      	b.n	8002660 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	3b01      	subs	r3, #1
 800265e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f9      	bne.n	800265a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	40012300 	.word	0x40012300
 8002680:	40012000 	.word	0x40012000
 8002684:	20000000 	.word	0x20000000
 8002688:	431bde83 	.word	0x431bde83

0800268c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002694:	4b79      	ldr	r3, [pc, #484]	; (800287c <ADC_Init+0x1f0>)
 8002696:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	431a      	orrs	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6859      	ldr	r1, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	021a      	lsls	r2, r3, #8
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002706:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6899      	ldr	r1, [r3, #8]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271e:	4a58      	ldr	r2, [pc, #352]	; (8002880 <ADC_Init+0x1f4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d022      	beq.n	800276a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002732:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6899      	ldr	r1, [r3, #8]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6899      	ldr	r1, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	e00f      	b.n	800278a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002778:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002788:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 0202 	bic.w	r2, r2, #2
 8002798:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6899      	ldr	r1, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	7e1b      	ldrb	r3, [r3, #24]
 80027a4:	005a      	lsls	r2, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d01b      	beq.n	80027f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6859      	ldr	r1, [r3, #4]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e2:	3b01      	subs	r3, #1
 80027e4:	035a      	lsls	r2, r3, #13
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	e007      	b.n	8002800 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800280e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	3b01      	subs	r3, #1
 800281c:	051a      	lsls	r2, r3, #20
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002834:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6899      	ldr	r1, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002842:	025a      	lsls	r2, r3, #9
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800285a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6899      	ldr	r1, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	029a      	lsls	r2, r3, #10
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	609a      	str	r2, [r3, #8]
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	40012300 	.word	0x40012300
 8002880:	0f000001 	.word	0x0f000001

08002884 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e0ed      	b.n	8002a72 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d102      	bne.n	80028a8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff f8ce 	bl	8001a44 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028b8:	f7ff fc0c 	bl	80020d4 <HAL_GetTick>
 80028bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028be:	e012      	b.n	80028e6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028c0:	f7ff fc08 	bl	80020d4 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b0a      	cmp	r3, #10
 80028cc:	d90b      	bls.n	80028e6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2205      	movs	r2, #5
 80028de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e0c5      	b.n	8002a72 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0e5      	beq.n	80028c0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0202 	bic.w	r2, r2, #2
 8002902:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002904:	f7ff fbe6 	bl	80020d4 <HAL_GetTick>
 8002908:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800290a:	e012      	b.n	8002932 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800290c:	f7ff fbe2 	bl	80020d4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b0a      	cmp	r3, #10
 8002918:	d90b      	bls.n	8002932 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2205      	movs	r2, #5
 800292a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e09f      	b.n	8002a72 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1e5      	bne.n	800290c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	7e1b      	ldrb	r3, [r3, #24]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d108      	bne.n	800295a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e007      	b.n	800296a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002968:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7e5b      	ldrb	r3, [r3, #25]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d108      	bne.n	8002984 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e007      	b.n	8002994 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002992:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7e9b      	ldrb	r3, [r3, #26]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d108      	bne.n	80029ae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 0220 	orr.w	r2, r2, #32
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	e007      	b.n	80029be <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0220 	bic.w	r2, r2, #32
 80029bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	7edb      	ldrb	r3, [r3, #27]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d108      	bne.n	80029d8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0210 	bic.w	r2, r2, #16
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e007      	b.n	80029e8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0210 	orr.w	r2, r2, #16
 80029e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	7f1b      	ldrb	r3, [r3, #28]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d108      	bne.n	8002a02 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0208 	orr.w	r2, r2, #8
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	e007      	b.n	8002a12 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0208 	bic.w	r2, r2, #8
 8002a10:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	7f5b      	ldrb	r3, [r3, #29]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d108      	bne.n	8002a2c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f042 0204 	orr.w	r2, r2, #4
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	e007      	b.n	8002a3c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0204 	bic.w	r2, r2, #4
 8002a3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	431a      	orrs	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	ea42 0103 	orr.w	r1, r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	1e5a      	subs	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aae:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	60d3      	str	r3, [r2, #12]
}
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac8:	4b04      	ldr	r3, [pc, #16]	; (8002adc <__NVIC_GetPriorityGrouping+0x18>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	0a1b      	lsrs	r3, r3, #8
 8002ace:	f003 0307 	and.w	r3, r3, #7
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	db0b      	blt.n	8002b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	f003 021f 	and.w	r2, r3, #31
 8002af8:	4907      	ldr	r1, [pc, #28]	; (8002b18 <__NVIC_EnableIRQ+0x38>)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2001      	movs	r0, #1
 8002b02:	fa00 f202 	lsl.w	r2, r0, r2
 8002b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	e000e100 	.word	0xe000e100

08002b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	6039      	str	r1, [r7, #0]
 8002b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	db0a      	blt.n	8002b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	490c      	ldr	r1, [pc, #48]	; (8002b68 <__NVIC_SetPriority+0x4c>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	440b      	add	r3, r1
 8002b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b44:	e00a      	b.n	8002b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	4908      	ldr	r1, [pc, #32]	; (8002b6c <__NVIC_SetPriority+0x50>)
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	3b04      	subs	r3, #4
 8002b54:	0112      	lsls	r2, r2, #4
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	440b      	add	r3, r1
 8002b5a:	761a      	strb	r2, [r3, #24]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000e100 	.word	0xe000e100
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b089      	sub	sp, #36	; 0x24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f1c3 0307 	rsb	r3, r3, #7
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	bf28      	it	cs
 8002b8e:	2304      	movcs	r3, #4
 8002b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2b06      	cmp	r3, #6
 8002b98:	d902      	bls.n	8002ba0 <NVIC_EncodePriority+0x30>
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	3b03      	subs	r3, #3
 8002b9e:	e000      	b.n	8002ba2 <NVIC_EncodePriority+0x32>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43da      	mvns	r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc2:	43d9      	mvns	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	4313      	orrs	r3, r2
         );
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3724      	adds	r7, #36	; 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002be8:	d301      	bcc.n	8002bee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bea:	2301      	movs	r3, #1
 8002bec:	e00f      	b.n	8002c0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bee:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <SysTick_Config+0x40>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bf6:	210f      	movs	r1, #15
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bfc:	f7ff ff8e 	bl	8002b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <SysTick_Config+0x40>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c06:	4b04      	ldr	r3, [pc, #16]	; (8002c18 <SysTick_Config+0x40>)
 8002c08:	2207      	movs	r2, #7
 8002c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	e000e010 	.word	0xe000e010

08002c1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff ff29 	bl	8002a7c <__NVIC_SetPriorityGrouping>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b086      	sub	sp, #24
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	4603      	mov	r3, r0
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c44:	f7ff ff3e 	bl	8002ac4 <__NVIC_GetPriorityGrouping>
 8002c48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	6978      	ldr	r0, [r7, #20]
 8002c50:	f7ff ff8e 	bl	8002b70 <NVIC_EncodePriority>
 8002c54:	4602      	mov	r2, r0
 8002c56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ff5d 	bl	8002b1c <__NVIC_SetPriority>
}
 8002c62:	bf00      	nop
 8002c64:	3718      	adds	r7, #24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b082      	sub	sp, #8
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	4603      	mov	r3, r0
 8002c72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff31 	bl	8002ae0 <__NVIC_EnableIRQ>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b082      	sub	sp, #8
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7ff ffa2 	bl	8002bd8 <SysTick_Config>
 8002c94:	4603      	mov	r3, r0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cac:	f7ff fa12 	bl	80020d4 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e099      	b.n	8002df0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cdc:	e00f      	b.n	8002cfe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cde:	f7ff f9f9 	bl	80020d4 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b05      	cmp	r3, #5
 8002cea:	d908      	bls.n	8002cfe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2203      	movs	r2, #3
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e078      	b.n	8002df0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1e8      	bne.n	8002cde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	4b38      	ldr	r3, [pc, #224]	; (8002df8 <HAL_DMA_Init+0x158>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d107      	bne.n	8002d68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	4313      	orrs	r3, r2
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f023 0307 	bic.w	r3, r3, #7
 8002d7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d117      	bne.n	8002dc2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00e      	beq.n	8002dc2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 f9e9 	bl	800317c <DMA_CheckFifoParam>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d008      	beq.n	8002dc2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2240      	movs	r2, #64	; 0x40
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e016      	b.n	8002df0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f9a0 	bl	8003110 <DMA_CalcBaseAndBitshift>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	223f      	movs	r2, #63	; 0x3f
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	f010803f 	.word	0xf010803f

08002dfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e08:	4b92      	ldr	r3, [pc, #584]	; (8003054 <HAL_DMA_IRQHandler+0x258>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a92      	ldr	r2, [pc, #584]	; (8003058 <HAL_DMA_IRQHandler+0x25c>)
 8002e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e12:	0a9b      	lsrs	r3, r3, #10
 8002e14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e26:	2208      	movs	r2, #8
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d01a      	beq.n	8002e68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d013      	beq.n	8002e68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 0204 	bic.w	r2, r2, #4
 8002e4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e54:	2208      	movs	r2, #8
 8002e56:	409a      	lsls	r2, r3
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e60:	f043 0201 	orr.w	r2, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d012      	beq.n	8002e9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00b      	beq.n	8002e9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e96:	f043 0202 	orr.w	r2, r3, #2
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea2:	2204      	movs	r2, #4
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d012      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00b      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	409a      	lsls	r2, r3
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed8:	2210      	movs	r2, #16
 8002eda:	409a      	lsls	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d043      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d03c      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef6:	2210      	movs	r2, #16
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d018      	beq.n	8002f3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d108      	bne.n	8002f2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d024      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
 8002f2a:	e01f      	b.n	8002f6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d01b      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	4798      	blx	r3
 8002f3c:	e016      	b.n	8002f6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d107      	bne.n	8002f5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0208 	bic.w	r2, r2, #8
 8002f5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	2220      	movs	r2, #32
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f000 808e 	beq.w	800309a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0310 	and.w	r3, r3, #16
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 8086 	beq.w	800309a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f92:	2220      	movs	r2, #32
 8002f94:	409a      	lsls	r2, r3
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b05      	cmp	r3, #5
 8002fa4:	d136      	bne.n	8003014 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0216 	bic.w	r2, r2, #22
 8002fb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695a      	ldr	r2, [r3, #20]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d103      	bne.n	8002fd6 <HAL_DMA_IRQHandler+0x1da>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d007      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0208 	bic.w	r2, r2, #8
 8002fe4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fea:	223f      	movs	r2, #63	; 0x3f
 8002fec:	409a      	lsls	r2, r3
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003006:	2b00      	cmp	r3, #0
 8003008:	d07d      	beq.n	8003106 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	4798      	blx	r3
        }
        return;
 8003012:	e078      	b.n	8003106 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d01c      	beq.n	800305c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d108      	bne.n	8003042 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003034:	2b00      	cmp	r3, #0
 8003036:	d030      	beq.n	800309a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
 8003040:	e02b      	b.n	800309a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003046:	2b00      	cmp	r3, #0
 8003048:	d027      	beq.n	800309a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
 8003052:	e022      	b.n	800309a <HAL_DMA_IRQHandler+0x29e>
 8003054:	20000000 	.word	0x20000000
 8003058:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10f      	bne.n	800308a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0210 	bic.w	r2, r2, #16
 8003078:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d032      	beq.n	8003108 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d022      	beq.n	80030f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2205      	movs	r2, #5
 80030b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f022 0201 	bic.w	r2, r2, #1
 80030c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	3301      	adds	r3, #1
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d307      	bcc.n	80030e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1f2      	bne.n	80030c6 <HAL_DMA_IRQHandler+0x2ca>
 80030e0:	e000      	b.n	80030e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80030e2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
 8003104:	e000      	b.n	8003108 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003106:	bf00      	nop
    }
  }
}
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop

08003110 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	3b10      	subs	r3, #16
 8003120:	4a14      	ldr	r2, [pc, #80]	; (8003174 <DMA_CalcBaseAndBitshift+0x64>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	091b      	lsrs	r3, r3, #4
 8003128:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800312a:	4a13      	ldr	r2, [pc, #76]	; (8003178 <DMA_CalcBaseAndBitshift+0x68>)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4413      	add	r3, r2
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d909      	bls.n	8003152 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003146:	f023 0303 	bic.w	r3, r3, #3
 800314a:	1d1a      	adds	r2, r3, #4
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	659a      	str	r2, [r3, #88]	; 0x58
 8003150:	e007      	b.n	8003162 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003166:	4618      	mov	r0, r3
 8003168:	3714      	adds	r7, #20
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	aaaaaaab 	.word	0xaaaaaaab
 8003178:	080081ec 	.word	0x080081ec

0800317c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d11f      	bne.n	80031d6 <DMA_CheckFifoParam+0x5a>
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	2b03      	cmp	r3, #3
 800319a:	d856      	bhi.n	800324a <DMA_CheckFifoParam+0xce>
 800319c:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <DMA_CheckFifoParam+0x28>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031b5 	.word	0x080031b5
 80031a8:	080031c7 	.word	0x080031c7
 80031ac:	080031b5 	.word	0x080031b5
 80031b0:	0800324b 	.word	0x0800324b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d046      	beq.n	800324e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031c4:	e043      	b.n	800324e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031ce:	d140      	bne.n	8003252 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031d4:	e03d      	b.n	8003252 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031de:	d121      	bne.n	8003224 <DMA_CheckFifoParam+0xa8>
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d837      	bhi.n	8003256 <DMA_CheckFifoParam+0xda>
 80031e6:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <DMA_CheckFifoParam+0x70>)
 80031e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ec:	080031fd 	.word	0x080031fd
 80031f0:	08003203 	.word	0x08003203
 80031f4:	080031fd 	.word	0x080031fd
 80031f8:	08003215 	.word	0x08003215
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003200:	e030      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d025      	beq.n	800325a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003212:	e022      	b.n	800325a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003218:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800321c:	d11f      	bne.n	800325e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003222:	e01c      	b.n	800325e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d903      	bls.n	8003232 <DMA_CheckFifoParam+0xb6>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b03      	cmp	r3, #3
 800322e:	d003      	beq.n	8003238 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003230:	e018      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	73fb      	strb	r3, [r7, #15]
      break;
 8003236:	e015      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00e      	beq.n	8003262 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	73fb      	strb	r3, [r7, #15]
      break;
 8003248:	e00b      	b.n	8003262 <DMA_CheckFifoParam+0xe6>
      break;
 800324a:	bf00      	nop
 800324c:	e00a      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;
 800324e:	bf00      	nop
 8003250:	e008      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;
 8003252:	bf00      	nop
 8003254:	e006      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;
 8003256:	bf00      	nop
 8003258:	e004      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;
 800325a:	bf00      	nop
 800325c:	e002      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;   
 800325e:	bf00      	nop
 8003260:	e000      	b.n	8003264 <DMA_CheckFifoParam+0xe8>
      break;
 8003262:	bf00      	nop
    }
  } 
  
  return status; 
 8003264:	7bfb      	ldrb	r3, [r7, #15]
}
 8003266:	4618      	mov	r0, r3
 8003268:	3714      	adds	r7, #20
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003274:	b480      	push	{r7}
 8003276:	b089      	sub	sp, #36	; 0x24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800327e:	2300      	movs	r3, #0
 8003280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003282:	2300      	movs	r3, #0
 8003284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003286:	2300      	movs	r3, #0
 8003288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	e16b      	b.n	8003568 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003290:	2201      	movs	r2, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	f040 815a 	bne.w	8003562 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d005      	beq.n	80032c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d130      	bne.n	8003328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	2203      	movs	r2, #3
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032fc:	2201      	movs	r2, #1
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 0201 	and.w	r2, r3, #1
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d017      	beq.n	8003364 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d123      	bne.n	80033b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	08da      	lsrs	r2, r3, #3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3208      	adds	r2, #8
 8003378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	220f      	movs	r2, #15
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	08da      	lsrs	r2, r3, #3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3208      	adds	r2, #8
 80033b2:	69b9      	ldr	r1, [r7, #24]
 80033b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	2203      	movs	r2, #3
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80b4 	beq.w	8003562 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	4b60      	ldr	r3, [pc, #384]	; (8003580 <HAL_GPIO_Init+0x30c>)
 8003400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003402:	4a5f      	ldr	r2, [pc, #380]	; (8003580 <HAL_GPIO_Init+0x30c>)
 8003404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003408:	6453      	str	r3, [r2, #68]	; 0x44
 800340a:	4b5d      	ldr	r3, [pc, #372]	; (8003580 <HAL_GPIO_Init+0x30c>)
 800340c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003416:	4a5b      	ldr	r2, [pc, #364]	; (8003584 <HAL_GPIO_Init+0x310>)
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	089b      	lsrs	r3, r3, #2
 800341c:	3302      	adds	r3, #2
 800341e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	220f      	movs	r2, #15
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a52      	ldr	r2, [pc, #328]	; (8003588 <HAL_GPIO_Init+0x314>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d02b      	beq.n	800349a <HAL_GPIO_Init+0x226>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a51      	ldr	r2, [pc, #324]	; (800358c <HAL_GPIO_Init+0x318>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d025      	beq.n	8003496 <HAL_GPIO_Init+0x222>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a50      	ldr	r2, [pc, #320]	; (8003590 <HAL_GPIO_Init+0x31c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01f      	beq.n	8003492 <HAL_GPIO_Init+0x21e>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a4f      	ldr	r2, [pc, #316]	; (8003594 <HAL_GPIO_Init+0x320>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d019      	beq.n	800348e <HAL_GPIO_Init+0x21a>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a4e      	ldr	r2, [pc, #312]	; (8003598 <HAL_GPIO_Init+0x324>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d013      	beq.n	800348a <HAL_GPIO_Init+0x216>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a4d      	ldr	r2, [pc, #308]	; (800359c <HAL_GPIO_Init+0x328>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d00d      	beq.n	8003486 <HAL_GPIO_Init+0x212>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a4c      	ldr	r2, [pc, #304]	; (80035a0 <HAL_GPIO_Init+0x32c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d007      	beq.n	8003482 <HAL_GPIO_Init+0x20e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a4b      	ldr	r2, [pc, #300]	; (80035a4 <HAL_GPIO_Init+0x330>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d101      	bne.n	800347e <HAL_GPIO_Init+0x20a>
 800347a:	2307      	movs	r3, #7
 800347c:	e00e      	b.n	800349c <HAL_GPIO_Init+0x228>
 800347e:	2308      	movs	r3, #8
 8003480:	e00c      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003482:	2306      	movs	r3, #6
 8003484:	e00a      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003486:	2305      	movs	r3, #5
 8003488:	e008      	b.n	800349c <HAL_GPIO_Init+0x228>
 800348a:	2304      	movs	r3, #4
 800348c:	e006      	b.n	800349c <HAL_GPIO_Init+0x228>
 800348e:	2303      	movs	r3, #3
 8003490:	e004      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003492:	2302      	movs	r3, #2
 8003494:	e002      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_GPIO_Init+0x228>
 800349a:	2300      	movs	r3, #0
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	f002 0203 	and.w	r2, r2, #3
 80034a2:	0092      	lsls	r2, r2, #2
 80034a4:	4093      	lsls	r3, r2
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034ac:	4935      	ldr	r1, [pc, #212]	; (8003584 <HAL_GPIO_Init+0x310>)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	089b      	lsrs	r3, r3, #2
 80034b2:	3302      	adds	r3, #2
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ba:	4b3b      	ldr	r3, [pc, #236]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034de:	4a32      	ldr	r2, [pc, #200]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034e4:	4b30      	ldr	r3, [pc, #192]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003508:	4a27      	ldr	r2, [pc, #156]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800350e:	4b26      	ldr	r3, [pc, #152]	; (80035a8 <HAL_GPIO_Init+0x334>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003532:	4a1d      	ldr	r2, [pc, #116]	; (80035a8 <HAL_GPIO_Init+0x334>)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003538:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800355c:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	3301      	adds	r3, #1
 8003566:	61fb      	str	r3, [r7, #28]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	2b0f      	cmp	r3, #15
 800356c:	f67f ae90 	bls.w	8003290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	3724      	adds	r7, #36	; 0x24
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40023800 	.word	0x40023800
 8003584:	40013800 	.word	0x40013800
 8003588:	40020000 	.word	0x40020000
 800358c:	40020400 	.word	0x40020400
 8003590:	40020800 	.word	0x40020800
 8003594:	40020c00 	.word	0x40020c00
 8003598:	40021000 	.word	0x40021000
 800359c:	40021400 	.word	0x40021400
 80035a0:	40021800 	.word	0x40021800
 80035a4:	40021c00 	.word	0x40021c00
 80035a8:	40013c00 	.word	0x40013c00

080035ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	807b      	strh	r3, [r7, #2]
 80035b8:	4613      	mov	r3, r2
 80035ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035bc:	787b      	ldrb	r3, [r7, #1]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c2:	887a      	ldrh	r2, [r7, #2]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035c8:	e003      	b.n	80035d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	041a      	lsls	r2, r3, #16
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	619a      	str	r2, [r3, #24]
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e12b      	b.n	800384a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7fe fa72 	bl	8001af0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2224      	movs	r2, #36	; 0x24
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0201 	bic.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003632:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003642:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003644:	f000 fd30 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8003648:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	4a81      	ldr	r2, [pc, #516]	; (8003854 <HAL_I2C_Init+0x274>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d807      	bhi.n	8003664 <HAL_I2C_Init+0x84>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4a80      	ldr	r2, [pc, #512]	; (8003858 <HAL_I2C_Init+0x278>)
 8003658:	4293      	cmp	r3, r2
 800365a:	bf94      	ite	ls
 800365c:	2301      	movls	r3, #1
 800365e:	2300      	movhi	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	e006      	b.n	8003672 <HAL_I2C_Init+0x92>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4a7d      	ldr	r2, [pc, #500]	; (800385c <HAL_I2C_Init+0x27c>)
 8003668:	4293      	cmp	r3, r2
 800366a:	bf94      	ite	ls
 800366c:	2301      	movls	r3, #1
 800366e:	2300      	movhi	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e0e7      	b.n	800384a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	4a78      	ldr	r2, [pc, #480]	; (8003860 <HAL_I2C_Init+0x280>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	0c9b      	lsrs	r3, r3, #18
 8003684:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4a6a      	ldr	r2, [pc, #424]	; (8003854 <HAL_I2C_Init+0x274>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d802      	bhi.n	80036b4 <HAL_I2C_Init+0xd4>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	3301      	adds	r3, #1
 80036b2:	e009      	b.n	80036c8 <HAL_I2C_Init+0xe8>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036ba:	fb02 f303 	mul.w	r3, r2, r3
 80036be:	4a69      	ldr	r2, [pc, #420]	; (8003864 <HAL_I2C_Init+0x284>)
 80036c0:	fba2 2303 	umull	r2, r3, r2, r3
 80036c4:	099b      	lsrs	r3, r3, #6
 80036c6:	3301      	adds	r3, #1
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	430b      	orrs	r3, r1
 80036ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	495c      	ldr	r1, [pc, #368]	; (8003854 <HAL_I2C_Init+0x274>)
 80036e4:	428b      	cmp	r3, r1
 80036e6:	d819      	bhi.n	800371c <HAL_I2C_Init+0x13c>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	1e59      	subs	r1, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036f6:	1c59      	adds	r1, r3, #1
 80036f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036fc:	400b      	ands	r3, r1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00a      	beq.n	8003718 <HAL_I2C_Init+0x138>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1e59      	subs	r1, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003710:	3301      	adds	r3, #1
 8003712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003716:	e051      	b.n	80037bc <HAL_I2C_Init+0x1dc>
 8003718:	2304      	movs	r3, #4
 800371a:	e04f      	b.n	80037bc <HAL_I2C_Init+0x1dc>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d111      	bne.n	8003748 <HAL_I2C_Init+0x168>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	1e58      	subs	r0, r3, #1
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6859      	ldr	r1, [r3, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e012      	b.n	800376e <HAL_I2C_Init+0x18e>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	1e58      	subs	r0, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6859      	ldr	r1, [r3, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	0099      	lsls	r1, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	fbb0 f3f3 	udiv	r3, r0, r3
 800375e:	3301      	adds	r3, #1
 8003760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf0c      	ite	eq
 8003768:	2301      	moveq	r3, #1
 800376a:	2300      	movne	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <HAL_I2C_Init+0x196>
 8003772:	2301      	movs	r3, #1
 8003774:	e022      	b.n	80037bc <HAL_I2C_Init+0x1dc>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10e      	bne.n	800379c <HAL_I2C_Init+0x1bc>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	1e58      	subs	r0, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6859      	ldr	r1, [r3, #4]
 8003786:	460b      	mov	r3, r1
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	440b      	add	r3, r1
 800378c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003790:	3301      	adds	r3, #1
 8003792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800379a:	e00f      	b.n	80037bc <HAL_I2C_Init+0x1dc>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	1e58      	subs	r0, r3, #1
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6859      	ldr	r1, [r3, #4]
 80037a4:	460b      	mov	r3, r1
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	0099      	lsls	r1, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	6809      	ldr	r1, [r1, #0]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69da      	ldr	r2, [r3, #28]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6911      	ldr	r1, [r2, #16]
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	68d2      	ldr	r2, [r2, #12]
 80037f6:	4311      	orrs	r1, r2
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6812      	ldr	r2, [r2, #0]
 80037fc:	430b      	orrs	r3, r1
 80037fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	695a      	ldr	r2, [r3, #20]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	431a      	orrs	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2220      	movs	r2, #32
 8003836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	000186a0 	.word	0x000186a0
 8003858:	001e847f 	.word	0x001e847f
 800385c:	003d08ff 	.word	0x003d08ff
 8003860:	431bde83 	.word	0x431bde83
 8003864:	10624dd3 	.word	0x10624dd3

08003868 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e264      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d075      	beq.n	8003972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003886:	4ba3      	ldr	r3, [pc, #652]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	2b04      	cmp	r3, #4
 8003890:	d00c      	beq.n	80038ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003892:	4ba0      	ldr	r3, [pc, #640]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800389a:	2b08      	cmp	r3, #8
 800389c:	d112      	bne.n	80038c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800389e:	4b9d      	ldr	r3, [pc, #628]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038aa:	d10b      	bne.n	80038c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ac:	4b99      	ldr	r3, [pc, #612]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d05b      	beq.n	8003970 <HAL_RCC_OscConfig+0x108>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d157      	bne.n	8003970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e23f      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038cc:	d106      	bne.n	80038dc <HAL_RCC_OscConfig+0x74>
 80038ce:	4b91      	ldr	r3, [pc, #580]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a90      	ldr	r2, [pc, #576]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e01d      	b.n	8003918 <HAL_RCC_OscConfig+0xb0>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCC_OscConfig+0x98>
 80038e6:	4b8b      	ldr	r3, [pc, #556]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a8a      	ldr	r2, [pc, #552]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b88      	ldr	r3, [pc, #544]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a87      	ldr	r2, [pc, #540]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80038f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	e00b      	b.n	8003918 <HAL_RCC_OscConfig+0xb0>
 8003900:	4b84      	ldr	r3, [pc, #528]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a83      	ldr	r2, [pc, #524]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	4b81      	ldr	r3, [pc, #516]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a80      	ldr	r2, [pc, #512]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fe fbd8 	bl	80020d4 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003928:	f7fe fbd4 	bl	80020d4 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	; 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e204      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393a:	4b76      	ldr	r3, [pc, #472]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCC_OscConfig+0xc0>
 8003946:	e014      	b.n	8003972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fe fbc4 	bl	80020d4 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003950:	f7fe fbc0 	bl	80020d4 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b64      	cmp	r3, #100	; 0x64
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e1f0      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003962:	4b6c      	ldr	r3, [pc, #432]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0xe8>
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d063      	beq.n	8003a46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800397e:	4b65      	ldr	r3, [pc, #404]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 030c 	and.w	r3, r3, #12
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00b      	beq.n	80039a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800398a:	4b62      	ldr	r3, [pc, #392]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003992:	2b08      	cmp	r3, #8
 8003994:	d11c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003996:	4b5f      	ldr	r3, [pc, #380]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d116      	bne.n	80039d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039a2:	4b5c      	ldr	r3, [pc, #368]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <HAL_RCC_OscConfig+0x152>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d001      	beq.n	80039ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e1c4      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ba:	4b56      	ldr	r3, [pc, #344]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4952      	ldr	r1, [pc, #328]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ce:	e03a      	b.n	8003a46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d020      	beq.n	8003a1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d8:	4b4f      	ldr	r3, [pc, #316]	; (8003b18 <HAL_RCC_OscConfig+0x2b0>)
 80039da:	2201      	movs	r2, #1
 80039dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039de:	f7fe fb79 	bl	80020d4 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039e6:	f7fe fb75 	bl	80020d4 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e1a5      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f8:	4b46      	ldr	r3, [pc, #280]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a04:	4b43      	ldr	r3, [pc, #268]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	4940      	ldr	r1, [pc, #256]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	600b      	str	r3, [r1, #0]
 8003a18:	e015      	b.n	8003a46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1a:	4b3f      	ldr	r3, [pc, #252]	; (8003b18 <HAL_RCC_OscConfig+0x2b0>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fe fb58 	bl	80020d4 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a28:	f7fe fb54 	bl	80020d4 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e184      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3a:	4b36      	ldr	r3, [pc, #216]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d030      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d016      	beq.n	8003a88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5a:	4b30      	ldr	r3, [pc, #192]	; (8003b1c <HAL_RCC_OscConfig+0x2b4>)
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a60:	f7fe fb38 	bl	80020d4 <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a68:	f7fe fb34 	bl	80020d4 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e164      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7a:	4b26      	ldr	r3, [pc, #152]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCC_OscConfig+0x200>
 8003a86:	e015      	b.n	8003ab4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a88:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <HAL_RCC_OscConfig+0x2b4>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a8e:	f7fe fb21 	bl	80020d4 <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a96:	f7fe fb1d 	bl	80020d4 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e14d      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa8:	4b1a      	ldr	r3, [pc, #104]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1f0      	bne.n	8003a96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80a0 	beq.w	8003c02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac6:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10f      	bne.n	8003af2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	4a0e      	ldr	r2, [pc, #56]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <HAL_RCC_OscConfig+0x2ac>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aea:	60bb      	str	r3, [r7, #8]
 8003aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aee:	2301      	movs	r3, #1
 8003af0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <HAL_RCC_OscConfig+0x2b8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d121      	bne.n	8003b42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003afe:	4b08      	ldr	r3, [pc, #32]	; (8003b20 <HAL_RCC_OscConfig+0x2b8>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a07      	ldr	r2, [pc, #28]	; (8003b20 <HAL_RCC_OscConfig+0x2b8>)
 8003b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b0a:	f7fe fae3 	bl	80020d4 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b10:	e011      	b.n	8003b36 <HAL_RCC_OscConfig+0x2ce>
 8003b12:	bf00      	nop
 8003b14:	40023800 	.word	0x40023800
 8003b18:	42470000 	.word	0x42470000
 8003b1c:	42470e80 	.word	0x42470e80
 8003b20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fe fad6 	bl	80020d4 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e106      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b36:	4b85      	ldr	r3, [pc, #532]	; (8003d4c <HAL_RCC_OscConfig+0x4e4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d106      	bne.n	8003b58 <HAL_RCC_OscConfig+0x2f0>
 8003b4a:	4b81      	ldr	r3, [pc, #516]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b4e:	4a80      	ldr	r2, [pc, #512]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	6713      	str	r3, [r2, #112]	; 0x70
 8003b56:	e01c      	b.n	8003b92 <HAL_RCC_OscConfig+0x32a>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2b05      	cmp	r3, #5
 8003b5e:	d10c      	bne.n	8003b7a <HAL_RCC_OscConfig+0x312>
 8003b60:	4b7b      	ldr	r3, [pc, #492]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b64:	4a7a      	ldr	r2, [pc, #488]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b66:	f043 0304 	orr.w	r3, r3, #4
 8003b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b6c:	4b78      	ldr	r3, [pc, #480]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b70:	4a77      	ldr	r2, [pc, #476]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b72:	f043 0301 	orr.w	r3, r3, #1
 8003b76:	6713      	str	r3, [r2, #112]	; 0x70
 8003b78:	e00b      	b.n	8003b92 <HAL_RCC_OscConfig+0x32a>
 8003b7a:	4b75      	ldr	r3, [pc, #468]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7e:	4a74      	ldr	r2, [pc, #464]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b80:	f023 0301 	bic.w	r3, r3, #1
 8003b84:	6713      	str	r3, [r2, #112]	; 0x70
 8003b86:	4b72      	ldr	r3, [pc, #456]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8a:	4a71      	ldr	r2, [pc, #452]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003b8c:	f023 0304 	bic.w	r3, r3, #4
 8003b90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d015      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9a:	f7fe fa9b 	bl	80020d4 <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba0:	e00a      	b.n	8003bb8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ba2:	f7fe fa97 	bl	80020d4 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e0c5      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb8:	4b65      	ldr	r3, [pc, #404]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0ee      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x33a>
 8003bc4:	e014      	b.n	8003bf0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc6:	f7fe fa85 	bl	80020d4 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bce:	f7fe fa81 	bl	80020d4 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e0af      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be4:	4b5a      	ldr	r3, [pc, #360]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1ee      	bne.n	8003bce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bf0:	7dfb      	ldrb	r3, [r7, #23]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d105      	bne.n	8003c02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf6:	4b56      	ldr	r3, [pc, #344]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	4a55      	ldr	r2, [pc, #340]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 809b 	beq.w	8003d42 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c0c:	4b50      	ldr	r3, [pc, #320]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 030c 	and.w	r3, r3, #12
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d05c      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d141      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c20:	4b4c      	ldr	r3, [pc, #304]	; (8003d54 <HAL_RCC_OscConfig+0x4ec>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c26:	f7fe fa55 	bl	80020d4 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c2e:	f7fe fa51 	bl	80020d4 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e081      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c40:	4b43      	ldr	r3, [pc, #268]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1f0      	bne.n	8003c2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69da      	ldr	r2, [r3, #28]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	019b      	lsls	r3, r3, #6
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	3b01      	subs	r3, #1
 8003c66:	041b      	lsls	r3, r3, #16
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6e:	061b      	lsls	r3, r3, #24
 8003c70:	4937      	ldr	r1, [pc, #220]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c76:	4b37      	ldr	r3, [pc, #220]	; (8003d54 <HAL_RCC_OscConfig+0x4ec>)
 8003c78:	2201      	movs	r2, #1
 8003c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7fe fa2a 	bl	80020d4 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c84:	f7fe fa26 	bl	80020d4 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e056      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c96:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0x41c>
 8003ca2:	e04e      	b.n	8003d42 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ca4:	4b2b      	ldr	r3, [pc, #172]	; (8003d54 <HAL_RCC_OscConfig+0x4ec>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003caa:	f7fe fa13 	bl	80020d4 <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cb2:	f7fe fa0f 	bl	80020d4 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e03f      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc4:	4b22      	ldr	r3, [pc, #136]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1f0      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x44a>
 8003cd0:	e037      	b.n	8003d42 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e032      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cde:	4b1c      	ldr	r3, [pc, #112]	; (8003d50 <HAL_RCC_OscConfig+0x4e8>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d028      	beq.n	8003d3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d121      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d11a      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d0e:	4013      	ands	r3, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d14:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d111      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d24:	085b      	lsrs	r3, r3, #1
 8003d26:	3b01      	subs	r3, #1
 8003d28:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d001      	beq.n	8003d42 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40007000 	.word	0x40007000
 8003d50:	40023800 	.word	0x40023800
 8003d54:	42470060 	.word	0x42470060

08003d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0cc      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d6c:	4b68      	ldr	r3, [pc, #416]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d90c      	bls.n	8003d94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7a:	4b65      	ldr	r3, [pc, #404]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d82:	4b63      	ldr	r3, [pc, #396]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0b8      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d020      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d005      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dac:	4b59      	ldr	r3, [pc, #356]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	4a58      	ldr	r2, [pc, #352]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003db2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003db6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0308 	and.w	r3, r3, #8
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dc4:	4b53      	ldr	r3, [pc, #332]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4a52      	ldr	r2, [pc, #328]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003dca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003dce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd0:	4b50      	ldr	r3, [pc, #320]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	494d      	ldr	r1, [pc, #308]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d044      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d107      	bne.n	8003e06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003df6:	4b47      	ldr	r3, [pc, #284]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d119      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e07f      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d003      	beq.n	8003e16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	d107      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e16:	4b3f      	ldr	r3, [pc, #252]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e06f      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e26:	4b3b      	ldr	r3, [pc, #236]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e067      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e36:	4b37      	ldr	r3, [pc, #220]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f023 0203 	bic.w	r2, r3, #3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	4934      	ldr	r1, [pc, #208]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e48:	f7fe f944 	bl	80020d4 <HAL_GetTick>
 8003e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4e:	e00a      	b.n	8003e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e50:	f7fe f940 	bl	80020d4 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e04f      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	4b2b      	ldr	r3, [pc, #172]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 020c 	and.w	r2, r3, #12
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d1eb      	bne.n	8003e50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e78:	4b25      	ldr	r3, [pc, #148]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d20c      	bcs.n	8003ea0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b22      	ldr	r3, [pc, #136]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8e:	4b20      	ldr	r3, [pc, #128]	; (8003f10 <HAL_RCC_ClockConfig+0x1b8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d001      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e032      	b.n	8003f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eac:	4b19      	ldr	r3, [pc, #100]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	4916      	ldr	r1, [pc, #88]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d009      	beq.n	8003ede <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eca:	4b12      	ldr	r3, [pc, #72]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	490e      	ldr	r1, [pc, #56]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ede:	f000 f821 	bl	8003f24 <HAL_RCC_GetSysClockFreq>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	; (8003f14 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	091b      	lsrs	r3, r3, #4
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	490a      	ldr	r1, [pc, #40]	; (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef0:	5ccb      	ldrb	r3, [r1, r3]
 8003ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef6:	4a09      	ldr	r2, [pc, #36]	; (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003efa:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <HAL_RCC_ClockConfig+0x1c8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7fe f8a4 	bl	800204c <HAL_InitTick>

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40023c00 	.word	0x40023c00
 8003f14:	40023800 	.word	0x40023800
 8003f18:	080081d4 	.word	0x080081d4
 8003f1c:	20000000 	.word	0x20000000
 8003f20:	20000004 	.word	0x20000004

08003f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f24:	b5b0      	push	{r4, r5, r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	6079      	str	r1, [r7, #4]
 8003f2e:	2100      	movs	r1, #0
 8003f30:	60f9      	str	r1, [r7, #12]
 8003f32:	2100      	movs	r1, #0
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003f36:	2100      	movs	r1, #0
 8003f38:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f3a:	4952      	ldr	r1, [pc, #328]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f3c:	6889      	ldr	r1, [r1, #8]
 8003f3e:	f001 010c 	and.w	r1, r1, #12
 8003f42:	2908      	cmp	r1, #8
 8003f44:	d00d      	beq.n	8003f62 <HAL_RCC_GetSysClockFreq+0x3e>
 8003f46:	2908      	cmp	r1, #8
 8003f48:	f200 8094 	bhi.w	8004074 <HAL_RCC_GetSysClockFreq+0x150>
 8003f4c:	2900      	cmp	r1, #0
 8003f4e:	d002      	beq.n	8003f56 <HAL_RCC_GetSysClockFreq+0x32>
 8003f50:	2904      	cmp	r1, #4
 8003f52:	d003      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0x38>
 8003f54:	e08e      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f56:	4b4c      	ldr	r3, [pc, #304]	; (8004088 <HAL_RCC_GetSysClockFreq+0x164>)
 8003f58:	60bb      	str	r3, [r7, #8]
       break;
 8003f5a:	e08e      	b.n	800407a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f5c:	4b4b      	ldr	r3, [pc, #300]	; (800408c <HAL_RCC_GetSysClockFreq+0x168>)
 8003f5e:	60bb      	str	r3, [r7, #8]
      break;
 8003f60:	e08b      	b.n	800407a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f62:	4948      	ldr	r1, [pc, #288]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f64:	6849      	ldr	r1, [r1, #4]
 8003f66:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003f6a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f6c:	4945      	ldr	r1, [pc, #276]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f6e:	6849      	ldr	r1, [r1, #4]
 8003f70:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003f74:	2900      	cmp	r1, #0
 8003f76:	d024      	beq.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f78:	4942      	ldr	r1, [pc, #264]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f7a:	6849      	ldr	r1, [r1, #4]
 8003f7c:	0989      	lsrs	r1, r1, #6
 8003f7e:	4608      	mov	r0, r1
 8003f80:	f04f 0100 	mov.w	r1, #0
 8003f84:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003f88:	f04f 0500 	mov.w	r5, #0
 8003f8c:	ea00 0204 	and.w	r2, r0, r4
 8003f90:	ea01 0305 	and.w	r3, r1, r5
 8003f94:	493d      	ldr	r1, [pc, #244]	; (800408c <HAL_RCC_GetSysClockFreq+0x168>)
 8003f96:	fb01 f003 	mul.w	r0, r1, r3
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	fb01 f102 	mul.w	r1, r1, r2
 8003fa0:	1844      	adds	r4, r0, r1
 8003fa2:	493a      	ldr	r1, [pc, #232]	; (800408c <HAL_RCC_GetSysClockFreq+0x168>)
 8003fa4:	fba2 0101 	umull	r0, r1, r2, r1
 8003fa8:	1863      	adds	r3, r4, r1
 8003faa:	4619      	mov	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	f7fc fe48 	bl	8000c48 <__aeabi_uldivmod>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	e04a      	b.n	8004058 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc2:	4b30      	ldr	r3, [pc, #192]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	099b      	lsrs	r3, r3, #6
 8003fc8:	461a      	mov	r2, r3
 8003fca:	f04f 0300 	mov.w	r3, #0
 8003fce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003fd2:	f04f 0100 	mov.w	r1, #0
 8003fd6:	ea02 0400 	and.w	r4, r2, r0
 8003fda:	ea03 0501 	and.w	r5, r3, r1
 8003fde:	4620      	mov	r0, r4
 8003fe0:	4629      	mov	r1, r5
 8003fe2:	f04f 0200 	mov.w	r2, #0
 8003fe6:	f04f 0300 	mov.w	r3, #0
 8003fea:	014b      	lsls	r3, r1, #5
 8003fec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ff0:	0142      	lsls	r2, r0, #5
 8003ff2:	4610      	mov	r0, r2
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	1b00      	subs	r0, r0, r4
 8003ff8:	eb61 0105 	sbc.w	r1, r1, r5
 8003ffc:	f04f 0200 	mov.w	r2, #0
 8004000:	f04f 0300 	mov.w	r3, #0
 8004004:	018b      	lsls	r3, r1, #6
 8004006:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800400a:	0182      	lsls	r2, r0, #6
 800400c:	1a12      	subs	r2, r2, r0
 800400e:	eb63 0301 	sbc.w	r3, r3, r1
 8004012:	f04f 0000 	mov.w	r0, #0
 8004016:	f04f 0100 	mov.w	r1, #0
 800401a:	00d9      	lsls	r1, r3, #3
 800401c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004020:	00d0      	lsls	r0, r2, #3
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	1912      	adds	r2, r2, r4
 8004028:	eb45 0303 	adc.w	r3, r5, r3
 800402c:	f04f 0000 	mov.w	r0, #0
 8004030:	f04f 0100 	mov.w	r1, #0
 8004034:	0299      	lsls	r1, r3, #10
 8004036:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800403a:	0290      	lsls	r0, r2, #10
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4610      	mov	r0, r2
 8004042:	4619      	mov	r1, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	461a      	mov	r2, r3
 8004048:	f04f 0300 	mov.w	r3, #0
 800404c:	f7fc fdfc 	bl	8000c48 <__aeabi_uldivmod>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	4613      	mov	r3, r2
 8004056:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004058:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <HAL_RCC_GetSysClockFreq+0x160>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	0c1b      	lsrs	r3, r3, #16
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	3301      	adds	r3, #1
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004070:	60bb      	str	r3, [r7, #8]
      break;
 8004072:	e002      	b.n	800407a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004074:	4b04      	ldr	r3, [pc, #16]	; (8004088 <HAL_RCC_GetSysClockFreq+0x164>)
 8004076:	60bb      	str	r3, [r7, #8]
      break;
 8004078:	bf00      	nop
    }
  }
  return sysclockfreq;
 800407a:	68bb      	ldr	r3, [r7, #8]
}
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bdb0      	pop	{r4, r5, r7, pc}
 8004084:	40023800 	.word	0x40023800
 8004088:	00f42400 	.word	0x00f42400
 800408c:	017d7840 	.word	0x017d7840

08004090 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004094:	4b03      	ldr	r3, [pc, #12]	; (80040a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004096:	681b      	ldr	r3, [r3, #0]
}
 8004098:	4618      	mov	r0, r3
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000000 	.word	0x20000000

080040a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040ac:	f7ff fff0 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 80040b0:	4602      	mov	r2, r0
 80040b2:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	0a9b      	lsrs	r3, r3, #10
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	4903      	ldr	r1, [pc, #12]	; (80040cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040be:	5ccb      	ldrb	r3, [r1, r3]
 80040c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40023800 	.word	0x40023800
 80040cc:	080081e4 	.word	0x080081e4

080040d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040d4:	f7ff ffdc 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 80040d8:	4602      	mov	r2, r0
 80040da:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	0b5b      	lsrs	r3, r3, #13
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	4903      	ldr	r1, [pc, #12]	; (80040f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040e6:	5ccb      	ldrb	r3, [r1, r3]
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40023800 	.word	0x40023800
 80040f4:	080081e4 	.word	0x080081e4

080040f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e07b      	b.n	8004202 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	2b00      	cmp	r3, #0
 8004110:	d108      	bne.n	8004124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800411a:	d009      	beq.n	8004130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	61da      	str	r2, [r3, #28]
 8004122:	e005      	b.n	8004130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fd fd18 	bl	8001b80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004166:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	431a      	orrs	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b4:	ea42 0103 	orr.w	r1, r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	0c1b      	lsrs	r3, r3, #16
 80041ce:	f003 0104 	and.w	r1, r3, #4
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	f003 0210 	and.w	r2, r3, #16
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69da      	ldr	r2, [r3, #28]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800420a:	b580      	push	{r7, lr}
 800420c:	b082      	sub	sp, #8
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e041      	b.n	80042a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d106      	bne.n	8004236 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7fd fced 	bl	8001c10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3304      	adds	r3, #4
 8004246:	4619      	mov	r1, r3
 8004248:	4610      	mov	r0, r2
 800424a:	f000 fa11 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3708      	adds	r7, #8
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e041      	b.n	800433e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f839 	bl	8004346 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3304      	adds	r3, #4
 80042e4:	4619      	mov	r1, r3
 80042e6:	4610      	mov	r0, r2
 80042e8:	f000 f9c2 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004368:	2300      	movs	r3, #0
 800436a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004376:	2302      	movs	r3, #2
 8004378:	e0ae      	b.n	80044d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b0c      	cmp	r3, #12
 8004386:	f200 809f 	bhi.w	80044c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800438a:	a201      	add	r2, pc, #4	; (adr r2, 8004390 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800438c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004390:	080043c5 	.word	0x080043c5
 8004394:	080044c9 	.word	0x080044c9
 8004398:	080044c9 	.word	0x080044c9
 800439c:	080044c9 	.word	0x080044c9
 80043a0:	08004405 	.word	0x08004405
 80043a4:	080044c9 	.word	0x080044c9
 80043a8:	080044c9 	.word	0x080044c9
 80043ac:	080044c9 	.word	0x080044c9
 80043b0:	08004447 	.word	0x08004447
 80043b4:	080044c9 	.word	0x080044c9
 80043b8:	080044c9 	.word	0x080044c9
 80043bc:	080044c9 	.word	0x080044c9
 80043c0:	08004487 	.word	0x08004487
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f9f0 	bl	80047b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0208 	orr.w	r2, r2, #8
 80043de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0204 	bic.w	r2, r2, #4
 80043ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6999      	ldr	r1, [r3, #24]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	691a      	ldr	r2, [r3, #16]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	619a      	str	r2, [r3, #24]
      break;
 8004402:	e064      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68b9      	ldr	r1, [r7, #8]
 800440a:	4618      	mov	r0, r3
 800440c:	f000 fa40 	bl	8004890 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699a      	ldr	r2, [r3, #24]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800441e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800442e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6999      	ldr	r1, [r3, #24]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	021a      	lsls	r2, r3, #8
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	619a      	str	r2, [r3, #24]
      break;
 8004444:	e043      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fa95 	bl	800497c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f042 0208 	orr.w	r2, r2, #8
 8004460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0204 	bic.w	r2, r2, #4
 8004470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	69d9      	ldr	r1, [r3, #28]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	61da      	str	r2, [r3, #28]
      break;
 8004484:	e023      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fae9 	bl	8004a64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	69da      	ldr	r2, [r3, #28]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	69da      	ldr	r2, [r3, #28]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	69d9      	ldr	r1, [r3, #28]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	021a      	lsls	r2, r3, #8
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	61da      	str	r2, [r3, #28]
      break;
 80044c6:	e002      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	75fb      	strb	r3, [r7, #23]
      break;
 80044cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d101      	bne.n	80044fc <HAL_TIM_ConfigClockSource+0x1c>
 80044f8:	2302      	movs	r3, #2
 80044fa:	e0b4      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x186>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800451a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004534:	d03e      	beq.n	80045b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800453a:	f200 8087 	bhi.w	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004542:	f000 8086 	beq.w	8004652 <HAL_TIM_ConfigClockSource+0x172>
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800454a:	d87f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b70      	cmp	r3, #112	; 0x70
 800454e:	d01a      	beq.n	8004586 <HAL_TIM_ConfigClockSource+0xa6>
 8004550:	2b70      	cmp	r3, #112	; 0x70
 8004552:	d87b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b60      	cmp	r3, #96	; 0x60
 8004556:	d050      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x11a>
 8004558:	2b60      	cmp	r3, #96	; 0x60
 800455a:	d877      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b50      	cmp	r3, #80	; 0x50
 800455e:	d03c      	beq.n	80045da <HAL_TIM_ConfigClockSource+0xfa>
 8004560:	2b50      	cmp	r3, #80	; 0x50
 8004562:	d873      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b40      	cmp	r3, #64	; 0x40
 8004566:	d058      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x13a>
 8004568:	2b40      	cmp	r3, #64	; 0x40
 800456a:	d86f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800456c:	2b30      	cmp	r3, #48	; 0x30
 800456e:	d064      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004570:	2b30      	cmp	r3, #48	; 0x30
 8004572:	d86b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004574:	2b20      	cmp	r3, #32
 8004576:	d060      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004578:	2b20      	cmp	r3, #32
 800457a:	d867      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800457c:	2b00      	cmp	r3, #0
 800457e:	d05c      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004580:	2b10      	cmp	r3, #16
 8004582:	d05a      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004584:	e062      	b.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	6899      	ldr	r1, [r3, #8]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f000 fb35 	bl	8004c04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	609a      	str	r2, [r3, #8]
      break;
 80045b2:	e04f      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6818      	ldr	r0, [r3, #0]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	6899      	ldr	r1, [r3, #8]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	f000 fb1e 	bl	8004c04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045d6:	609a      	str	r2, [r3, #8]
      break;
 80045d8:	e03c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6859      	ldr	r1, [r3, #4]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f000 fa92 	bl	8004b10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2150      	movs	r1, #80	; 0x50
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 faeb 	bl	8004bce <TIM_ITRx_SetConfig>
      break;
 80045f8:	e02c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6818      	ldr	r0, [r3, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6859      	ldr	r1, [r3, #4]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	461a      	mov	r2, r3
 8004608:	f000 fab1 	bl	8004b6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2160      	movs	r1, #96	; 0x60
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fadb 	bl	8004bce <TIM_ITRx_SetConfig>
      break;
 8004618:	e01c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6818      	ldr	r0, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6859      	ldr	r1, [r3, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	461a      	mov	r2, r3
 8004628:	f000 fa72 	bl	8004b10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2140      	movs	r1, #64	; 0x40
 8004632:	4618      	mov	r0, r3
 8004634:	f000 facb 	bl	8004bce <TIM_ITRx_SetConfig>
      break;
 8004638:	e00c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4619      	mov	r1, r3
 8004644:	4610      	mov	r0, r2
 8004646:	f000 fac2 	bl	8004bce <TIM_ITRx_SetConfig>
      break;
 800464a:	e003      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
      break;
 8004650:	e000      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004664:	7bfb      	ldrb	r3, [r7, #15]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
	...

08004670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a40      	ldr	r2, [pc, #256]	; (8004784 <TIM_Base_SetConfig+0x114>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d013      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800468e:	d00f      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a3d      	ldr	r2, [pc, #244]	; (8004788 <TIM_Base_SetConfig+0x118>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00b      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a3c      	ldr	r2, [pc, #240]	; (800478c <TIM_Base_SetConfig+0x11c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d007      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a3b      	ldr	r2, [pc, #236]	; (8004790 <TIM_Base_SetConfig+0x120>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d003      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a3a      	ldr	r2, [pc, #232]	; (8004794 <TIM_Base_SetConfig+0x124>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d108      	bne.n	80046c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	4313      	orrs	r3, r2
 80046c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a2f      	ldr	r2, [pc, #188]	; (8004784 <TIM_Base_SetConfig+0x114>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d02b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d0:	d027      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a2c      	ldr	r2, [pc, #176]	; (8004788 <TIM_Base_SetConfig+0x118>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d023      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a2b      	ldr	r2, [pc, #172]	; (800478c <TIM_Base_SetConfig+0x11c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01f      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a2a      	ldr	r2, [pc, #168]	; (8004790 <TIM_Base_SetConfig+0x120>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d01b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a29      	ldr	r2, [pc, #164]	; (8004794 <TIM_Base_SetConfig+0x124>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d017      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a28      	ldr	r2, [pc, #160]	; (8004798 <TIM_Base_SetConfig+0x128>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d013      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a27      	ldr	r2, [pc, #156]	; (800479c <TIM_Base_SetConfig+0x12c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00f      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a26      	ldr	r2, [pc, #152]	; (80047a0 <TIM_Base_SetConfig+0x130>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a25      	ldr	r2, [pc, #148]	; (80047a4 <TIM_Base_SetConfig+0x134>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d007      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a24      	ldr	r2, [pc, #144]	; (80047a8 <TIM_Base_SetConfig+0x138>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d003      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a23      	ldr	r2, [pc, #140]	; (80047ac <TIM_Base_SetConfig+0x13c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d108      	bne.n	8004734 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	4313      	orrs	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	4313      	orrs	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a0a      	ldr	r2, [pc, #40]	; (8004784 <TIM_Base_SetConfig+0x114>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_Base_SetConfig+0xf8>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a0c      	ldr	r2, [pc, #48]	; (8004794 <TIM_Base_SetConfig+0x124>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d103      	bne.n	8004770 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	615a      	str	r2, [r3, #20]
}
 8004776:	bf00      	nop
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40010000 	.word	0x40010000
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800
 8004790:	40000c00 	.word	0x40000c00
 8004794:	40010400 	.word	0x40010400
 8004798:	40014000 	.word	0x40014000
 800479c:	40014400 	.word	0x40014400
 80047a0:	40014800 	.word	0x40014800
 80047a4:	40001800 	.word	0x40001800
 80047a8:	40001c00 	.word	0x40001c00
 80047ac:	40002000 	.word	0x40002000

080047b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b087      	sub	sp, #28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	f023 0201 	bic.w	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f023 0303 	bic.w	r3, r3, #3
 80047e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f023 0302 	bic.w	r3, r3, #2
 80047f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a20      	ldr	r2, [pc, #128]	; (8004888 <TIM_OC1_SetConfig+0xd8>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d003      	beq.n	8004814 <TIM_OC1_SetConfig+0x64>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a1f      	ldr	r2, [pc, #124]	; (800488c <TIM_OC1_SetConfig+0xdc>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10c      	bne.n	800482e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f023 0308 	bic.w	r3, r3, #8
 800481a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 0304 	bic.w	r3, r3, #4
 800482c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a15      	ldr	r2, [pc, #84]	; (8004888 <TIM_OC1_SetConfig+0xd8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d003      	beq.n	800483e <TIM_OC1_SetConfig+0x8e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a14      	ldr	r2, [pc, #80]	; (800488c <TIM_OC1_SetConfig+0xdc>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d111      	bne.n	8004862 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004844:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800484c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	621a      	str	r2, [r3, #32]
}
 800487c:	bf00      	nop
 800487e:	371c      	adds	r7, #28
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	40010000 	.word	0x40010000
 800488c:	40010400 	.word	0x40010400

08004890 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	f023 0210 	bic.w	r2, r3, #16
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	021b      	lsls	r3, r3, #8
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0320 	bic.w	r3, r3, #32
 80048da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a22      	ldr	r2, [pc, #136]	; (8004974 <TIM_OC2_SetConfig+0xe4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d003      	beq.n	80048f8 <TIM_OC2_SetConfig+0x68>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a21      	ldr	r2, [pc, #132]	; (8004978 <TIM_OC2_SetConfig+0xe8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d10d      	bne.n	8004914 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	4313      	orrs	r3, r2
 800490a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004912:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a17      	ldr	r2, [pc, #92]	; (8004974 <TIM_OC2_SetConfig+0xe4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d003      	beq.n	8004924 <TIM_OC2_SetConfig+0x94>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a16      	ldr	r2, [pc, #88]	; (8004978 <TIM_OC2_SetConfig+0xe8>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d113      	bne.n	800494c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800492a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004932:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	621a      	str	r2, [r3, #32]
}
 8004966:	bf00      	nop
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40010000 	.word	0x40010000
 8004978:	40010400 	.word	0x40010400

0800497c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0303 	bic.w	r3, r3, #3
 80049b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	021b      	lsls	r3, r3, #8
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a21      	ldr	r2, [pc, #132]	; (8004a5c <TIM_OC3_SetConfig+0xe0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d003      	beq.n	80049e2 <TIM_OC3_SetConfig+0x66>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a20      	ldr	r2, [pc, #128]	; (8004a60 <TIM_OC3_SetConfig+0xe4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d10d      	bne.n	80049fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a16      	ldr	r2, [pc, #88]	; (8004a5c <TIM_OC3_SetConfig+0xe0>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d003      	beq.n	8004a0e <TIM_OC3_SetConfig+0x92>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a15      	ldr	r2, [pc, #84]	; (8004a60 <TIM_OC3_SetConfig+0xe4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d113      	bne.n	8004a36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	621a      	str	r2, [r3, #32]
}
 8004a50:	bf00      	nop
 8004a52:	371c      	adds	r7, #28
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr
 8004a5c:	40010000 	.word	0x40010000
 8004a60:	40010400 	.word	0x40010400

08004a64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	021b      	lsls	r3, r3, #8
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004aae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	031b      	lsls	r3, r3, #12
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a12      	ldr	r2, [pc, #72]	; (8004b08 <TIM_OC4_SetConfig+0xa4>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d003      	beq.n	8004acc <TIM_OC4_SetConfig+0x68>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a11      	ldr	r2, [pc, #68]	; (8004b0c <TIM_OC4_SetConfig+0xa8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d109      	bne.n	8004ae0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ad2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	019b      	lsls	r3, r3, #6
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40010000 	.word	0x40010000
 8004b0c:	40010400 	.word	0x40010400

08004b10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f023 0201 	bic.w	r2, r3, #1
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f023 030a 	bic.w	r3, r3, #10
 8004b4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	621a      	str	r2, [r3, #32]
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b087      	sub	sp, #28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	f023 0210 	bic.w	r2, r3, #16
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	031b      	lsls	r3, r3, #12
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004baa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	621a      	str	r2, [r3, #32]
}
 8004bc2:	bf00      	nop
 8004bc4:	371c      	adds	r7, #28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b085      	sub	sp, #20
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
 8004bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004be4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	f043 0307 	orr.w	r3, r3, #7
 8004bf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	609a      	str	r2, [r3, #8]
}
 8004bf8:	bf00      	nop
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
 8004c10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	021a      	lsls	r2, r3, #8
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	431a      	orrs	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	609a      	str	r2, [r3, #8]
}
 8004c38:	bf00      	nop
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e05a      	b.n	8004d12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a21      	ldr	r2, [pc, #132]	; (8004d20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d022      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca8:	d01d      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a1d      	ldr	r2, [pc, #116]	; (8004d24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d018      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a1b      	ldr	r2, [pc, #108]	; (8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d013      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a1a      	ldr	r2, [pc, #104]	; (8004d2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d00e      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a18      	ldr	r2, [pc, #96]	; (8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d009      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a17      	ldr	r2, [pc, #92]	; (8004d34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d004      	beq.n	8004ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a15      	ldr	r2, [pc, #84]	; (8004d38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d10c      	bne.n	8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	40010000 	.word	0x40010000
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800
 8004d2c:	40000c00 	.word	0x40000c00
 8004d30:	40010400 	.word	0x40010400
 8004d34:	40014000 	.word	0x40014000
 8004d38:	40001800 	.word	0x40001800

08004d3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e03d      	b.n	8004dd4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e03f      	b.n	8004e72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7fc ff80 	bl	8001d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2224      	movs	r2, #36	; 0x24
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68da      	ldr	r2, [r3, #12]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 f929 	bl	800507c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695a      	ldr	r2, [r3, #20]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b08a      	sub	sp, #40	; 0x28
 8004e7e:	af02      	add	r7, sp, #8
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	603b      	str	r3, [r7, #0]
 8004e86:	4613      	mov	r3, r2
 8004e88:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b20      	cmp	r3, #32
 8004e98:	d17c      	bne.n	8004f94 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <HAL_UART_Transmit+0x2c>
 8004ea0:	88fb      	ldrh	r3, [r7, #6]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e075      	b.n	8004f96 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d101      	bne.n	8004eb8 <HAL_UART_Transmit+0x3e>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e06e      	b.n	8004f96 <HAL_UART_Transmit+0x11c>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2221      	movs	r2, #33	; 0x21
 8004eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ece:	f7fd f901 	bl	80020d4 <HAL_GetTick>
 8004ed2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	88fa      	ldrh	r2, [r7, #6]
 8004ed8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	88fa      	ldrh	r2, [r7, #6]
 8004ede:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee8:	d108      	bne.n	8004efc <HAL_UART_Transmit+0x82>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d104      	bne.n	8004efc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	e003      	b.n	8004f04 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004f0c:	e02a      	b.n	8004f64 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2200      	movs	r2, #0
 8004f16:	2180      	movs	r1, #128	; 0x80
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 f840 	bl	8004f9e <UART_WaitOnFlagUntilTimeout>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e036      	b.n	8004f96 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10b      	bne.n	8004f46 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	3302      	adds	r3, #2
 8004f42:	61bb      	str	r3, [r7, #24]
 8004f44:	e007      	b.n	8004f56 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	781a      	ldrb	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	3301      	adds	r3, #1
 8004f54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1cf      	bne.n	8004f0e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2200      	movs	r2, #0
 8004f76:	2140      	movs	r1, #64	; 0x40
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f810 	bl	8004f9e <UART_WaitOnFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e006      	b.n	8004f96 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f94:	2302      	movs	r3, #2
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3720      	adds	r7, #32
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b090      	sub	sp, #64	; 0x40
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	603b      	str	r3, [r7, #0]
 8004faa:	4613      	mov	r3, r2
 8004fac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fae:	e050      	b.n	8005052 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fb6:	d04c      	beq.n	8005052 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d007      	beq.n	8004fce <UART_WaitOnFlagUntilTimeout+0x30>
 8004fbe:	f7fd f889 	bl	80020d4 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d241      	bcs.n	8005052 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	330c      	adds	r3, #12
 8004fd4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd8:	e853 3f00 	ldrex	r3, [r3]
 8004fdc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	330c      	adds	r3, #12
 8004fec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fee:	637a      	str	r2, [r7, #52]	; 0x34
 8004ff0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ff4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ff6:	e841 2300 	strex	r3, r2, [r1]
 8004ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1e5      	bne.n	8004fce <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3314      	adds	r3, #20
 8005008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	e853 3f00 	ldrex	r3, [r3]
 8005010:	613b      	str	r3, [r7, #16]
   return(result);
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	f023 0301 	bic.w	r3, r3, #1
 8005018:	63bb      	str	r3, [r7, #56]	; 0x38
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3314      	adds	r3, #20
 8005020:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005022:	623a      	str	r2, [r7, #32]
 8005024:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005026:	69f9      	ldr	r1, [r7, #28]
 8005028:	6a3a      	ldr	r2, [r7, #32]
 800502a:	e841 2300 	strex	r3, r2, [r1]
 800502e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1e5      	bne.n	8005002 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2220      	movs	r2, #32
 8005042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e00f      	b.n	8005072 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	4013      	ands	r3, r2
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	429a      	cmp	r2, r3
 8005060:	bf0c      	ite	eq
 8005062:	2301      	moveq	r3, #1
 8005064:	2300      	movne	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	461a      	mov	r2, r3
 800506a:	79fb      	ldrb	r3, [r7, #7]
 800506c:	429a      	cmp	r2, r3
 800506e:	d09f      	beq.n	8004fb0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3740      	adds	r7, #64	; 0x40
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
	...

0800507c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800507c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005080:	b09f      	sub	sp, #124	; 0x7c
 8005082:	af00      	add	r7, sp, #0
 8005084:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005090:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005092:	68d9      	ldr	r1, [r3, #12]
 8005094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	ea40 0301 	orr.w	r3, r0, r1
 800509c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800509e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a0:	689a      	ldr	r2, [r3, #8]
 80050a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	431a      	orrs	r2, r3
 80050a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	431a      	orrs	r2, r3
 80050ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80050b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80050c0:	f021 010c 	bic.w	r1, r1, #12
 80050c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050ca:	430b      	orrs	r3, r1
 80050cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80050d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050da:	6999      	ldr	r1, [r3, #24]
 80050dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	ea40 0301 	orr.w	r3, r0, r1
 80050e4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	4bc5      	ldr	r3, [pc, #788]	; (8005400 <UART_SetConfig+0x384>)
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d004      	beq.n	80050fa <UART_SetConfig+0x7e>
 80050f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4bc3      	ldr	r3, [pc, #780]	; (8005404 <UART_SetConfig+0x388>)
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d103      	bne.n	8005102 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050fa:	f7fe ffe9 	bl	80040d0 <HAL_RCC_GetPCLK2Freq>
 80050fe:	6778      	str	r0, [r7, #116]	; 0x74
 8005100:	e002      	b.n	8005108 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005102:	f7fe ffd1 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8005106:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005110:	f040 80b6 	bne.w	8005280 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005114:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005116:	461c      	mov	r4, r3
 8005118:	f04f 0500 	mov.w	r5, #0
 800511c:	4622      	mov	r2, r4
 800511e:	462b      	mov	r3, r5
 8005120:	1891      	adds	r1, r2, r2
 8005122:	6439      	str	r1, [r7, #64]	; 0x40
 8005124:	415b      	adcs	r3, r3
 8005126:	647b      	str	r3, [r7, #68]	; 0x44
 8005128:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800512c:	1912      	adds	r2, r2, r4
 800512e:	eb45 0303 	adc.w	r3, r5, r3
 8005132:	f04f 0000 	mov.w	r0, #0
 8005136:	f04f 0100 	mov.w	r1, #0
 800513a:	00d9      	lsls	r1, r3, #3
 800513c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005140:	00d0      	lsls	r0, r2, #3
 8005142:	4602      	mov	r2, r0
 8005144:	460b      	mov	r3, r1
 8005146:	1911      	adds	r1, r2, r4
 8005148:	6639      	str	r1, [r7, #96]	; 0x60
 800514a:	416b      	adcs	r3, r5
 800514c:	667b      	str	r3, [r7, #100]	; 0x64
 800514e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	461a      	mov	r2, r3
 8005154:	f04f 0300 	mov.w	r3, #0
 8005158:	1891      	adds	r1, r2, r2
 800515a:	63b9      	str	r1, [r7, #56]	; 0x38
 800515c:	415b      	adcs	r3, r3
 800515e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005160:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005164:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005168:	f7fb fd6e 	bl	8000c48 <__aeabi_uldivmod>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4ba5      	ldr	r3, [pc, #660]	; (8005408 <UART_SetConfig+0x38c>)
 8005172:	fba3 2302 	umull	r2, r3, r3, r2
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	011e      	lsls	r6, r3, #4
 800517a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800517c:	461c      	mov	r4, r3
 800517e:	f04f 0500 	mov.w	r5, #0
 8005182:	4622      	mov	r2, r4
 8005184:	462b      	mov	r3, r5
 8005186:	1891      	adds	r1, r2, r2
 8005188:	6339      	str	r1, [r7, #48]	; 0x30
 800518a:	415b      	adcs	r3, r3
 800518c:	637b      	str	r3, [r7, #52]	; 0x34
 800518e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005192:	1912      	adds	r2, r2, r4
 8005194:	eb45 0303 	adc.w	r3, r5, r3
 8005198:	f04f 0000 	mov.w	r0, #0
 800519c:	f04f 0100 	mov.w	r1, #0
 80051a0:	00d9      	lsls	r1, r3, #3
 80051a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051a6:	00d0      	lsls	r0, r2, #3
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	1911      	adds	r1, r2, r4
 80051ae:	65b9      	str	r1, [r7, #88]	; 0x58
 80051b0:	416b      	adcs	r3, r5
 80051b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	461a      	mov	r2, r3
 80051ba:	f04f 0300 	mov.w	r3, #0
 80051be:	1891      	adds	r1, r2, r2
 80051c0:	62b9      	str	r1, [r7, #40]	; 0x28
 80051c2:	415b      	adcs	r3, r3
 80051c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051ca:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80051ce:	f7fb fd3b 	bl	8000c48 <__aeabi_uldivmod>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4b8c      	ldr	r3, [pc, #560]	; (8005408 <UART_SetConfig+0x38c>)
 80051d8:	fba3 1302 	umull	r1, r3, r3, r2
 80051dc:	095b      	lsrs	r3, r3, #5
 80051de:	2164      	movs	r1, #100	; 0x64
 80051e0:	fb01 f303 	mul.w	r3, r1, r3
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	3332      	adds	r3, #50	; 0x32
 80051ea:	4a87      	ldr	r2, [pc, #540]	; (8005408 <UART_SetConfig+0x38c>)
 80051ec:	fba2 2303 	umull	r2, r3, r2, r3
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80051f8:	441e      	add	r6, r3
 80051fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051fc:	4618      	mov	r0, r3
 80051fe:	f04f 0100 	mov.w	r1, #0
 8005202:	4602      	mov	r2, r0
 8005204:	460b      	mov	r3, r1
 8005206:	1894      	adds	r4, r2, r2
 8005208:	623c      	str	r4, [r7, #32]
 800520a:	415b      	adcs	r3, r3
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
 800520e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005212:	1812      	adds	r2, r2, r0
 8005214:	eb41 0303 	adc.w	r3, r1, r3
 8005218:	f04f 0400 	mov.w	r4, #0
 800521c:	f04f 0500 	mov.w	r5, #0
 8005220:	00dd      	lsls	r5, r3, #3
 8005222:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005226:	00d4      	lsls	r4, r2, #3
 8005228:	4622      	mov	r2, r4
 800522a:	462b      	mov	r3, r5
 800522c:	1814      	adds	r4, r2, r0
 800522e:	653c      	str	r4, [r7, #80]	; 0x50
 8005230:	414b      	adcs	r3, r1
 8005232:	657b      	str	r3, [r7, #84]	; 0x54
 8005234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	461a      	mov	r2, r3
 800523a:	f04f 0300 	mov.w	r3, #0
 800523e:	1891      	adds	r1, r2, r2
 8005240:	61b9      	str	r1, [r7, #24]
 8005242:	415b      	adcs	r3, r3
 8005244:	61fb      	str	r3, [r7, #28]
 8005246:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800524a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800524e:	f7fb fcfb 	bl	8000c48 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4b6c      	ldr	r3, [pc, #432]	; (8005408 <UART_SetConfig+0x38c>)
 8005258:	fba3 1302 	umull	r1, r3, r3, r2
 800525c:	095b      	lsrs	r3, r3, #5
 800525e:	2164      	movs	r1, #100	; 0x64
 8005260:	fb01 f303 	mul.w	r3, r1, r3
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	3332      	adds	r3, #50	; 0x32
 800526a:	4a67      	ldr	r2, [pc, #412]	; (8005408 <UART_SetConfig+0x38c>)
 800526c:	fba2 2303 	umull	r2, r3, r2, r3
 8005270:	095b      	lsrs	r3, r3, #5
 8005272:	f003 0207 	and.w	r2, r3, #7
 8005276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4432      	add	r2, r6
 800527c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800527e:	e0b9      	b.n	80053f4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005280:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005282:	461c      	mov	r4, r3
 8005284:	f04f 0500 	mov.w	r5, #0
 8005288:	4622      	mov	r2, r4
 800528a:	462b      	mov	r3, r5
 800528c:	1891      	adds	r1, r2, r2
 800528e:	6139      	str	r1, [r7, #16]
 8005290:	415b      	adcs	r3, r3
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005298:	1912      	adds	r2, r2, r4
 800529a:	eb45 0303 	adc.w	r3, r5, r3
 800529e:	f04f 0000 	mov.w	r0, #0
 80052a2:	f04f 0100 	mov.w	r1, #0
 80052a6:	00d9      	lsls	r1, r3, #3
 80052a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052ac:	00d0      	lsls	r0, r2, #3
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	eb12 0804 	adds.w	r8, r2, r4
 80052b6:	eb43 0905 	adc.w	r9, r3, r5
 80052ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	4618      	mov	r0, r3
 80052c0:	f04f 0100 	mov.w	r1, #0
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	008b      	lsls	r3, r1, #2
 80052ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80052d2:	0082      	lsls	r2, r0, #2
 80052d4:	4640      	mov	r0, r8
 80052d6:	4649      	mov	r1, r9
 80052d8:	f7fb fcb6 	bl	8000c48 <__aeabi_uldivmod>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4b49      	ldr	r3, [pc, #292]	; (8005408 <UART_SetConfig+0x38c>)
 80052e2:	fba3 2302 	umull	r2, r3, r3, r2
 80052e6:	095b      	lsrs	r3, r3, #5
 80052e8:	011e      	lsls	r6, r3, #4
 80052ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052ec:	4618      	mov	r0, r3
 80052ee:	f04f 0100 	mov.w	r1, #0
 80052f2:	4602      	mov	r2, r0
 80052f4:	460b      	mov	r3, r1
 80052f6:	1894      	adds	r4, r2, r2
 80052f8:	60bc      	str	r4, [r7, #8]
 80052fa:	415b      	adcs	r3, r3
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005302:	1812      	adds	r2, r2, r0
 8005304:	eb41 0303 	adc.w	r3, r1, r3
 8005308:	f04f 0400 	mov.w	r4, #0
 800530c:	f04f 0500 	mov.w	r5, #0
 8005310:	00dd      	lsls	r5, r3, #3
 8005312:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005316:	00d4      	lsls	r4, r2, #3
 8005318:	4622      	mov	r2, r4
 800531a:	462b      	mov	r3, r5
 800531c:	1814      	adds	r4, r2, r0
 800531e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005320:	414b      	adcs	r3, r1
 8005322:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005324:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	4618      	mov	r0, r3
 800532a:	f04f 0100 	mov.w	r1, #0
 800532e:	f04f 0200 	mov.w	r2, #0
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	008b      	lsls	r3, r1, #2
 8005338:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800533c:	0082      	lsls	r2, r0, #2
 800533e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005342:	f7fb fc81 	bl	8000c48 <__aeabi_uldivmod>
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	4b2f      	ldr	r3, [pc, #188]	; (8005408 <UART_SetConfig+0x38c>)
 800534c:	fba3 1302 	umull	r1, r3, r3, r2
 8005350:	095b      	lsrs	r3, r3, #5
 8005352:	2164      	movs	r1, #100	; 0x64
 8005354:	fb01 f303 	mul.w	r3, r1, r3
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	3332      	adds	r3, #50	; 0x32
 800535e:	4a2a      	ldr	r2, [pc, #168]	; (8005408 <UART_SetConfig+0x38c>)
 8005360:	fba2 2303 	umull	r2, r3, r2, r3
 8005364:	095b      	lsrs	r3, r3, #5
 8005366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800536a:	441e      	add	r6, r3
 800536c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800536e:	4618      	mov	r0, r3
 8005370:	f04f 0100 	mov.w	r1, #0
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	1894      	adds	r4, r2, r2
 800537a:	603c      	str	r4, [r7, #0]
 800537c:	415b      	adcs	r3, r3
 800537e:	607b      	str	r3, [r7, #4]
 8005380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005384:	1812      	adds	r2, r2, r0
 8005386:	eb41 0303 	adc.w	r3, r1, r3
 800538a:	f04f 0400 	mov.w	r4, #0
 800538e:	f04f 0500 	mov.w	r5, #0
 8005392:	00dd      	lsls	r5, r3, #3
 8005394:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005398:	00d4      	lsls	r4, r2, #3
 800539a:	4622      	mov	r2, r4
 800539c:	462b      	mov	r3, r5
 800539e:	eb12 0a00 	adds.w	sl, r2, r0
 80053a2:	eb43 0b01 	adc.w	fp, r3, r1
 80053a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f04f 0100 	mov.w	r1, #0
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	008b      	lsls	r3, r1, #2
 80053ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80053be:	0082      	lsls	r2, r0, #2
 80053c0:	4650      	mov	r0, sl
 80053c2:	4659      	mov	r1, fp
 80053c4:	f7fb fc40 	bl	8000c48 <__aeabi_uldivmod>
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	4b0e      	ldr	r3, [pc, #56]	; (8005408 <UART_SetConfig+0x38c>)
 80053ce:	fba3 1302 	umull	r1, r3, r3, r2
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	2164      	movs	r1, #100	; 0x64
 80053d6:	fb01 f303 	mul.w	r3, r1, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	3332      	adds	r3, #50	; 0x32
 80053e0:	4a09      	ldr	r2, [pc, #36]	; (8005408 <UART_SetConfig+0x38c>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	f003 020f 	and.w	r2, r3, #15
 80053ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4432      	add	r2, r6
 80053f2:	609a      	str	r2, [r3, #8]
}
 80053f4:	bf00      	nop
 80053f6:	377c      	adds	r7, #124	; 0x7c
 80053f8:	46bd      	mov	sp, r7
 80053fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053fe:	bf00      	nop
 8005400:	40011000 	.word	0x40011000
 8005404:	40011400 	.word	0x40011400
 8005408:	51eb851f 	.word	0x51eb851f

0800540c <__errno>:
 800540c:	4b01      	ldr	r3, [pc, #4]	; (8005414 <__errno+0x8>)
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	2000000c 	.word	0x2000000c

08005418 <__libc_init_array>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	4d0d      	ldr	r5, [pc, #52]	; (8005450 <__libc_init_array+0x38>)
 800541c:	4c0d      	ldr	r4, [pc, #52]	; (8005454 <__libc_init_array+0x3c>)
 800541e:	1b64      	subs	r4, r4, r5
 8005420:	10a4      	asrs	r4, r4, #2
 8005422:	2600      	movs	r6, #0
 8005424:	42a6      	cmp	r6, r4
 8005426:	d109      	bne.n	800543c <__libc_init_array+0x24>
 8005428:	4d0b      	ldr	r5, [pc, #44]	; (8005458 <__libc_init_array+0x40>)
 800542a:	4c0c      	ldr	r4, [pc, #48]	; (800545c <__libc_init_array+0x44>)
 800542c:	f002 feb6 	bl	800819c <_init>
 8005430:	1b64      	subs	r4, r4, r5
 8005432:	10a4      	asrs	r4, r4, #2
 8005434:	2600      	movs	r6, #0
 8005436:	42a6      	cmp	r6, r4
 8005438:	d105      	bne.n	8005446 <__libc_init_array+0x2e>
 800543a:	bd70      	pop	{r4, r5, r6, pc}
 800543c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005440:	4798      	blx	r3
 8005442:	3601      	adds	r6, #1
 8005444:	e7ee      	b.n	8005424 <__libc_init_array+0xc>
 8005446:	f855 3b04 	ldr.w	r3, [r5], #4
 800544a:	4798      	blx	r3
 800544c:	3601      	adds	r6, #1
 800544e:	e7f2      	b.n	8005436 <__libc_init_array+0x1e>
 8005450:	080085dc 	.word	0x080085dc
 8005454:	080085dc 	.word	0x080085dc
 8005458:	080085dc 	.word	0x080085dc
 800545c:	080085e0 	.word	0x080085e0

08005460 <memset>:
 8005460:	4402      	add	r2, r0
 8005462:	4603      	mov	r3, r0
 8005464:	4293      	cmp	r3, r2
 8005466:	d100      	bne.n	800546a <memset+0xa>
 8005468:	4770      	bx	lr
 800546a:	f803 1b01 	strb.w	r1, [r3], #1
 800546e:	e7f9      	b.n	8005464 <memset+0x4>

08005470 <__cvt>:
 8005470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005474:	ec55 4b10 	vmov	r4, r5, d0
 8005478:	2d00      	cmp	r5, #0
 800547a:	460e      	mov	r6, r1
 800547c:	4619      	mov	r1, r3
 800547e:	462b      	mov	r3, r5
 8005480:	bfbb      	ittet	lt
 8005482:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005486:	461d      	movlt	r5, r3
 8005488:	2300      	movge	r3, #0
 800548a:	232d      	movlt	r3, #45	; 0x2d
 800548c:	700b      	strb	r3, [r1, #0]
 800548e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005490:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005494:	4691      	mov	r9, r2
 8005496:	f023 0820 	bic.w	r8, r3, #32
 800549a:	bfbc      	itt	lt
 800549c:	4622      	movlt	r2, r4
 800549e:	4614      	movlt	r4, r2
 80054a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054a4:	d005      	beq.n	80054b2 <__cvt+0x42>
 80054a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80054aa:	d100      	bne.n	80054ae <__cvt+0x3e>
 80054ac:	3601      	adds	r6, #1
 80054ae:	2102      	movs	r1, #2
 80054b0:	e000      	b.n	80054b4 <__cvt+0x44>
 80054b2:	2103      	movs	r1, #3
 80054b4:	ab03      	add	r3, sp, #12
 80054b6:	9301      	str	r3, [sp, #4]
 80054b8:	ab02      	add	r3, sp, #8
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	ec45 4b10 	vmov	d0, r4, r5
 80054c0:	4653      	mov	r3, sl
 80054c2:	4632      	mov	r2, r6
 80054c4:	f000 fcec 	bl	8005ea0 <_dtoa_r>
 80054c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054cc:	4607      	mov	r7, r0
 80054ce:	d102      	bne.n	80054d6 <__cvt+0x66>
 80054d0:	f019 0f01 	tst.w	r9, #1
 80054d4:	d022      	beq.n	800551c <__cvt+0xac>
 80054d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054da:	eb07 0906 	add.w	r9, r7, r6
 80054de:	d110      	bne.n	8005502 <__cvt+0x92>
 80054e0:	783b      	ldrb	r3, [r7, #0]
 80054e2:	2b30      	cmp	r3, #48	; 0x30
 80054e4:	d10a      	bne.n	80054fc <__cvt+0x8c>
 80054e6:	2200      	movs	r2, #0
 80054e8:	2300      	movs	r3, #0
 80054ea:	4620      	mov	r0, r4
 80054ec:	4629      	mov	r1, r5
 80054ee:	f7fb faeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80054f2:	b918      	cbnz	r0, 80054fc <__cvt+0x8c>
 80054f4:	f1c6 0601 	rsb	r6, r6, #1
 80054f8:	f8ca 6000 	str.w	r6, [sl]
 80054fc:	f8da 3000 	ldr.w	r3, [sl]
 8005500:	4499      	add	r9, r3
 8005502:	2200      	movs	r2, #0
 8005504:	2300      	movs	r3, #0
 8005506:	4620      	mov	r0, r4
 8005508:	4629      	mov	r1, r5
 800550a:	f7fb fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 800550e:	b108      	cbz	r0, 8005514 <__cvt+0xa4>
 8005510:	f8cd 900c 	str.w	r9, [sp, #12]
 8005514:	2230      	movs	r2, #48	; 0x30
 8005516:	9b03      	ldr	r3, [sp, #12]
 8005518:	454b      	cmp	r3, r9
 800551a:	d307      	bcc.n	800552c <__cvt+0xbc>
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005520:	1bdb      	subs	r3, r3, r7
 8005522:	4638      	mov	r0, r7
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	b004      	add	sp, #16
 8005528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800552c:	1c59      	adds	r1, r3, #1
 800552e:	9103      	str	r1, [sp, #12]
 8005530:	701a      	strb	r2, [r3, #0]
 8005532:	e7f0      	b.n	8005516 <__cvt+0xa6>

08005534 <__exponent>:
 8005534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005536:	4603      	mov	r3, r0
 8005538:	2900      	cmp	r1, #0
 800553a:	bfb8      	it	lt
 800553c:	4249      	neglt	r1, r1
 800553e:	f803 2b02 	strb.w	r2, [r3], #2
 8005542:	bfb4      	ite	lt
 8005544:	222d      	movlt	r2, #45	; 0x2d
 8005546:	222b      	movge	r2, #43	; 0x2b
 8005548:	2909      	cmp	r1, #9
 800554a:	7042      	strb	r2, [r0, #1]
 800554c:	dd2a      	ble.n	80055a4 <__exponent+0x70>
 800554e:	f10d 0407 	add.w	r4, sp, #7
 8005552:	46a4      	mov	ip, r4
 8005554:	270a      	movs	r7, #10
 8005556:	46a6      	mov	lr, r4
 8005558:	460a      	mov	r2, r1
 800555a:	fb91 f6f7 	sdiv	r6, r1, r7
 800555e:	fb07 1516 	mls	r5, r7, r6, r1
 8005562:	3530      	adds	r5, #48	; 0x30
 8005564:	2a63      	cmp	r2, #99	; 0x63
 8005566:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800556a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800556e:	4631      	mov	r1, r6
 8005570:	dcf1      	bgt.n	8005556 <__exponent+0x22>
 8005572:	3130      	adds	r1, #48	; 0x30
 8005574:	f1ae 0502 	sub.w	r5, lr, #2
 8005578:	f804 1c01 	strb.w	r1, [r4, #-1]
 800557c:	1c44      	adds	r4, r0, #1
 800557e:	4629      	mov	r1, r5
 8005580:	4561      	cmp	r1, ip
 8005582:	d30a      	bcc.n	800559a <__exponent+0x66>
 8005584:	f10d 0209 	add.w	r2, sp, #9
 8005588:	eba2 020e 	sub.w	r2, r2, lr
 800558c:	4565      	cmp	r5, ip
 800558e:	bf88      	it	hi
 8005590:	2200      	movhi	r2, #0
 8005592:	4413      	add	r3, r2
 8005594:	1a18      	subs	r0, r3, r0
 8005596:	b003      	add	sp, #12
 8005598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800559a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800559e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80055a2:	e7ed      	b.n	8005580 <__exponent+0x4c>
 80055a4:	2330      	movs	r3, #48	; 0x30
 80055a6:	3130      	adds	r1, #48	; 0x30
 80055a8:	7083      	strb	r3, [r0, #2]
 80055aa:	70c1      	strb	r1, [r0, #3]
 80055ac:	1d03      	adds	r3, r0, #4
 80055ae:	e7f1      	b.n	8005594 <__exponent+0x60>

080055b0 <_printf_float>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	ed2d 8b02 	vpush	{d8}
 80055b8:	b08d      	sub	sp, #52	; 0x34
 80055ba:	460c      	mov	r4, r1
 80055bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80055c0:	4616      	mov	r6, r2
 80055c2:	461f      	mov	r7, r3
 80055c4:	4605      	mov	r5, r0
 80055c6:	f001 fa57 	bl	8006a78 <_localeconv_r>
 80055ca:	f8d0 a000 	ldr.w	sl, [r0]
 80055ce:	4650      	mov	r0, sl
 80055d0:	f7fa fdfe 	bl	80001d0 <strlen>
 80055d4:	2300      	movs	r3, #0
 80055d6:	930a      	str	r3, [sp, #40]	; 0x28
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	9305      	str	r3, [sp, #20]
 80055dc:	f8d8 3000 	ldr.w	r3, [r8]
 80055e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055e4:	3307      	adds	r3, #7
 80055e6:	f023 0307 	bic.w	r3, r3, #7
 80055ea:	f103 0208 	add.w	r2, r3, #8
 80055ee:	f8c8 2000 	str.w	r2, [r8]
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005602:	9307      	str	r3, [sp, #28]
 8005604:	f8cd 8018 	str.w	r8, [sp, #24]
 8005608:	ee08 0a10 	vmov	s16, r0
 800560c:	4b9f      	ldr	r3, [pc, #636]	; (800588c <_printf_float+0x2dc>)
 800560e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005612:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005616:	f7fb fa89 	bl	8000b2c <__aeabi_dcmpun>
 800561a:	bb88      	cbnz	r0, 8005680 <_printf_float+0xd0>
 800561c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005620:	4b9a      	ldr	r3, [pc, #616]	; (800588c <_printf_float+0x2dc>)
 8005622:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005626:	f7fb fa63 	bl	8000af0 <__aeabi_dcmple>
 800562a:	bb48      	cbnz	r0, 8005680 <_printf_float+0xd0>
 800562c:	2200      	movs	r2, #0
 800562e:	2300      	movs	r3, #0
 8005630:	4640      	mov	r0, r8
 8005632:	4649      	mov	r1, r9
 8005634:	f7fb fa52 	bl	8000adc <__aeabi_dcmplt>
 8005638:	b110      	cbz	r0, 8005640 <_printf_float+0x90>
 800563a:	232d      	movs	r3, #45	; 0x2d
 800563c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005640:	4b93      	ldr	r3, [pc, #588]	; (8005890 <_printf_float+0x2e0>)
 8005642:	4894      	ldr	r0, [pc, #592]	; (8005894 <_printf_float+0x2e4>)
 8005644:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005648:	bf94      	ite	ls
 800564a:	4698      	movls	r8, r3
 800564c:	4680      	movhi	r8, r0
 800564e:	2303      	movs	r3, #3
 8005650:	6123      	str	r3, [r4, #16]
 8005652:	9b05      	ldr	r3, [sp, #20]
 8005654:	f023 0204 	bic.w	r2, r3, #4
 8005658:	6022      	str	r2, [r4, #0]
 800565a:	f04f 0900 	mov.w	r9, #0
 800565e:	9700      	str	r7, [sp, #0]
 8005660:	4633      	mov	r3, r6
 8005662:	aa0b      	add	r2, sp, #44	; 0x2c
 8005664:	4621      	mov	r1, r4
 8005666:	4628      	mov	r0, r5
 8005668:	f000 f9d8 	bl	8005a1c <_printf_common>
 800566c:	3001      	adds	r0, #1
 800566e:	f040 8090 	bne.w	8005792 <_printf_float+0x1e2>
 8005672:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005676:	b00d      	add	sp, #52	; 0x34
 8005678:	ecbd 8b02 	vpop	{d8}
 800567c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005680:	4642      	mov	r2, r8
 8005682:	464b      	mov	r3, r9
 8005684:	4640      	mov	r0, r8
 8005686:	4649      	mov	r1, r9
 8005688:	f7fb fa50 	bl	8000b2c <__aeabi_dcmpun>
 800568c:	b140      	cbz	r0, 80056a0 <_printf_float+0xf0>
 800568e:	464b      	mov	r3, r9
 8005690:	2b00      	cmp	r3, #0
 8005692:	bfbc      	itt	lt
 8005694:	232d      	movlt	r3, #45	; 0x2d
 8005696:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800569a:	487f      	ldr	r0, [pc, #508]	; (8005898 <_printf_float+0x2e8>)
 800569c:	4b7f      	ldr	r3, [pc, #508]	; (800589c <_printf_float+0x2ec>)
 800569e:	e7d1      	b.n	8005644 <_printf_float+0x94>
 80056a0:	6863      	ldr	r3, [r4, #4]
 80056a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80056a6:	9206      	str	r2, [sp, #24]
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	d13f      	bne.n	800572c <_printf_float+0x17c>
 80056ac:	2306      	movs	r3, #6
 80056ae:	6063      	str	r3, [r4, #4]
 80056b0:	9b05      	ldr	r3, [sp, #20]
 80056b2:	6861      	ldr	r1, [r4, #4]
 80056b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056b8:	2300      	movs	r3, #0
 80056ba:	9303      	str	r3, [sp, #12]
 80056bc:	ab0a      	add	r3, sp, #40	; 0x28
 80056be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80056c2:	ab09      	add	r3, sp, #36	; 0x24
 80056c4:	ec49 8b10 	vmov	d0, r8, r9
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	6022      	str	r2, [r4, #0]
 80056cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056d0:	4628      	mov	r0, r5
 80056d2:	f7ff fecd 	bl	8005470 <__cvt>
 80056d6:	9b06      	ldr	r3, [sp, #24]
 80056d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056da:	2b47      	cmp	r3, #71	; 0x47
 80056dc:	4680      	mov	r8, r0
 80056de:	d108      	bne.n	80056f2 <_printf_float+0x142>
 80056e0:	1cc8      	adds	r0, r1, #3
 80056e2:	db02      	blt.n	80056ea <_printf_float+0x13a>
 80056e4:	6863      	ldr	r3, [r4, #4]
 80056e6:	4299      	cmp	r1, r3
 80056e8:	dd41      	ble.n	800576e <_printf_float+0x1be>
 80056ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80056ee:	fa5f fb8b 	uxtb.w	fp, fp
 80056f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056f6:	d820      	bhi.n	800573a <_printf_float+0x18a>
 80056f8:	3901      	subs	r1, #1
 80056fa:	465a      	mov	r2, fp
 80056fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005700:	9109      	str	r1, [sp, #36]	; 0x24
 8005702:	f7ff ff17 	bl	8005534 <__exponent>
 8005706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005708:	1813      	adds	r3, r2, r0
 800570a:	2a01      	cmp	r2, #1
 800570c:	4681      	mov	r9, r0
 800570e:	6123      	str	r3, [r4, #16]
 8005710:	dc02      	bgt.n	8005718 <_printf_float+0x168>
 8005712:	6822      	ldr	r2, [r4, #0]
 8005714:	07d2      	lsls	r2, r2, #31
 8005716:	d501      	bpl.n	800571c <_printf_float+0x16c>
 8005718:	3301      	adds	r3, #1
 800571a:	6123      	str	r3, [r4, #16]
 800571c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005720:	2b00      	cmp	r3, #0
 8005722:	d09c      	beq.n	800565e <_printf_float+0xae>
 8005724:	232d      	movs	r3, #45	; 0x2d
 8005726:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800572a:	e798      	b.n	800565e <_printf_float+0xae>
 800572c:	9a06      	ldr	r2, [sp, #24]
 800572e:	2a47      	cmp	r2, #71	; 0x47
 8005730:	d1be      	bne.n	80056b0 <_printf_float+0x100>
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1bc      	bne.n	80056b0 <_printf_float+0x100>
 8005736:	2301      	movs	r3, #1
 8005738:	e7b9      	b.n	80056ae <_printf_float+0xfe>
 800573a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800573e:	d118      	bne.n	8005772 <_printf_float+0x1c2>
 8005740:	2900      	cmp	r1, #0
 8005742:	6863      	ldr	r3, [r4, #4]
 8005744:	dd0b      	ble.n	800575e <_printf_float+0x1ae>
 8005746:	6121      	str	r1, [r4, #16]
 8005748:	b913      	cbnz	r3, 8005750 <_printf_float+0x1a0>
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	07d0      	lsls	r0, r2, #31
 800574e:	d502      	bpl.n	8005756 <_printf_float+0x1a6>
 8005750:	3301      	adds	r3, #1
 8005752:	440b      	add	r3, r1
 8005754:	6123      	str	r3, [r4, #16]
 8005756:	65a1      	str	r1, [r4, #88]	; 0x58
 8005758:	f04f 0900 	mov.w	r9, #0
 800575c:	e7de      	b.n	800571c <_printf_float+0x16c>
 800575e:	b913      	cbnz	r3, 8005766 <_printf_float+0x1b6>
 8005760:	6822      	ldr	r2, [r4, #0]
 8005762:	07d2      	lsls	r2, r2, #31
 8005764:	d501      	bpl.n	800576a <_printf_float+0x1ba>
 8005766:	3302      	adds	r3, #2
 8005768:	e7f4      	b.n	8005754 <_printf_float+0x1a4>
 800576a:	2301      	movs	r3, #1
 800576c:	e7f2      	b.n	8005754 <_printf_float+0x1a4>
 800576e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005774:	4299      	cmp	r1, r3
 8005776:	db05      	blt.n	8005784 <_printf_float+0x1d4>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	6121      	str	r1, [r4, #16]
 800577c:	07d8      	lsls	r0, r3, #31
 800577e:	d5ea      	bpl.n	8005756 <_printf_float+0x1a6>
 8005780:	1c4b      	adds	r3, r1, #1
 8005782:	e7e7      	b.n	8005754 <_printf_float+0x1a4>
 8005784:	2900      	cmp	r1, #0
 8005786:	bfd4      	ite	le
 8005788:	f1c1 0202 	rsble	r2, r1, #2
 800578c:	2201      	movgt	r2, #1
 800578e:	4413      	add	r3, r2
 8005790:	e7e0      	b.n	8005754 <_printf_float+0x1a4>
 8005792:	6823      	ldr	r3, [r4, #0]
 8005794:	055a      	lsls	r2, r3, #21
 8005796:	d407      	bmi.n	80057a8 <_printf_float+0x1f8>
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	4642      	mov	r2, r8
 800579c:	4631      	mov	r1, r6
 800579e:	4628      	mov	r0, r5
 80057a0:	47b8      	blx	r7
 80057a2:	3001      	adds	r0, #1
 80057a4:	d12c      	bne.n	8005800 <_printf_float+0x250>
 80057a6:	e764      	b.n	8005672 <_printf_float+0xc2>
 80057a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80057ac:	f240 80e0 	bls.w	8005970 <_printf_float+0x3c0>
 80057b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057b4:	2200      	movs	r2, #0
 80057b6:	2300      	movs	r3, #0
 80057b8:	f7fb f986 	bl	8000ac8 <__aeabi_dcmpeq>
 80057bc:	2800      	cmp	r0, #0
 80057be:	d034      	beq.n	800582a <_printf_float+0x27a>
 80057c0:	4a37      	ldr	r2, [pc, #220]	; (80058a0 <_printf_float+0x2f0>)
 80057c2:	2301      	movs	r3, #1
 80057c4:	4631      	mov	r1, r6
 80057c6:	4628      	mov	r0, r5
 80057c8:	47b8      	blx	r7
 80057ca:	3001      	adds	r0, #1
 80057cc:	f43f af51 	beq.w	8005672 <_printf_float+0xc2>
 80057d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057d4:	429a      	cmp	r2, r3
 80057d6:	db02      	blt.n	80057de <_printf_float+0x22e>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	07d8      	lsls	r0, r3, #31
 80057dc:	d510      	bpl.n	8005800 <_printf_float+0x250>
 80057de:	ee18 3a10 	vmov	r3, s16
 80057e2:	4652      	mov	r2, sl
 80057e4:	4631      	mov	r1, r6
 80057e6:	4628      	mov	r0, r5
 80057e8:	47b8      	blx	r7
 80057ea:	3001      	adds	r0, #1
 80057ec:	f43f af41 	beq.w	8005672 <_printf_float+0xc2>
 80057f0:	f04f 0800 	mov.w	r8, #0
 80057f4:	f104 091a 	add.w	r9, r4, #26
 80057f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057fa:	3b01      	subs	r3, #1
 80057fc:	4543      	cmp	r3, r8
 80057fe:	dc09      	bgt.n	8005814 <_printf_float+0x264>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	079b      	lsls	r3, r3, #30
 8005804:	f100 8105 	bmi.w	8005a12 <_printf_float+0x462>
 8005808:	68e0      	ldr	r0, [r4, #12]
 800580a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800580c:	4298      	cmp	r0, r3
 800580e:	bfb8      	it	lt
 8005810:	4618      	movlt	r0, r3
 8005812:	e730      	b.n	8005676 <_printf_float+0xc6>
 8005814:	2301      	movs	r3, #1
 8005816:	464a      	mov	r2, r9
 8005818:	4631      	mov	r1, r6
 800581a:	4628      	mov	r0, r5
 800581c:	47b8      	blx	r7
 800581e:	3001      	adds	r0, #1
 8005820:	f43f af27 	beq.w	8005672 <_printf_float+0xc2>
 8005824:	f108 0801 	add.w	r8, r8, #1
 8005828:	e7e6      	b.n	80057f8 <_printf_float+0x248>
 800582a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800582c:	2b00      	cmp	r3, #0
 800582e:	dc39      	bgt.n	80058a4 <_printf_float+0x2f4>
 8005830:	4a1b      	ldr	r2, [pc, #108]	; (80058a0 <_printf_float+0x2f0>)
 8005832:	2301      	movs	r3, #1
 8005834:	4631      	mov	r1, r6
 8005836:	4628      	mov	r0, r5
 8005838:	47b8      	blx	r7
 800583a:	3001      	adds	r0, #1
 800583c:	f43f af19 	beq.w	8005672 <_printf_float+0xc2>
 8005840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005844:	4313      	orrs	r3, r2
 8005846:	d102      	bne.n	800584e <_printf_float+0x29e>
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	07d9      	lsls	r1, r3, #31
 800584c:	d5d8      	bpl.n	8005800 <_printf_float+0x250>
 800584e:	ee18 3a10 	vmov	r3, s16
 8005852:	4652      	mov	r2, sl
 8005854:	4631      	mov	r1, r6
 8005856:	4628      	mov	r0, r5
 8005858:	47b8      	blx	r7
 800585a:	3001      	adds	r0, #1
 800585c:	f43f af09 	beq.w	8005672 <_printf_float+0xc2>
 8005860:	f04f 0900 	mov.w	r9, #0
 8005864:	f104 0a1a 	add.w	sl, r4, #26
 8005868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800586a:	425b      	negs	r3, r3
 800586c:	454b      	cmp	r3, r9
 800586e:	dc01      	bgt.n	8005874 <_printf_float+0x2c4>
 8005870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005872:	e792      	b.n	800579a <_printf_float+0x1ea>
 8005874:	2301      	movs	r3, #1
 8005876:	4652      	mov	r2, sl
 8005878:	4631      	mov	r1, r6
 800587a:	4628      	mov	r0, r5
 800587c:	47b8      	blx	r7
 800587e:	3001      	adds	r0, #1
 8005880:	f43f aef7 	beq.w	8005672 <_printf_float+0xc2>
 8005884:	f109 0901 	add.w	r9, r9, #1
 8005888:	e7ee      	b.n	8005868 <_printf_float+0x2b8>
 800588a:	bf00      	nop
 800588c:	7fefffff 	.word	0x7fefffff
 8005890:	080081f8 	.word	0x080081f8
 8005894:	080081fc 	.word	0x080081fc
 8005898:	08008204 	.word	0x08008204
 800589c:	08008200 	.word	0x08008200
 80058a0:	08008208 	.word	0x08008208
 80058a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058a8:	429a      	cmp	r2, r3
 80058aa:	bfa8      	it	ge
 80058ac:	461a      	movge	r2, r3
 80058ae:	2a00      	cmp	r2, #0
 80058b0:	4691      	mov	r9, r2
 80058b2:	dc37      	bgt.n	8005924 <_printf_float+0x374>
 80058b4:	f04f 0b00 	mov.w	fp, #0
 80058b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058bc:	f104 021a 	add.w	r2, r4, #26
 80058c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058c2:	9305      	str	r3, [sp, #20]
 80058c4:	eba3 0309 	sub.w	r3, r3, r9
 80058c8:	455b      	cmp	r3, fp
 80058ca:	dc33      	bgt.n	8005934 <_printf_float+0x384>
 80058cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058d0:	429a      	cmp	r2, r3
 80058d2:	db3b      	blt.n	800594c <_printf_float+0x39c>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	07da      	lsls	r2, r3, #31
 80058d8:	d438      	bmi.n	800594c <_printf_float+0x39c>
 80058da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058dc:	9b05      	ldr	r3, [sp, #20]
 80058de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	eba2 0901 	sub.w	r9, r2, r1
 80058e6:	4599      	cmp	r9, r3
 80058e8:	bfa8      	it	ge
 80058ea:	4699      	movge	r9, r3
 80058ec:	f1b9 0f00 	cmp.w	r9, #0
 80058f0:	dc35      	bgt.n	800595e <_printf_float+0x3ae>
 80058f2:	f04f 0800 	mov.w	r8, #0
 80058f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058fa:	f104 0a1a 	add.w	sl, r4, #26
 80058fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	eba3 0309 	sub.w	r3, r3, r9
 8005908:	4543      	cmp	r3, r8
 800590a:	f77f af79 	ble.w	8005800 <_printf_float+0x250>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4631      	mov	r1, r6
 8005914:	4628      	mov	r0, r5
 8005916:	47b8      	blx	r7
 8005918:	3001      	adds	r0, #1
 800591a:	f43f aeaa 	beq.w	8005672 <_printf_float+0xc2>
 800591e:	f108 0801 	add.w	r8, r8, #1
 8005922:	e7ec      	b.n	80058fe <_printf_float+0x34e>
 8005924:	4613      	mov	r3, r2
 8005926:	4631      	mov	r1, r6
 8005928:	4642      	mov	r2, r8
 800592a:	4628      	mov	r0, r5
 800592c:	47b8      	blx	r7
 800592e:	3001      	adds	r0, #1
 8005930:	d1c0      	bne.n	80058b4 <_printf_float+0x304>
 8005932:	e69e      	b.n	8005672 <_printf_float+0xc2>
 8005934:	2301      	movs	r3, #1
 8005936:	4631      	mov	r1, r6
 8005938:	4628      	mov	r0, r5
 800593a:	9205      	str	r2, [sp, #20]
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	f43f ae97 	beq.w	8005672 <_printf_float+0xc2>
 8005944:	9a05      	ldr	r2, [sp, #20]
 8005946:	f10b 0b01 	add.w	fp, fp, #1
 800594a:	e7b9      	b.n	80058c0 <_printf_float+0x310>
 800594c:	ee18 3a10 	vmov	r3, s16
 8005950:	4652      	mov	r2, sl
 8005952:	4631      	mov	r1, r6
 8005954:	4628      	mov	r0, r5
 8005956:	47b8      	blx	r7
 8005958:	3001      	adds	r0, #1
 800595a:	d1be      	bne.n	80058da <_printf_float+0x32a>
 800595c:	e689      	b.n	8005672 <_printf_float+0xc2>
 800595e:	9a05      	ldr	r2, [sp, #20]
 8005960:	464b      	mov	r3, r9
 8005962:	4442      	add	r2, r8
 8005964:	4631      	mov	r1, r6
 8005966:	4628      	mov	r0, r5
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	d1c1      	bne.n	80058f2 <_printf_float+0x342>
 800596e:	e680      	b.n	8005672 <_printf_float+0xc2>
 8005970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005972:	2a01      	cmp	r2, #1
 8005974:	dc01      	bgt.n	800597a <_printf_float+0x3ca>
 8005976:	07db      	lsls	r3, r3, #31
 8005978:	d538      	bpl.n	80059ec <_printf_float+0x43c>
 800597a:	2301      	movs	r3, #1
 800597c:	4642      	mov	r2, r8
 800597e:	4631      	mov	r1, r6
 8005980:	4628      	mov	r0, r5
 8005982:	47b8      	blx	r7
 8005984:	3001      	adds	r0, #1
 8005986:	f43f ae74 	beq.w	8005672 <_printf_float+0xc2>
 800598a:	ee18 3a10 	vmov	r3, s16
 800598e:	4652      	mov	r2, sl
 8005990:	4631      	mov	r1, r6
 8005992:	4628      	mov	r0, r5
 8005994:	47b8      	blx	r7
 8005996:	3001      	adds	r0, #1
 8005998:	f43f ae6b 	beq.w	8005672 <_printf_float+0xc2>
 800599c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059a0:	2200      	movs	r2, #0
 80059a2:	2300      	movs	r3, #0
 80059a4:	f7fb f890 	bl	8000ac8 <__aeabi_dcmpeq>
 80059a8:	b9d8      	cbnz	r0, 80059e2 <_printf_float+0x432>
 80059aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059ac:	f108 0201 	add.w	r2, r8, #1
 80059b0:	3b01      	subs	r3, #1
 80059b2:	4631      	mov	r1, r6
 80059b4:	4628      	mov	r0, r5
 80059b6:	47b8      	blx	r7
 80059b8:	3001      	adds	r0, #1
 80059ba:	d10e      	bne.n	80059da <_printf_float+0x42a>
 80059bc:	e659      	b.n	8005672 <_printf_float+0xc2>
 80059be:	2301      	movs	r3, #1
 80059c0:	4652      	mov	r2, sl
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	f43f ae52 	beq.w	8005672 <_printf_float+0xc2>
 80059ce:	f108 0801 	add.w	r8, r8, #1
 80059d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059d4:	3b01      	subs	r3, #1
 80059d6:	4543      	cmp	r3, r8
 80059d8:	dcf1      	bgt.n	80059be <_printf_float+0x40e>
 80059da:	464b      	mov	r3, r9
 80059dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059e0:	e6dc      	b.n	800579c <_printf_float+0x1ec>
 80059e2:	f04f 0800 	mov.w	r8, #0
 80059e6:	f104 0a1a 	add.w	sl, r4, #26
 80059ea:	e7f2      	b.n	80059d2 <_printf_float+0x422>
 80059ec:	2301      	movs	r3, #1
 80059ee:	4642      	mov	r2, r8
 80059f0:	e7df      	b.n	80059b2 <_printf_float+0x402>
 80059f2:	2301      	movs	r3, #1
 80059f4:	464a      	mov	r2, r9
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	f43f ae38 	beq.w	8005672 <_printf_float+0xc2>
 8005a02:	f108 0801 	add.w	r8, r8, #1
 8005a06:	68e3      	ldr	r3, [r4, #12]
 8005a08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a0a:	1a5b      	subs	r3, r3, r1
 8005a0c:	4543      	cmp	r3, r8
 8005a0e:	dcf0      	bgt.n	80059f2 <_printf_float+0x442>
 8005a10:	e6fa      	b.n	8005808 <_printf_float+0x258>
 8005a12:	f04f 0800 	mov.w	r8, #0
 8005a16:	f104 0919 	add.w	r9, r4, #25
 8005a1a:	e7f4      	b.n	8005a06 <_printf_float+0x456>

08005a1c <_printf_common>:
 8005a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a20:	4616      	mov	r6, r2
 8005a22:	4699      	mov	r9, r3
 8005a24:	688a      	ldr	r2, [r1, #8]
 8005a26:	690b      	ldr	r3, [r1, #16]
 8005a28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	bfb8      	it	lt
 8005a30:	4613      	movlt	r3, r2
 8005a32:	6033      	str	r3, [r6, #0]
 8005a34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a38:	4607      	mov	r7, r0
 8005a3a:	460c      	mov	r4, r1
 8005a3c:	b10a      	cbz	r2, 8005a42 <_printf_common+0x26>
 8005a3e:	3301      	adds	r3, #1
 8005a40:	6033      	str	r3, [r6, #0]
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	0699      	lsls	r1, r3, #26
 8005a46:	bf42      	ittt	mi
 8005a48:	6833      	ldrmi	r3, [r6, #0]
 8005a4a:	3302      	addmi	r3, #2
 8005a4c:	6033      	strmi	r3, [r6, #0]
 8005a4e:	6825      	ldr	r5, [r4, #0]
 8005a50:	f015 0506 	ands.w	r5, r5, #6
 8005a54:	d106      	bne.n	8005a64 <_printf_common+0x48>
 8005a56:	f104 0a19 	add.w	sl, r4, #25
 8005a5a:	68e3      	ldr	r3, [r4, #12]
 8005a5c:	6832      	ldr	r2, [r6, #0]
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	42ab      	cmp	r3, r5
 8005a62:	dc26      	bgt.n	8005ab2 <_printf_common+0x96>
 8005a64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a68:	1e13      	subs	r3, r2, #0
 8005a6a:	6822      	ldr	r2, [r4, #0]
 8005a6c:	bf18      	it	ne
 8005a6e:	2301      	movne	r3, #1
 8005a70:	0692      	lsls	r2, r2, #26
 8005a72:	d42b      	bmi.n	8005acc <_printf_common+0xb0>
 8005a74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a78:	4649      	mov	r1, r9
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	47c0      	blx	r8
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d01e      	beq.n	8005ac0 <_printf_common+0xa4>
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	68e5      	ldr	r5, [r4, #12]
 8005a86:	6832      	ldr	r2, [r6, #0]
 8005a88:	f003 0306 	and.w	r3, r3, #6
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	bf08      	it	eq
 8005a90:	1aad      	subeq	r5, r5, r2
 8005a92:	68a3      	ldr	r3, [r4, #8]
 8005a94:	6922      	ldr	r2, [r4, #16]
 8005a96:	bf0c      	ite	eq
 8005a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a9c:	2500      	movne	r5, #0
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	bfc4      	itt	gt
 8005aa2:	1a9b      	subgt	r3, r3, r2
 8005aa4:	18ed      	addgt	r5, r5, r3
 8005aa6:	2600      	movs	r6, #0
 8005aa8:	341a      	adds	r4, #26
 8005aaa:	42b5      	cmp	r5, r6
 8005aac:	d11a      	bne.n	8005ae4 <_printf_common+0xc8>
 8005aae:	2000      	movs	r0, #0
 8005ab0:	e008      	b.n	8005ac4 <_printf_common+0xa8>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	4652      	mov	r2, sl
 8005ab6:	4649      	mov	r1, r9
 8005ab8:	4638      	mov	r0, r7
 8005aba:	47c0      	blx	r8
 8005abc:	3001      	adds	r0, #1
 8005abe:	d103      	bne.n	8005ac8 <_printf_common+0xac>
 8005ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac8:	3501      	adds	r5, #1
 8005aca:	e7c6      	b.n	8005a5a <_printf_common+0x3e>
 8005acc:	18e1      	adds	r1, r4, r3
 8005ace:	1c5a      	adds	r2, r3, #1
 8005ad0:	2030      	movs	r0, #48	; 0x30
 8005ad2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ad6:	4422      	add	r2, r4
 8005ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005adc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ae0:	3302      	adds	r3, #2
 8005ae2:	e7c7      	b.n	8005a74 <_printf_common+0x58>
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	4649      	mov	r1, r9
 8005aea:	4638      	mov	r0, r7
 8005aec:	47c0      	blx	r8
 8005aee:	3001      	adds	r0, #1
 8005af0:	d0e6      	beq.n	8005ac0 <_printf_common+0xa4>
 8005af2:	3601      	adds	r6, #1
 8005af4:	e7d9      	b.n	8005aaa <_printf_common+0x8e>
	...

08005af8 <_printf_i>:
 8005af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005afc:	460c      	mov	r4, r1
 8005afe:	4691      	mov	r9, r2
 8005b00:	7e27      	ldrb	r7, [r4, #24]
 8005b02:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b04:	2f78      	cmp	r7, #120	; 0x78
 8005b06:	4680      	mov	r8, r0
 8005b08:	469a      	mov	sl, r3
 8005b0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b0e:	d807      	bhi.n	8005b20 <_printf_i+0x28>
 8005b10:	2f62      	cmp	r7, #98	; 0x62
 8005b12:	d80a      	bhi.n	8005b2a <_printf_i+0x32>
 8005b14:	2f00      	cmp	r7, #0
 8005b16:	f000 80d8 	beq.w	8005cca <_printf_i+0x1d2>
 8005b1a:	2f58      	cmp	r7, #88	; 0x58
 8005b1c:	f000 80a3 	beq.w	8005c66 <_printf_i+0x16e>
 8005b20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b28:	e03a      	b.n	8005ba0 <_printf_i+0xa8>
 8005b2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b2e:	2b15      	cmp	r3, #21
 8005b30:	d8f6      	bhi.n	8005b20 <_printf_i+0x28>
 8005b32:	a001      	add	r0, pc, #4	; (adr r0, 8005b38 <_printf_i+0x40>)
 8005b34:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b38:	08005b91 	.word	0x08005b91
 8005b3c:	08005ba5 	.word	0x08005ba5
 8005b40:	08005b21 	.word	0x08005b21
 8005b44:	08005b21 	.word	0x08005b21
 8005b48:	08005b21 	.word	0x08005b21
 8005b4c:	08005b21 	.word	0x08005b21
 8005b50:	08005ba5 	.word	0x08005ba5
 8005b54:	08005b21 	.word	0x08005b21
 8005b58:	08005b21 	.word	0x08005b21
 8005b5c:	08005b21 	.word	0x08005b21
 8005b60:	08005b21 	.word	0x08005b21
 8005b64:	08005cb1 	.word	0x08005cb1
 8005b68:	08005bd5 	.word	0x08005bd5
 8005b6c:	08005c93 	.word	0x08005c93
 8005b70:	08005b21 	.word	0x08005b21
 8005b74:	08005b21 	.word	0x08005b21
 8005b78:	08005cd3 	.word	0x08005cd3
 8005b7c:	08005b21 	.word	0x08005b21
 8005b80:	08005bd5 	.word	0x08005bd5
 8005b84:	08005b21 	.word	0x08005b21
 8005b88:	08005b21 	.word	0x08005b21
 8005b8c:	08005c9b 	.word	0x08005c9b
 8005b90:	680b      	ldr	r3, [r1, #0]
 8005b92:	1d1a      	adds	r2, r3, #4
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	600a      	str	r2, [r1, #0]
 8005b98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e0a3      	b.n	8005cec <_printf_i+0x1f4>
 8005ba4:	6825      	ldr	r5, [r4, #0]
 8005ba6:	6808      	ldr	r0, [r1, #0]
 8005ba8:	062e      	lsls	r6, r5, #24
 8005baa:	f100 0304 	add.w	r3, r0, #4
 8005bae:	d50a      	bpl.n	8005bc6 <_printf_i+0xce>
 8005bb0:	6805      	ldr	r5, [r0, #0]
 8005bb2:	600b      	str	r3, [r1, #0]
 8005bb4:	2d00      	cmp	r5, #0
 8005bb6:	da03      	bge.n	8005bc0 <_printf_i+0xc8>
 8005bb8:	232d      	movs	r3, #45	; 0x2d
 8005bba:	426d      	negs	r5, r5
 8005bbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bc0:	485e      	ldr	r0, [pc, #376]	; (8005d3c <_printf_i+0x244>)
 8005bc2:	230a      	movs	r3, #10
 8005bc4:	e019      	b.n	8005bfa <_printf_i+0x102>
 8005bc6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005bca:	6805      	ldr	r5, [r0, #0]
 8005bcc:	600b      	str	r3, [r1, #0]
 8005bce:	bf18      	it	ne
 8005bd0:	b22d      	sxthne	r5, r5
 8005bd2:	e7ef      	b.n	8005bb4 <_printf_i+0xbc>
 8005bd4:	680b      	ldr	r3, [r1, #0]
 8005bd6:	6825      	ldr	r5, [r4, #0]
 8005bd8:	1d18      	adds	r0, r3, #4
 8005bda:	6008      	str	r0, [r1, #0]
 8005bdc:	0628      	lsls	r0, r5, #24
 8005bde:	d501      	bpl.n	8005be4 <_printf_i+0xec>
 8005be0:	681d      	ldr	r5, [r3, #0]
 8005be2:	e002      	b.n	8005bea <_printf_i+0xf2>
 8005be4:	0669      	lsls	r1, r5, #25
 8005be6:	d5fb      	bpl.n	8005be0 <_printf_i+0xe8>
 8005be8:	881d      	ldrh	r5, [r3, #0]
 8005bea:	4854      	ldr	r0, [pc, #336]	; (8005d3c <_printf_i+0x244>)
 8005bec:	2f6f      	cmp	r7, #111	; 0x6f
 8005bee:	bf0c      	ite	eq
 8005bf0:	2308      	moveq	r3, #8
 8005bf2:	230a      	movne	r3, #10
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bfa:	6866      	ldr	r6, [r4, #4]
 8005bfc:	60a6      	str	r6, [r4, #8]
 8005bfe:	2e00      	cmp	r6, #0
 8005c00:	bfa2      	ittt	ge
 8005c02:	6821      	ldrge	r1, [r4, #0]
 8005c04:	f021 0104 	bicge.w	r1, r1, #4
 8005c08:	6021      	strge	r1, [r4, #0]
 8005c0a:	b90d      	cbnz	r5, 8005c10 <_printf_i+0x118>
 8005c0c:	2e00      	cmp	r6, #0
 8005c0e:	d04d      	beq.n	8005cac <_printf_i+0x1b4>
 8005c10:	4616      	mov	r6, r2
 8005c12:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c16:	fb03 5711 	mls	r7, r3, r1, r5
 8005c1a:	5dc7      	ldrb	r7, [r0, r7]
 8005c1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c20:	462f      	mov	r7, r5
 8005c22:	42bb      	cmp	r3, r7
 8005c24:	460d      	mov	r5, r1
 8005c26:	d9f4      	bls.n	8005c12 <_printf_i+0x11a>
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d10b      	bne.n	8005c44 <_printf_i+0x14c>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	07df      	lsls	r7, r3, #31
 8005c30:	d508      	bpl.n	8005c44 <_printf_i+0x14c>
 8005c32:	6923      	ldr	r3, [r4, #16]
 8005c34:	6861      	ldr	r1, [r4, #4]
 8005c36:	4299      	cmp	r1, r3
 8005c38:	bfde      	ittt	le
 8005c3a:	2330      	movle	r3, #48	; 0x30
 8005c3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c40:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005c44:	1b92      	subs	r2, r2, r6
 8005c46:	6122      	str	r2, [r4, #16]
 8005c48:	f8cd a000 	str.w	sl, [sp]
 8005c4c:	464b      	mov	r3, r9
 8005c4e:	aa03      	add	r2, sp, #12
 8005c50:	4621      	mov	r1, r4
 8005c52:	4640      	mov	r0, r8
 8005c54:	f7ff fee2 	bl	8005a1c <_printf_common>
 8005c58:	3001      	adds	r0, #1
 8005c5a:	d14c      	bne.n	8005cf6 <_printf_i+0x1fe>
 8005c5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c60:	b004      	add	sp, #16
 8005c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c66:	4835      	ldr	r0, [pc, #212]	; (8005d3c <_printf_i+0x244>)
 8005c68:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	680e      	ldr	r6, [r1, #0]
 8005c70:	061f      	lsls	r7, r3, #24
 8005c72:	f856 5b04 	ldr.w	r5, [r6], #4
 8005c76:	600e      	str	r6, [r1, #0]
 8005c78:	d514      	bpl.n	8005ca4 <_printf_i+0x1ac>
 8005c7a:	07d9      	lsls	r1, r3, #31
 8005c7c:	bf44      	itt	mi
 8005c7e:	f043 0320 	orrmi.w	r3, r3, #32
 8005c82:	6023      	strmi	r3, [r4, #0]
 8005c84:	b91d      	cbnz	r5, 8005c8e <_printf_i+0x196>
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	f023 0320 	bic.w	r3, r3, #32
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	2310      	movs	r3, #16
 8005c90:	e7b0      	b.n	8005bf4 <_printf_i+0xfc>
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	f043 0320 	orr.w	r3, r3, #32
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	2378      	movs	r3, #120	; 0x78
 8005c9c:	4828      	ldr	r0, [pc, #160]	; (8005d40 <_printf_i+0x248>)
 8005c9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ca2:	e7e3      	b.n	8005c6c <_printf_i+0x174>
 8005ca4:	065e      	lsls	r6, r3, #25
 8005ca6:	bf48      	it	mi
 8005ca8:	b2ad      	uxthmi	r5, r5
 8005caa:	e7e6      	b.n	8005c7a <_printf_i+0x182>
 8005cac:	4616      	mov	r6, r2
 8005cae:	e7bb      	b.n	8005c28 <_printf_i+0x130>
 8005cb0:	680b      	ldr	r3, [r1, #0]
 8005cb2:	6826      	ldr	r6, [r4, #0]
 8005cb4:	6960      	ldr	r0, [r4, #20]
 8005cb6:	1d1d      	adds	r5, r3, #4
 8005cb8:	600d      	str	r5, [r1, #0]
 8005cba:	0635      	lsls	r5, r6, #24
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	d501      	bpl.n	8005cc4 <_printf_i+0x1cc>
 8005cc0:	6018      	str	r0, [r3, #0]
 8005cc2:	e002      	b.n	8005cca <_printf_i+0x1d2>
 8005cc4:	0671      	lsls	r1, r6, #25
 8005cc6:	d5fb      	bpl.n	8005cc0 <_printf_i+0x1c8>
 8005cc8:	8018      	strh	r0, [r3, #0]
 8005cca:	2300      	movs	r3, #0
 8005ccc:	6123      	str	r3, [r4, #16]
 8005cce:	4616      	mov	r6, r2
 8005cd0:	e7ba      	b.n	8005c48 <_printf_i+0x150>
 8005cd2:	680b      	ldr	r3, [r1, #0]
 8005cd4:	1d1a      	adds	r2, r3, #4
 8005cd6:	600a      	str	r2, [r1, #0]
 8005cd8:	681e      	ldr	r6, [r3, #0]
 8005cda:	6862      	ldr	r2, [r4, #4]
 8005cdc:	2100      	movs	r1, #0
 8005cde:	4630      	mov	r0, r6
 8005ce0:	f7fa fa7e 	bl	80001e0 <memchr>
 8005ce4:	b108      	cbz	r0, 8005cea <_printf_i+0x1f2>
 8005ce6:	1b80      	subs	r0, r0, r6
 8005ce8:	6060      	str	r0, [r4, #4]
 8005cea:	6863      	ldr	r3, [r4, #4]
 8005cec:	6123      	str	r3, [r4, #16]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cf4:	e7a8      	b.n	8005c48 <_printf_i+0x150>
 8005cf6:	6923      	ldr	r3, [r4, #16]
 8005cf8:	4632      	mov	r2, r6
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	47d0      	blx	sl
 8005d00:	3001      	adds	r0, #1
 8005d02:	d0ab      	beq.n	8005c5c <_printf_i+0x164>
 8005d04:	6823      	ldr	r3, [r4, #0]
 8005d06:	079b      	lsls	r3, r3, #30
 8005d08:	d413      	bmi.n	8005d32 <_printf_i+0x23a>
 8005d0a:	68e0      	ldr	r0, [r4, #12]
 8005d0c:	9b03      	ldr	r3, [sp, #12]
 8005d0e:	4298      	cmp	r0, r3
 8005d10:	bfb8      	it	lt
 8005d12:	4618      	movlt	r0, r3
 8005d14:	e7a4      	b.n	8005c60 <_printf_i+0x168>
 8005d16:	2301      	movs	r3, #1
 8005d18:	4632      	mov	r2, r6
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	47d0      	blx	sl
 8005d20:	3001      	adds	r0, #1
 8005d22:	d09b      	beq.n	8005c5c <_printf_i+0x164>
 8005d24:	3501      	adds	r5, #1
 8005d26:	68e3      	ldr	r3, [r4, #12]
 8005d28:	9903      	ldr	r1, [sp, #12]
 8005d2a:	1a5b      	subs	r3, r3, r1
 8005d2c:	42ab      	cmp	r3, r5
 8005d2e:	dcf2      	bgt.n	8005d16 <_printf_i+0x21e>
 8005d30:	e7eb      	b.n	8005d0a <_printf_i+0x212>
 8005d32:	2500      	movs	r5, #0
 8005d34:	f104 0619 	add.w	r6, r4, #25
 8005d38:	e7f5      	b.n	8005d26 <_printf_i+0x22e>
 8005d3a:	bf00      	nop
 8005d3c:	0800820a 	.word	0x0800820a
 8005d40:	0800821b 	.word	0x0800821b

08005d44 <siprintf>:
 8005d44:	b40e      	push	{r1, r2, r3}
 8005d46:	b500      	push	{lr}
 8005d48:	b09c      	sub	sp, #112	; 0x70
 8005d4a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d4c:	9002      	str	r0, [sp, #8]
 8005d4e:	9006      	str	r0, [sp, #24]
 8005d50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d54:	4809      	ldr	r0, [pc, #36]	; (8005d7c <siprintf+0x38>)
 8005d56:	9107      	str	r1, [sp, #28]
 8005d58:	9104      	str	r1, [sp, #16]
 8005d5a:	4909      	ldr	r1, [pc, #36]	; (8005d80 <siprintf+0x3c>)
 8005d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d60:	9105      	str	r1, [sp, #20]
 8005d62:	6800      	ldr	r0, [r0, #0]
 8005d64:	9301      	str	r3, [sp, #4]
 8005d66:	a902      	add	r1, sp, #8
 8005d68:	f001 fb34 	bl	80073d4 <_svfiprintf_r>
 8005d6c:	9b02      	ldr	r3, [sp, #8]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	701a      	strb	r2, [r3, #0]
 8005d72:	b01c      	add	sp, #112	; 0x70
 8005d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d78:	b003      	add	sp, #12
 8005d7a:	4770      	bx	lr
 8005d7c:	2000000c 	.word	0x2000000c
 8005d80:	ffff0208 	.word	0xffff0208

08005d84 <quorem>:
 8005d84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d88:	6903      	ldr	r3, [r0, #16]
 8005d8a:	690c      	ldr	r4, [r1, #16]
 8005d8c:	42a3      	cmp	r3, r4
 8005d8e:	4607      	mov	r7, r0
 8005d90:	f2c0 8081 	blt.w	8005e96 <quorem+0x112>
 8005d94:	3c01      	subs	r4, #1
 8005d96:	f101 0814 	add.w	r8, r1, #20
 8005d9a:	f100 0514 	add.w	r5, r0, #20
 8005d9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005da2:	9301      	str	r3, [sp, #4]
 8005da4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005da8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dac:	3301      	adds	r3, #1
 8005dae:	429a      	cmp	r2, r3
 8005db0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005db4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005db8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dbc:	d331      	bcc.n	8005e22 <quorem+0x9e>
 8005dbe:	f04f 0e00 	mov.w	lr, #0
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	46ac      	mov	ip, r5
 8005dc6:	46f2      	mov	sl, lr
 8005dc8:	f850 2b04 	ldr.w	r2, [r0], #4
 8005dcc:	b293      	uxth	r3, r2
 8005dce:	fb06 e303 	mla	r3, r6, r3, lr
 8005dd2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	ebaa 0303 	sub.w	r3, sl, r3
 8005ddc:	0c12      	lsrs	r2, r2, #16
 8005dde:	f8dc a000 	ldr.w	sl, [ip]
 8005de2:	fb06 e202 	mla	r2, r6, r2, lr
 8005de6:	fa13 f38a 	uxtah	r3, r3, sl
 8005dea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005dee:	fa1f fa82 	uxth.w	sl, r2
 8005df2:	f8dc 2000 	ldr.w	r2, [ip]
 8005df6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005dfa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e04:	4581      	cmp	r9, r0
 8005e06:	f84c 3b04 	str.w	r3, [ip], #4
 8005e0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e0e:	d2db      	bcs.n	8005dc8 <quorem+0x44>
 8005e10:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e14:	b92b      	cbnz	r3, 8005e22 <quorem+0x9e>
 8005e16:	9b01      	ldr	r3, [sp, #4]
 8005e18:	3b04      	subs	r3, #4
 8005e1a:	429d      	cmp	r5, r3
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	d32e      	bcc.n	8005e7e <quorem+0xfa>
 8005e20:	613c      	str	r4, [r7, #16]
 8005e22:	4638      	mov	r0, r7
 8005e24:	f001 f8c0 	bl	8006fa8 <__mcmp>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	db24      	blt.n	8005e76 <quorem+0xf2>
 8005e2c:	3601      	adds	r6, #1
 8005e2e:	4628      	mov	r0, r5
 8005e30:	f04f 0c00 	mov.w	ip, #0
 8005e34:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e38:	f8d0 e000 	ldr.w	lr, [r0]
 8005e3c:	b293      	uxth	r3, r2
 8005e3e:	ebac 0303 	sub.w	r3, ip, r3
 8005e42:	0c12      	lsrs	r2, r2, #16
 8005e44:	fa13 f38e 	uxtah	r3, r3, lr
 8005e48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e56:	45c1      	cmp	r9, r8
 8005e58:	f840 3b04 	str.w	r3, [r0], #4
 8005e5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e60:	d2e8      	bcs.n	8005e34 <quorem+0xb0>
 8005e62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e6a:	b922      	cbnz	r2, 8005e76 <quorem+0xf2>
 8005e6c:	3b04      	subs	r3, #4
 8005e6e:	429d      	cmp	r5, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	d30a      	bcc.n	8005e8a <quorem+0x106>
 8005e74:	613c      	str	r4, [r7, #16]
 8005e76:	4630      	mov	r0, r6
 8005e78:	b003      	add	sp, #12
 8005e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7e:	6812      	ldr	r2, [r2, #0]
 8005e80:	3b04      	subs	r3, #4
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	d1cc      	bne.n	8005e20 <quorem+0x9c>
 8005e86:	3c01      	subs	r4, #1
 8005e88:	e7c7      	b.n	8005e1a <quorem+0x96>
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	3b04      	subs	r3, #4
 8005e8e:	2a00      	cmp	r2, #0
 8005e90:	d1f0      	bne.n	8005e74 <quorem+0xf0>
 8005e92:	3c01      	subs	r4, #1
 8005e94:	e7eb      	b.n	8005e6e <quorem+0xea>
 8005e96:	2000      	movs	r0, #0
 8005e98:	e7ee      	b.n	8005e78 <quorem+0xf4>
 8005e9a:	0000      	movs	r0, r0
 8005e9c:	0000      	movs	r0, r0
	...

08005ea0 <_dtoa_r>:
 8005ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea4:	ed2d 8b02 	vpush	{d8}
 8005ea8:	ec57 6b10 	vmov	r6, r7, d0
 8005eac:	b095      	sub	sp, #84	; 0x54
 8005eae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005eb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005eb4:	9105      	str	r1, [sp, #20]
 8005eb6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005eba:	4604      	mov	r4, r0
 8005ebc:	9209      	str	r2, [sp, #36]	; 0x24
 8005ebe:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ec0:	b975      	cbnz	r5, 8005ee0 <_dtoa_r+0x40>
 8005ec2:	2010      	movs	r0, #16
 8005ec4:	f000 fddc 	bl	8006a80 <malloc>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	6260      	str	r0, [r4, #36]	; 0x24
 8005ecc:	b920      	cbnz	r0, 8005ed8 <_dtoa_r+0x38>
 8005ece:	4bb2      	ldr	r3, [pc, #712]	; (8006198 <_dtoa_r+0x2f8>)
 8005ed0:	21ea      	movs	r1, #234	; 0xea
 8005ed2:	48b2      	ldr	r0, [pc, #712]	; (800619c <_dtoa_r+0x2fc>)
 8005ed4:	f001 fb8e 	bl	80075f4 <__assert_func>
 8005ed8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005edc:	6005      	str	r5, [r0, #0]
 8005ede:	60c5      	str	r5, [r0, #12]
 8005ee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ee2:	6819      	ldr	r1, [r3, #0]
 8005ee4:	b151      	cbz	r1, 8005efc <_dtoa_r+0x5c>
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	604a      	str	r2, [r1, #4]
 8005eea:	2301      	movs	r3, #1
 8005eec:	4093      	lsls	r3, r2
 8005eee:	608b      	str	r3, [r1, #8]
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 fe1b 	bl	8006b2c <_Bfree>
 8005ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	1e3b      	subs	r3, r7, #0
 8005efe:	bfb9      	ittee	lt
 8005f00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f04:	9303      	strlt	r3, [sp, #12]
 8005f06:	2300      	movge	r3, #0
 8005f08:	f8c8 3000 	strge.w	r3, [r8]
 8005f0c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005f10:	4ba3      	ldr	r3, [pc, #652]	; (80061a0 <_dtoa_r+0x300>)
 8005f12:	bfbc      	itt	lt
 8005f14:	2201      	movlt	r2, #1
 8005f16:	f8c8 2000 	strlt.w	r2, [r8]
 8005f1a:	ea33 0309 	bics.w	r3, r3, r9
 8005f1e:	d11b      	bne.n	8005f58 <_dtoa_r+0xb8>
 8005f20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f22:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f2c:	4333      	orrs	r3, r6
 8005f2e:	f000 857a 	beq.w	8006a26 <_dtoa_r+0xb86>
 8005f32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f34:	b963      	cbnz	r3, 8005f50 <_dtoa_r+0xb0>
 8005f36:	4b9b      	ldr	r3, [pc, #620]	; (80061a4 <_dtoa_r+0x304>)
 8005f38:	e024      	b.n	8005f84 <_dtoa_r+0xe4>
 8005f3a:	4b9b      	ldr	r3, [pc, #620]	; (80061a8 <_dtoa_r+0x308>)
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	3308      	adds	r3, #8
 8005f40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	9800      	ldr	r0, [sp, #0]
 8005f46:	b015      	add	sp, #84	; 0x54
 8005f48:	ecbd 8b02 	vpop	{d8}
 8005f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f50:	4b94      	ldr	r3, [pc, #592]	; (80061a4 <_dtoa_r+0x304>)
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	3303      	adds	r3, #3
 8005f56:	e7f3      	b.n	8005f40 <_dtoa_r+0xa0>
 8005f58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	ec51 0b17 	vmov	r0, r1, d7
 8005f62:	2300      	movs	r3, #0
 8005f64:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005f68:	f7fa fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	b158      	cbz	r0, 8005f88 <_dtoa_r+0xe8>
 8005f70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f72:	2301      	movs	r3, #1
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 8551 	beq.w	8006a20 <_dtoa_r+0xb80>
 8005f7e:	488b      	ldr	r0, [pc, #556]	; (80061ac <_dtoa_r+0x30c>)
 8005f80:	6018      	str	r0, [r3, #0]
 8005f82:	1e43      	subs	r3, r0, #1
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	e7dd      	b.n	8005f44 <_dtoa_r+0xa4>
 8005f88:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005f8c:	aa12      	add	r2, sp, #72	; 0x48
 8005f8e:	a913      	add	r1, sp, #76	; 0x4c
 8005f90:	4620      	mov	r0, r4
 8005f92:	f001 f8ad 	bl	80070f0 <__d2b>
 8005f96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005f9a:	4683      	mov	fp, r0
 8005f9c:	2d00      	cmp	r5, #0
 8005f9e:	d07c      	beq.n	800609a <_dtoa_r+0x1fa>
 8005fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fa2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005fa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005faa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005fae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005fb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005fb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fba:	4b7d      	ldr	r3, [pc, #500]	; (80061b0 <_dtoa_r+0x310>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	4630      	mov	r0, r6
 8005fc0:	4639      	mov	r1, r7
 8005fc2:	f7fa f961 	bl	8000288 <__aeabi_dsub>
 8005fc6:	a36e      	add	r3, pc, #440	; (adr r3, 8006180 <_dtoa_r+0x2e0>)
 8005fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fcc:	f7fa fb14 	bl	80005f8 <__aeabi_dmul>
 8005fd0:	a36d      	add	r3, pc, #436	; (adr r3, 8006188 <_dtoa_r+0x2e8>)
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	f7fa f959 	bl	800028c <__adddf3>
 8005fda:	4606      	mov	r6, r0
 8005fdc:	4628      	mov	r0, r5
 8005fde:	460f      	mov	r7, r1
 8005fe0:	f7fa faa0 	bl	8000524 <__aeabi_i2d>
 8005fe4:	a36a      	add	r3, pc, #424	; (adr r3, 8006190 <_dtoa_r+0x2f0>)
 8005fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fea:	f7fa fb05 	bl	80005f8 <__aeabi_dmul>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	4639      	mov	r1, r7
 8005ff6:	f7fa f949 	bl	800028c <__adddf3>
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460f      	mov	r7, r1
 8005ffe:	f7fa fdab 	bl	8000b58 <__aeabi_d2iz>
 8006002:	2200      	movs	r2, #0
 8006004:	4682      	mov	sl, r0
 8006006:	2300      	movs	r3, #0
 8006008:	4630      	mov	r0, r6
 800600a:	4639      	mov	r1, r7
 800600c:	f7fa fd66 	bl	8000adc <__aeabi_dcmplt>
 8006010:	b148      	cbz	r0, 8006026 <_dtoa_r+0x186>
 8006012:	4650      	mov	r0, sl
 8006014:	f7fa fa86 	bl	8000524 <__aeabi_i2d>
 8006018:	4632      	mov	r2, r6
 800601a:	463b      	mov	r3, r7
 800601c:	f7fa fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 8006020:	b908      	cbnz	r0, 8006026 <_dtoa_r+0x186>
 8006022:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006026:	f1ba 0f16 	cmp.w	sl, #22
 800602a:	d854      	bhi.n	80060d6 <_dtoa_r+0x236>
 800602c:	4b61      	ldr	r3, [pc, #388]	; (80061b4 <_dtoa_r+0x314>)
 800602e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006036:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800603a:	f7fa fd4f 	bl	8000adc <__aeabi_dcmplt>
 800603e:	2800      	cmp	r0, #0
 8006040:	d04b      	beq.n	80060da <_dtoa_r+0x23a>
 8006042:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006046:	2300      	movs	r3, #0
 8006048:	930e      	str	r3, [sp, #56]	; 0x38
 800604a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800604c:	1b5d      	subs	r5, r3, r5
 800604e:	1e6b      	subs	r3, r5, #1
 8006050:	9304      	str	r3, [sp, #16]
 8006052:	bf43      	ittte	mi
 8006054:	2300      	movmi	r3, #0
 8006056:	f1c5 0801 	rsbmi	r8, r5, #1
 800605a:	9304      	strmi	r3, [sp, #16]
 800605c:	f04f 0800 	movpl.w	r8, #0
 8006060:	f1ba 0f00 	cmp.w	sl, #0
 8006064:	db3b      	blt.n	80060de <_dtoa_r+0x23e>
 8006066:	9b04      	ldr	r3, [sp, #16]
 8006068:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800606c:	4453      	add	r3, sl
 800606e:	9304      	str	r3, [sp, #16]
 8006070:	2300      	movs	r3, #0
 8006072:	9306      	str	r3, [sp, #24]
 8006074:	9b05      	ldr	r3, [sp, #20]
 8006076:	2b09      	cmp	r3, #9
 8006078:	d869      	bhi.n	800614e <_dtoa_r+0x2ae>
 800607a:	2b05      	cmp	r3, #5
 800607c:	bfc4      	itt	gt
 800607e:	3b04      	subgt	r3, #4
 8006080:	9305      	strgt	r3, [sp, #20]
 8006082:	9b05      	ldr	r3, [sp, #20]
 8006084:	f1a3 0302 	sub.w	r3, r3, #2
 8006088:	bfcc      	ite	gt
 800608a:	2500      	movgt	r5, #0
 800608c:	2501      	movle	r5, #1
 800608e:	2b03      	cmp	r3, #3
 8006090:	d869      	bhi.n	8006166 <_dtoa_r+0x2c6>
 8006092:	e8df f003 	tbb	[pc, r3]
 8006096:	4e2c      	.short	0x4e2c
 8006098:	5a4c      	.short	0x5a4c
 800609a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800609e:	441d      	add	r5, r3
 80060a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060a4:	2b20      	cmp	r3, #32
 80060a6:	bfc1      	itttt	gt
 80060a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80060b0:	fa09 f303 	lslgt.w	r3, r9, r3
 80060b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80060b8:	bfda      	itte	le
 80060ba:	f1c3 0320 	rsble	r3, r3, #32
 80060be:	fa06 f003 	lslle.w	r0, r6, r3
 80060c2:	4318      	orrgt	r0, r3
 80060c4:	f7fa fa1e 	bl	8000504 <__aeabi_ui2d>
 80060c8:	2301      	movs	r3, #1
 80060ca:	4606      	mov	r6, r0
 80060cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80060d0:	3d01      	subs	r5, #1
 80060d2:	9310      	str	r3, [sp, #64]	; 0x40
 80060d4:	e771      	b.n	8005fba <_dtoa_r+0x11a>
 80060d6:	2301      	movs	r3, #1
 80060d8:	e7b6      	b.n	8006048 <_dtoa_r+0x1a8>
 80060da:	900e      	str	r0, [sp, #56]	; 0x38
 80060dc:	e7b5      	b.n	800604a <_dtoa_r+0x1aa>
 80060de:	f1ca 0300 	rsb	r3, sl, #0
 80060e2:	9306      	str	r3, [sp, #24]
 80060e4:	2300      	movs	r3, #0
 80060e6:	eba8 080a 	sub.w	r8, r8, sl
 80060ea:	930d      	str	r3, [sp, #52]	; 0x34
 80060ec:	e7c2      	b.n	8006074 <_dtoa_r+0x1d4>
 80060ee:	2300      	movs	r3, #0
 80060f0:	9308      	str	r3, [sp, #32]
 80060f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	dc39      	bgt.n	800616c <_dtoa_r+0x2cc>
 80060f8:	f04f 0901 	mov.w	r9, #1
 80060fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006100:	464b      	mov	r3, r9
 8006102:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006106:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006108:	2200      	movs	r2, #0
 800610a:	6042      	str	r2, [r0, #4]
 800610c:	2204      	movs	r2, #4
 800610e:	f102 0614 	add.w	r6, r2, #20
 8006112:	429e      	cmp	r6, r3
 8006114:	6841      	ldr	r1, [r0, #4]
 8006116:	d92f      	bls.n	8006178 <_dtoa_r+0x2d8>
 8006118:	4620      	mov	r0, r4
 800611a:	f000 fcc7 	bl	8006aac <_Balloc>
 800611e:	9000      	str	r0, [sp, #0]
 8006120:	2800      	cmp	r0, #0
 8006122:	d14b      	bne.n	80061bc <_dtoa_r+0x31c>
 8006124:	4b24      	ldr	r3, [pc, #144]	; (80061b8 <_dtoa_r+0x318>)
 8006126:	4602      	mov	r2, r0
 8006128:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800612c:	e6d1      	b.n	8005ed2 <_dtoa_r+0x32>
 800612e:	2301      	movs	r3, #1
 8006130:	e7de      	b.n	80060f0 <_dtoa_r+0x250>
 8006132:	2300      	movs	r3, #0
 8006134:	9308      	str	r3, [sp, #32]
 8006136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006138:	eb0a 0903 	add.w	r9, sl, r3
 800613c:	f109 0301 	add.w	r3, r9, #1
 8006140:	2b01      	cmp	r3, #1
 8006142:	9301      	str	r3, [sp, #4]
 8006144:	bfb8      	it	lt
 8006146:	2301      	movlt	r3, #1
 8006148:	e7dd      	b.n	8006106 <_dtoa_r+0x266>
 800614a:	2301      	movs	r3, #1
 800614c:	e7f2      	b.n	8006134 <_dtoa_r+0x294>
 800614e:	2501      	movs	r5, #1
 8006150:	2300      	movs	r3, #0
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	9508      	str	r5, [sp, #32]
 8006156:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800615a:	2200      	movs	r2, #0
 800615c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006160:	2312      	movs	r3, #18
 8006162:	9209      	str	r2, [sp, #36]	; 0x24
 8006164:	e7cf      	b.n	8006106 <_dtoa_r+0x266>
 8006166:	2301      	movs	r3, #1
 8006168:	9308      	str	r3, [sp, #32]
 800616a:	e7f4      	b.n	8006156 <_dtoa_r+0x2b6>
 800616c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006170:	f8cd 9004 	str.w	r9, [sp, #4]
 8006174:	464b      	mov	r3, r9
 8006176:	e7c6      	b.n	8006106 <_dtoa_r+0x266>
 8006178:	3101      	adds	r1, #1
 800617a:	6041      	str	r1, [r0, #4]
 800617c:	0052      	lsls	r2, r2, #1
 800617e:	e7c6      	b.n	800610e <_dtoa_r+0x26e>
 8006180:	636f4361 	.word	0x636f4361
 8006184:	3fd287a7 	.word	0x3fd287a7
 8006188:	8b60c8b3 	.word	0x8b60c8b3
 800618c:	3fc68a28 	.word	0x3fc68a28
 8006190:	509f79fb 	.word	0x509f79fb
 8006194:	3fd34413 	.word	0x3fd34413
 8006198:	08008239 	.word	0x08008239
 800619c:	08008250 	.word	0x08008250
 80061a0:	7ff00000 	.word	0x7ff00000
 80061a4:	08008235 	.word	0x08008235
 80061a8:	0800822c 	.word	0x0800822c
 80061ac:	08008209 	.word	0x08008209
 80061b0:	3ff80000 	.word	0x3ff80000
 80061b4:	08008348 	.word	0x08008348
 80061b8:	080082af 	.word	0x080082af
 80061bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061be:	9a00      	ldr	r2, [sp, #0]
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	9b01      	ldr	r3, [sp, #4]
 80061c4:	2b0e      	cmp	r3, #14
 80061c6:	f200 80ad 	bhi.w	8006324 <_dtoa_r+0x484>
 80061ca:	2d00      	cmp	r5, #0
 80061cc:	f000 80aa 	beq.w	8006324 <_dtoa_r+0x484>
 80061d0:	f1ba 0f00 	cmp.w	sl, #0
 80061d4:	dd36      	ble.n	8006244 <_dtoa_r+0x3a4>
 80061d6:	4ac3      	ldr	r2, [pc, #780]	; (80064e4 <_dtoa_r+0x644>)
 80061d8:	f00a 030f 	and.w	r3, sl, #15
 80061dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061e0:	ed93 7b00 	vldr	d7, [r3]
 80061e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80061e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80061ec:	eeb0 8a47 	vmov.f32	s16, s14
 80061f0:	eef0 8a67 	vmov.f32	s17, s15
 80061f4:	d016      	beq.n	8006224 <_dtoa_r+0x384>
 80061f6:	4bbc      	ldr	r3, [pc, #752]	; (80064e8 <_dtoa_r+0x648>)
 80061f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80061fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006200:	f7fa fb24 	bl	800084c <__aeabi_ddiv>
 8006204:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006208:	f007 070f 	and.w	r7, r7, #15
 800620c:	2503      	movs	r5, #3
 800620e:	4eb6      	ldr	r6, [pc, #728]	; (80064e8 <_dtoa_r+0x648>)
 8006210:	b957      	cbnz	r7, 8006228 <_dtoa_r+0x388>
 8006212:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006216:	ec53 2b18 	vmov	r2, r3, d8
 800621a:	f7fa fb17 	bl	800084c <__aeabi_ddiv>
 800621e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006222:	e029      	b.n	8006278 <_dtoa_r+0x3d8>
 8006224:	2502      	movs	r5, #2
 8006226:	e7f2      	b.n	800620e <_dtoa_r+0x36e>
 8006228:	07f9      	lsls	r1, r7, #31
 800622a:	d508      	bpl.n	800623e <_dtoa_r+0x39e>
 800622c:	ec51 0b18 	vmov	r0, r1, d8
 8006230:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006234:	f7fa f9e0 	bl	80005f8 <__aeabi_dmul>
 8006238:	ec41 0b18 	vmov	d8, r0, r1
 800623c:	3501      	adds	r5, #1
 800623e:	107f      	asrs	r7, r7, #1
 8006240:	3608      	adds	r6, #8
 8006242:	e7e5      	b.n	8006210 <_dtoa_r+0x370>
 8006244:	f000 80a6 	beq.w	8006394 <_dtoa_r+0x4f4>
 8006248:	f1ca 0600 	rsb	r6, sl, #0
 800624c:	4ba5      	ldr	r3, [pc, #660]	; (80064e4 <_dtoa_r+0x644>)
 800624e:	4fa6      	ldr	r7, [pc, #664]	; (80064e8 <_dtoa_r+0x648>)
 8006250:	f006 020f 	and.w	r2, r6, #15
 8006254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006260:	f7fa f9ca 	bl	80005f8 <__aeabi_dmul>
 8006264:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006268:	1136      	asrs	r6, r6, #4
 800626a:	2300      	movs	r3, #0
 800626c:	2502      	movs	r5, #2
 800626e:	2e00      	cmp	r6, #0
 8006270:	f040 8085 	bne.w	800637e <_dtoa_r+0x4de>
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1d2      	bne.n	800621e <_dtoa_r+0x37e>
 8006278:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 808c 	beq.w	8006398 <_dtoa_r+0x4f8>
 8006280:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006284:	4b99      	ldr	r3, [pc, #612]	; (80064ec <_dtoa_r+0x64c>)
 8006286:	2200      	movs	r2, #0
 8006288:	4630      	mov	r0, r6
 800628a:	4639      	mov	r1, r7
 800628c:	f7fa fc26 	bl	8000adc <__aeabi_dcmplt>
 8006290:	2800      	cmp	r0, #0
 8006292:	f000 8081 	beq.w	8006398 <_dtoa_r+0x4f8>
 8006296:	9b01      	ldr	r3, [sp, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d07d      	beq.n	8006398 <_dtoa_r+0x4f8>
 800629c:	f1b9 0f00 	cmp.w	r9, #0
 80062a0:	dd3c      	ble.n	800631c <_dtoa_r+0x47c>
 80062a2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80062a6:	9307      	str	r3, [sp, #28]
 80062a8:	2200      	movs	r2, #0
 80062aa:	4b91      	ldr	r3, [pc, #580]	; (80064f0 <_dtoa_r+0x650>)
 80062ac:	4630      	mov	r0, r6
 80062ae:	4639      	mov	r1, r7
 80062b0:	f7fa f9a2 	bl	80005f8 <__aeabi_dmul>
 80062b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062b8:	3501      	adds	r5, #1
 80062ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80062be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80062c2:	4628      	mov	r0, r5
 80062c4:	f7fa f92e 	bl	8000524 <__aeabi_i2d>
 80062c8:	4632      	mov	r2, r6
 80062ca:	463b      	mov	r3, r7
 80062cc:	f7fa f994 	bl	80005f8 <__aeabi_dmul>
 80062d0:	4b88      	ldr	r3, [pc, #544]	; (80064f4 <_dtoa_r+0x654>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	f7f9 ffda 	bl	800028c <__adddf3>
 80062d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80062dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e0:	9303      	str	r3, [sp, #12]
 80062e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d15c      	bne.n	80063a2 <_dtoa_r+0x502>
 80062e8:	4b83      	ldr	r3, [pc, #524]	; (80064f8 <_dtoa_r+0x658>)
 80062ea:	2200      	movs	r2, #0
 80062ec:	4630      	mov	r0, r6
 80062ee:	4639      	mov	r1, r7
 80062f0:	f7f9 ffca 	bl	8000288 <__aeabi_dsub>
 80062f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062f8:	4606      	mov	r6, r0
 80062fa:	460f      	mov	r7, r1
 80062fc:	f7fa fc0c 	bl	8000b18 <__aeabi_dcmpgt>
 8006300:	2800      	cmp	r0, #0
 8006302:	f040 8296 	bne.w	8006832 <_dtoa_r+0x992>
 8006306:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800630a:	4630      	mov	r0, r6
 800630c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006310:	4639      	mov	r1, r7
 8006312:	f7fa fbe3 	bl	8000adc <__aeabi_dcmplt>
 8006316:	2800      	cmp	r0, #0
 8006318:	f040 8288 	bne.w	800682c <_dtoa_r+0x98c>
 800631c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006320:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006324:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006326:	2b00      	cmp	r3, #0
 8006328:	f2c0 8158 	blt.w	80065dc <_dtoa_r+0x73c>
 800632c:	f1ba 0f0e 	cmp.w	sl, #14
 8006330:	f300 8154 	bgt.w	80065dc <_dtoa_r+0x73c>
 8006334:	4b6b      	ldr	r3, [pc, #428]	; (80064e4 <_dtoa_r+0x644>)
 8006336:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800633a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800633e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006340:	2b00      	cmp	r3, #0
 8006342:	f280 80e3 	bge.w	800650c <_dtoa_r+0x66c>
 8006346:	9b01      	ldr	r3, [sp, #4]
 8006348:	2b00      	cmp	r3, #0
 800634a:	f300 80df 	bgt.w	800650c <_dtoa_r+0x66c>
 800634e:	f040 826d 	bne.w	800682c <_dtoa_r+0x98c>
 8006352:	4b69      	ldr	r3, [pc, #420]	; (80064f8 <_dtoa_r+0x658>)
 8006354:	2200      	movs	r2, #0
 8006356:	4640      	mov	r0, r8
 8006358:	4649      	mov	r1, r9
 800635a:	f7fa f94d 	bl	80005f8 <__aeabi_dmul>
 800635e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006362:	f7fa fbcf 	bl	8000b04 <__aeabi_dcmpge>
 8006366:	9e01      	ldr	r6, [sp, #4]
 8006368:	4637      	mov	r7, r6
 800636a:	2800      	cmp	r0, #0
 800636c:	f040 8243 	bne.w	80067f6 <_dtoa_r+0x956>
 8006370:	9d00      	ldr	r5, [sp, #0]
 8006372:	2331      	movs	r3, #49	; 0x31
 8006374:	f805 3b01 	strb.w	r3, [r5], #1
 8006378:	f10a 0a01 	add.w	sl, sl, #1
 800637c:	e23f      	b.n	80067fe <_dtoa_r+0x95e>
 800637e:	07f2      	lsls	r2, r6, #31
 8006380:	d505      	bpl.n	800638e <_dtoa_r+0x4ee>
 8006382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006386:	f7fa f937 	bl	80005f8 <__aeabi_dmul>
 800638a:	3501      	adds	r5, #1
 800638c:	2301      	movs	r3, #1
 800638e:	1076      	asrs	r6, r6, #1
 8006390:	3708      	adds	r7, #8
 8006392:	e76c      	b.n	800626e <_dtoa_r+0x3ce>
 8006394:	2502      	movs	r5, #2
 8006396:	e76f      	b.n	8006278 <_dtoa_r+0x3d8>
 8006398:	9b01      	ldr	r3, [sp, #4]
 800639a:	f8cd a01c 	str.w	sl, [sp, #28]
 800639e:	930c      	str	r3, [sp, #48]	; 0x30
 80063a0:	e78d      	b.n	80062be <_dtoa_r+0x41e>
 80063a2:	9900      	ldr	r1, [sp, #0]
 80063a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80063a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063a8:	4b4e      	ldr	r3, [pc, #312]	; (80064e4 <_dtoa_r+0x644>)
 80063aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063ae:	4401      	add	r1, r0
 80063b0:	9102      	str	r1, [sp, #8]
 80063b2:	9908      	ldr	r1, [sp, #32]
 80063b4:	eeb0 8a47 	vmov.f32	s16, s14
 80063b8:	eef0 8a67 	vmov.f32	s17, s15
 80063bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063c4:	2900      	cmp	r1, #0
 80063c6:	d045      	beq.n	8006454 <_dtoa_r+0x5b4>
 80063c8:	494c      	ldr	r1, [pc, #304]	; (80064fc <_dtoa_r+0x65c>)
 80063ca:	2000      	movs	r0, #0
 80063cc:	f7fa fa3e 	bl	800084c <__aeabi_ddiv>
 80063d0:	ec53 2b18 	vmov	r2, r3, d8
 80063d4:	f7f9 ff58 	bl	8000288 <__aeabi_dsub>
 80063d8:	9d00      	ldr	r5, [sp, #0]
 80063da:	ec41 0b18 	vmov	d8, r0, r1
 80063de:	4639      	mov	r1, r7
 80063e0:	4630      	mov	r0, r6
 80063e2:	f7fa fbb9 	bl	8000b58 <__aeabi_d2iz>
 80063e6:	900c      	str	r0, [sp, #48]	; 0x30
 80063e8:	f7fa f89c 	bl	8000524 <__aeabi_i2d>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f7f9 ff48 	bl	8000288 <__aeabi_dsub>
 80063f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063fa:	3330      	adds	r3, #48	; 0x30
 80063fc:	f805 3b01 	strb.w	r3, [r5], #1
 8006400:	ec53 2b18 	vmov	r2, r3, d8
 8006404:	4606      	mov	r6, r0
 8006406:	460f      	mov	r7, r1
 8006408:	f7fa fb68 	bl	8000adc <__aeabi_dcmplt>
 800640c:	2800      	cmp	r0, #0
 800640e:	d165      	bne.n	80064dc <_dtoa_r+0x63c>
 8006410:	4632      	mov	r2, r6
 8006412:	463b      	mov	r3, r7
 8006414:	4935      	ldr	r1, [pc, #212]	; (80064ec <_dtoa_r+0x64c>)
 8006416:	2000      	movs	r0, #0
 8006418:	f7f9 ff36 	bl	8000288 <__aeabi_dsub>
 800641c:	ec53 2b18 	vmov	r2, r3, d8
 8006420:	f7fa fb5c 	bl	8000adc <__aeabi_dcmplt>
 8006424:	2800      	cmp	r0, #0
 8006426:	f040 80b9 	bne.w	800659c <_dtoa_r+0x6fc>
 800642a:	9b02      	ldr	r3, [sp, #8]
 800642c:	429d      	cmp	r5, r3
 800642e:	f43f af75 	beq.w	800631c <_dtoa_r+0x47c>
 8006432:	4b2f      	ldr	r3, [pc, #188]	; (80064f0 <_dtoa_r+0x650>)
 8006434:	ec51 0b18 	vmov	r0, r1, d8
 8006438:	2200      	movs	r2, #0
 800643a:	f7fa f8dd 	bl	80005f8 <__aeabi_dmul>
 800643e:	4b2c      	ldr	r3, [pc, #176]	; (80064f0 <_dtoa_r+0x650>)
 8006440:	ec41 0b18 	vmov	d8, r0, r1
 8006444:	2200      	movs	r2, #0
 8006446:	4630      	mov	r0, r6
 8006448:	4639      	mov	r1, r7
 800644a:	f7fa f8d5 	bl	80005f8 <__aeabi_dmul>
 800644e:	4606      	mov	r6, r0
 8006450:	460f      	mov	r7, r1
 8006452:	e7c4      	b.n	80063de <_dtoa_r+0x53e>
 8006454:	ec51 0b17 	vmov	r0, r1, d7
 8006458:	f7fa f8ce 	bl	80005f8 <__aeabi_dmul>
 800645c:	9b02      	ldr	r3, [sp, #8]
 800645e:	9d00      	ldr	r5, [sp, #0]
 8006460:	930c      	str	r3, [sp, #48]	; 0x30
 8006462:	ec41 0b18 	vmov	d8, r0, r1
 8006466:	4639      	mov	r1, r7
 8006468:	4630      	mov	r0, r6
 800646a:	f7fa fb75 	bl	8000b58 <__aeabi_d2iz>
 800646e:	9011      	str	r0, [sp, #68]	; 0x44
 8006470:	f7fa f858 	bl	8000524 <__aeabi_i2d>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4630      	mov	r0, r6
 800647a:	4639      	mov	r1, r7
 800647c:	f7f9 ff04 	bl	8000288 <__aeabi_dsub>
 8006480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006482:	3330      	adds	r3, #48	; 0x30
 8006484:	f805 3b01 	strb.w	r3, [r5], #1
 8006488:	9b02      	ldr	r3, [sp, #8]
 800648a:	429d      	cmp	r5, r3
 800648c:	4606      	mov	r6, r0
 800648e:	460f      	mov	r7, r1
 8006490:	f04f 0200 	mov.w	r2, #0
 8006494:	d134      	bne.n	8006500 <_dtoa_r+0x660>
 8006496:	4b19      	ldr	r3, [pc, #100]	; (80064fc <_dtoa_r+0x65c>)
 8006498:	ec51 0b18 	vmov	r0, r1, d8
 800649c:	f7f9 fef6 	bl	800028c <__adddf3>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4630      	mov	r0, r6
 80064a6:	4639      	mov	r1, r7
 80064a8:	f7fa fb36 	bl	8000b18 <__aeabi_dcmpgt>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d175      	bne.n	800659c <_dtoa_r+0x6fc>
 80064b0:	ec53 2b18 	vmov	r2, r3, d8
 80064b4:	4911      	ldr	r1, [pc, #68]	; (80064fc <_dtoa_r+0x65c>)
 80064b6:	2000      	movs	r0, #0
 80064b8:	f7f9 fee6 	bl	8000288 <__aeabi_dsub>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4630      	mov	r0, r6
 80064c2:	4639      	mov	r1, r7
 80064c4:	f7fa fb0a 	bl	8000adc <__aeabi_dcmplt>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f43f af27 	beq.w	800631c <_dtoa_r+0x47c>
 80064ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064d0:	1e6b      	subs	r3, r5, #1
 80064d2:	930c      	str	r3, [sp, #48]	; 0x30
 80064d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064d8:	2b30      	cmp	r3, #48	; 0x30
 80064da:	d0f8      	beq.n	80064ce <_dtoa_r+0x62e>
 80064dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80064e0:	e04a      	b.n	8006578 <_dtoa_r+0x6d8>
 80064e2:	bf00      	nop
 80064e4:	08008348 	.word	0x08008348
 80064e8:	08008320 	.word	0x08008320
 80064ec:	3ff00000 	.word	0x3ff00000
 80064f0:	40240000 	.word	0x40240000
 80064f4:	401c0000 	.word	0x401c0000
 80064f8:	40140000 	.word	0x40140000
 80064fc:	3fe00000 	.word	0x3fe00000
 8006500:	4baf      	ldr	r3, [pc, #700]	; (80067c0 <_dtoa_r+0x920>)
 8006502:	f7fa f879 	bl	80005f8 <__aeabi_dmul>
 8006506:	4606      	mov	r6, r0
 8006508:	460f      	mov	r7, r1
 800650a:	e7ac      	b.n	8006466 <_dtoa_r+0x5c6>
 800650c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006510:	9d00      	ldr	r5, [sp, #0]
 8006512:	4642      	mov	r2, r8
 8006514:	464b      	mov	r3, r9
 8006516:	4630      	mov	r0, r6
 8006518:	4639      	mov	r1, r7
 800651a:	f7fa f997 	bl	800084c <__aeabi_ddiv>
 800651e:	f7fa fb1b 	bl	8000b58 <__aeabi_d2iz>
 8006522:	9002      	str	r0, [sp, #8]
 8006524:	f7f9 fffe 	bl	8000524 <__aeabi_i2d>
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	f7fa f864 	bl	80005f8 <__aeabi_dmul>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4630      	mov	r0, r6
 8006536:	4639      	mov	r1, r7
 8006538:	f7f9 fea6 	bl	8000288 <__aeabi_dsub>
 800653c:	9e02      	ldr	r6, [sp, #8]
 800653e:	9f01      	ldr	r7, [sp, #4]
 8006540:	3630      	adds	r6, #48	; 0x30
 8006542:	f805 6b01 	strb.w	r6, [r5], #1
 8006546:	9e00      	ldr	r6, [sp, #0]
 8006548:	1bae      	subs	r6, r5, r6
 800654a:	42b7      	cmp	r7, r6
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	d137      	bne.n	80065c2 <_dtoa_r+0x722>
 8006552:	f7f9 fe9b 	bl	800028c <__adddf3>
 8006556:	4642      	mov	r2, r8
 8006558:	464b      	mov	r3, r9
 800655a:	4606      	mov	r6, r0
 800655c:	460f      	mov	r7, r1
 800655e:	f7fa fadb 	bl	8000b18 <__aeabi_dcmpgt>
 8006562:	b9c8      	cbnz	r0, 8006598 <_dtoa_r+0x6f8>
 8006564:	4642      	mov	r2, r8
 8006566:	464b      	mov	r3, r9
 8006568:	4630      	mov	r0, r6
 800656a:	4639      	mov	r1, r7
 800656c:	f7fa faac 	bl	8000ac8 <__aeabi_dcmpeq>
 8006570:	b110      	cbz	r0, 8006578 <_dtoa_r+0x6d8>
 8006572:	9b02      	ldr	r3, [sp, #8]
 8006574:	07d9      	lsls	r1, r3, #31
 8006576:	d40f      	bmi.n	8006598 <_dtoa_r+0x6f8>
 8006578:	4620      	mov	r0, r4
 800657a:	4659      	mov	r1, fp
 800657c:	f000 fad6 	bl	8006b2c <_Bfree>
 8006580:	2300      	movs	r3, #0
 8006582:	702b      	strb	r3, [r5, #0]
 8006584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006586:	f10a 0001 	add.w	r0, sl, #1
 800658a:	6018      	str	r0, [r3, #0]
 800658c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800658e:	2b00      	cmp	r3, #0
 8006590:	f43f acd8 	beq.w	8005f44 <_dtoa_r+0xa4>
 8006594:	601d      	str	r5, [r3, #0]
 8006596:	e4d5      	b.n	8005f44 <_dtoa_r+0xa4>
 8006598:	f8cd a01c 	str.w	sl, [sp, #28]
 800659c:	462b      	mov	r3, r5
 800659e:	461d      	mov	r5, r3
 80065a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065a4:	2a39      	cmp	r2, #57	; 0x39
 80065a6:	d108      	bne.n	80065ba <_dtoa_r+0x71a>
 80065a8:	9a00      	ldr	r2, [sp, #0]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d1f7      	bne.n	800659e <_dtoa_r+0x6fe>
 80065ae:	9a07      	ldr	r2, [sp, #28]
 80065b0:	9900      	ldr	r1, [sp, #0]
 80065b2:	3201      	adds	r2, #1
 80065b4:	9207      	str	r2, [sp, #28]
 80065b6:	2230      	movs	r2, #48	; 0x30
 80065b8:	700a      	strb	r2, [r1, #0]
 80065ba:	781a      	ldrb	r2, [r3, #0]
 80065bc:	3201      	adds	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	e78c      	b.n	80064dc <_dtoa_r+0x63c>
 80065c2:	4b7f      	ldr	r3, [pc, #508]	; (80067c0 <_dtoa_r+0x920>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	f7fa f817 	bl	80005f8 <__aeabi_dmul>
 80065ca:	2200      	movs	r2, #0
 80065cc:	2300      	movs	r3, #0
 80065ce:	4606      	mov	r6, r0
 80065d0:	460f      	mov	r7, r1
 80065d2:	f7fa fa79 	bl	8000ac8 <__aeabi_dcmpeq>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d09b      	beq.n	8006512 <_dtoa_r+0x672>
 80065da:	e7cd      	b.n	8006578 <_dtoa_r+0x6d8>
 80065dc:	9a08      	ldr	r2, [sp, #32]
 80065de:	2a00      	cmp	r2, #0
 80065e0:	f000 80c4 	beq.w	800676c <_dtoa_r+0x8cc>
 80065e4:	9a05      	ldr	r2, [sp, #20]
 80065e6:	2a01      	cmp	r2, #1
 80065e8:	f300 80a8 	bgt.w	800673c <_dtoa_r+0x89c>
 80065ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065ee:	2a00      	cmp	r2, #0
 80065f0:	f000 80a0 	beq.w	8006734 <_dtoa_r+0x894>
 80065f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065f8:	9e06      	ldr	r6, [sp, #24]
 80065fa:	4645      	mov	r5, r8
 80065fc:	9a04      	ldr	r2, [sp, #16]
 80065fe:	2101      	movs	r1, #1
 8006600:	441a      	add	r2, r3
 8006602:	4620      	mov	r0, r4
 8006604:	4498      	add	r8, r3
 8006606:	9204      	str	r2, [sp, #16]
 8006608:	f000 fb4c 	bl	8006ca4 <__i2b>
 800660c:	4607      	mov	r7, r0
 800660e:	2d00      	cmp	r5, #0
 8006610:	dd0b      	ble.n	800662a <_dtoa_r+0x78a>
 8006612:	9b04      	ldr	r3, [sp, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	dd08      	ble.n	800662a <_dtoa_r+0x78a>
 8006618:	42ab      	cmp	r3, r5
 800661a:	9a04      	ldr	r2, [sp, #16]
 800661c:	bfa8      	it	ge
 800661e:	462b      	movge	r3, r5
 8006620:	eba8 0803 	sub.w	r8, r8, r3
 8006624:	1aed      	subs	r5, r5, r3
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	9304      	str	r3, [sp, #16]
 800662a:	9b06      	ldr	r3, [sp, #24]
 800662c:	b1fb      	cbz	r3, 800666e <_dtoa_r+0x7ce>
 800662e:	9b08      	ldr	r3, [sp, #32]
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 809f 	beq.w	8006774 <_dtoa_r+0x8d4>
 8006636:	2e00      	cmp	r6, #0
 8006638:	dd11      	ble.n	800665e <_dtoa_r+0x7be>
 800663a:	4639      	mov	r1, r7
 800663c:	4632      	mov	r2, r6
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fbec 	bl	8006e1c <__pow5mult>
 8006644:	465a      	mov	r2, fp
 8006646:	4601      	mov	r1, r0
 8006648:	4607      	mov	r7, r0
 800664a:	4620      	mov	r0, r4
 800664c:	f000 fb40 	bl	8006cd0 <__multiply>
 8006650:	4659      	mov	r1, fp
 8006652:	9007      	str	r0, [sp, #28]
 8006654:	4620      	mov	r0, r4
 8006656:	f000 fa69 	bl	8006b2c <_Bfree>
 800665a:	9b07      	ldr	r3, [sp, #28]
 800665c:	469b      	mov	fp, r3
 800665e:	9b06      	ldr	r3, [sp, #24]
 8006660:	1b9a      	subs	r2, r3, r6
 8006662:	d004      	beq.n	800666e <_dtoa_r+0x7ce>
 8006664:	4659      	mov	r1, fp
 8006666:	4620      	mov	r0, r4
 8006668:	f000 fbd8 	bl	8006e1c <__pow5mult>
 800666c:	4683      	mov	fp, r0
 800666e:	2101      	movs	r1, #1
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fb17 	bl	8006ca4 <__i2b>
 8006676:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006678:	2b00      	cmp	r3, #0
 800667a:	4606      	mov	r6, r0
 800667c:	dd7c      	ble.n	8006778 <_dtoa_r+0x8d8>
 800667e:	461a      	mov	r2, r3
 8006680:	4601      	mov	r1, r0
 8006682:	4620      	mov	r0, r4
 8006684:	f000 fbca 	bl	8006e1c <__pow5mult>
 8006688:	9b05      	ldr	r3, [sp, #20]
 800668a:	2b01      	cmp	r3, #1
 800668c:	4606      	mov	r6, r0
 800668e:	dd76      	ble.n	800677e <_dtoa_r+0x8de>
 8006690:	2300      	movs	r3, #0
 8006692:	9306      	str	r3, [sp, #24]
 8006694:	6933      	ldr	r3, [r6, #16]
 8006696:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800669a:	6918      	ldr	r0, [r3, #16]
 800669c:	f000 fab2 	bl	8006c04 <__hi0bits>
 80066a0:	f1c0 0020 	rsb	r0, r0, #32
 80066a4:	9b04      	ldr	r3, [sp, #16]
 80066a6:	4418      	add	r0, r3
 80066a8:	f010 001f 	ands.w	r0, r0, #31
 80066ac:	f000 8086 	beq.w	80067bc <_dtoa_r+0x91c>
 80066b0:	f1c0 0320 	rsb	r3, r0, #32
 80066b4:	2b04      	cmp	r3, #4
 80066b6:	dd7f      	ble.n	80067b8 <_dtoa_r+0x918>
 80066b8:	f1c0 001c 	rsb	r0, r0, #28
 80066bc:	9b04      	ldr	r3, [sp, #16]
 80066be:	4403      	add	r3, r0
 80066c0:	4480      	add	r8, r0
 80066c2:	4405      	add	r5, r0
 80066c4:	9304      	str	r3, [sp, #16]
 80066c6:	f1b8 0f00 	cmp.w	r8, #0
 80066ca:	dd05      	ble.n	80066d8 <_dtoa_r+0x838>
 80066cc:	4659      	mov	r1, fp
 80066ce:	4642      	mov	r2, r8
 80066d0:	4620      	mov	r0, r4
 80066d2:	f000 fbfd 	bl	8006ed0 <__lshift>
 80066d6:	4683      	mov	fp, r0
 80066d8:	9b04      	ldr	r3, [sp, #16]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	dd05      	ble.n	80066ea <_dtoa_r+0x84a>
 80066de:	4631      	mov	r1, r6
 80066e0:	461a      	mov	r2, r3
 80066e2:	4620      	mov	r0, r4
 80066e4:	f000 fbf4 	bl	8006ed0 <__lshift>
 80066e8:	4606      	mov	r6, r0
 80066ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d069      	beq.n	80067c4 <_dtoa_r+0x924>
 80066f0:	4631      	mov	r1, r6
 80066f2:	4658      	mov	r0, fp
 80066f4:	f000 fc58 	bl	8006fa8 <__mcmp>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	da63      	bge.n	80067c4 <_dtoa_r+0x924>
 80066fc:	2300      	movs	r3, #0
 80066fe:	4659      	mov	r1, fp
 8006700:	220a      	movs	r2, #10
 8006702:	4620      	mov	r0, r4
 8006704:	f000 fa34 	bl	8006b70 <__multadd>
 8006708:	9b08      	ldr	r3, [sp, #32]
 800670a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800670e:	4683      	mov	fp, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 818f 	beq.w	8006a34 <_dtoa_r+0xb94>
 8006716:	4639      	mov	r1, r7
 8006718:	2300      	movs	r3, #0
 800671a:	220a      	movs	r2, #10
 800671c:	4620      	mov	r0, r4
 800671e:	f000 fa27 	bl	8006b70 <__multadd>
 8006722:	f1b9 0f00 	cmp.w	r9, #0
 8006726:	4607      	mov	r7, r0
 8006728:	f300 808e 	bgt.w	8006848 <_dtoa_r+0x9a8>
 800672c:	9b05      	ldr	r3, [sp, #20]
 800672e:	2b02      	cmp	r3, #2
 8006730:	dc50      	bgt.n	80067d4 <_dtoa_r+0x934>
 8006732:	e089      	b.n	8006848 <_dtoa_r+0x9a8>
 8006734:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006736:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800673a:	e75d      	b.n	80065f8 <_dtoa_r+0x758>
 800673c:	9b01      	ldr	r3, [sp, #4]
 800673e:	1e5e      	subs	r6, r3, #1
 8006740:	9b06      	ldr	r3, [sp, #24]
 8006742:	42b3      	cmp	r3, r6
 8006744:	bfbf      	itttt	lt
 8006746:	9b06      	ldrlt	r3, [sp, #24]
 8006748:	9606      	strlt	r6, [sp, #24]
 800674a:	1af2      	sublt	r2, r6, r3
 800674c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800674e:	bfb6      	itet	lt
 8006750:	189b      	addlt	r3, r3, r2
 8006752:	1b9e      	subge	r6, r3, r6
 8006754:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006756:	9b01      	ldr	r3, [sp, #4]
 8006758:	bfb8      	it	lt
 800675a:	2600      	movlt	r6, #0
 800675c:	2b00      	cmp	r3, #0
 800675e:	bfb5      	itete	lt
 8006760:	eba8 0503 	sublt.w	r5, r8, r3
 8006764:	9b01      	ldrge	r3, [sp, #4]
 8006766:	2300      	movlt	r3, #0
 8006768:	4645      	movge	r5, r8
 800676a:	e747      	b.n	80065fc <_dtoa_r+0x75c>
 800676c:	9e06      	ldr	r6, [sp, #24]
 800676e:	9f08      	ldr	r7, [sp, #32]
 8006770:	4645      	mov	r5, r8
 8006772:	e74c      	b.n	800660e <_dtoa_r+0x76e>
 8006774:	9a06      	ldr	r2, [sp, #24]
 8006776:	e775      	b.n	8006664 <_dtoa_r+0x7c4>
 8006778:	9b05      	ldr	r3, [sp, #20]
 800677a:	2b01      	cmp	r3, #1
 800677c:	dc18      	bgt.n	80067b0 <_dtoa_r+0x910>
 800677e:	9b02      	ldr	r3, [sp, #8]
 8006780:	b9b3      	cbnz	r3, 80067b0 <_dtoa_r+0x910>
 8006782:	9b03      	ldr	r3, [sp, #12]
 8006784:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006788:	b9a3      	cbnz	r3, 80067b4 <_dtoa_r+0x914>
 800678a:	9b03      	ldr	r3, [sp, #12]
 800678c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006790:	0d1b      	lsrs	r3, r3, #20
 8006792:	051b      	lsls	r3, r3, #20
 8006794:	b12b      	cbz	r3, 80067a2 <_dtoa_r+0x902>
 8006796:	9b04      	ldr	r3, [sp, #16]
 8006798:	3301      	adds	r3, #1
 800679a:	9304      	str	r3, [sp, #16]
 800679c:	f108 0801 	add.w	r8, r8, #1
 80067a0:	2301      	movs	r3, #1
 80067a2:	9306      	str	r3, [sp, #24]
 80067a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f47f af74 	bne.w	8006694 <_dtoa_r+0x7f4>
 80067ac:	2001      	movs	r0, #1
 80067ae:	e779      	b.n	80066a4 <_dtoa_r+0x804>
 80067b0:	2300      	movs	r3, #0
 80067b2:	e7f6      	b.n	80067a2 <_dtoa_r+0x902>
 80067b4:	9b02      	ldr	r3, [sp, #8]
 80067b6:	e7f4      	b.n	80067a2 <_dtoa_r+0x902>
 80067b8:	d085      	beq.n	80066c6 <_dtoa_r+0x826>
 80067ba:	4618      	mov	r0, r3
 80067bc:	301c      	adds	r0, #28
 80067be:	e77d      	b.n	80066bc <_dtoa_r+0x81c>
 80067c0:	40240000 	.word	0x40240000
 80067c4:	9b01      	ldr	r3, [sp, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	dc38      	bgt.n	800683c <_dtoa_r+0x99c>
 80067ca:	9b05      	ldr	r3, [sp, #20]
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	dd35      	ble.n	800683c <_dtoa_r+0x99c>
 80067d0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80067d4:	f1b9 0f00 	cmp.w	r9, #0
 80067d8:	d10d      	bne.n	80067f6 <_dtoa_r+0x956>
 80067da:	4631      	mov	r1, r6
 80067dc:	464b      	mov	r3, r9
 80067de:	2205      	movs	r2, #5
 80067e0:	4620      	mov	r0, r4
 80067e2:	f000 f9c5 	bl	8006b70 <__multadd>
 80067e6:	4601      	mov	r1, r0
 80067e8:	4606      	mov	r6, r0
 80067ea:	4658      	mov	r0, fp
 80067ec:	f000 fbdc 	bl	8006fa8 <__mcmp>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	f73f adbd 	bgt.w	8006370 <_dtoa_r+0x4d0>
 80067f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f8:	9d00      	ldr	r5, [sp, #0]
 80067fa:	ea6f 0a03 	mvn.w	sl, r3
 80067fe:	f04f 0800 	mov.w	r8, #0
 8006802:	4631      	mov	r1, r6
 8006804:	4620      	mov	r0, r4
 8006806:	f000 f991 	bl	8006b2c <_Bfree>
 800680a:	2f00      	cmp	r7, #0
 800680c:	f43f aeb4 	beq.w	8006578 <_dtoa_r+0x6d8>
 8006810:	f1b8 0f00 	cmp.w	r8, #0
 8006814:	d005      	beq.n	8006822 <_dtoa_r+0x982>
 8006816:	45b8      	cmp	r8, r7
 8006818:	d003      	beq.n	8006822 <_dtoa_r+0x982>
 800681a:	4641      	mov	r1, r8
 800681c:	4620      	mov	r0, r4
 800681e:	f000 f985 	bl	8006b2c <_Bfree>
 8006822:	4639      	mov	r1, r7
 8006824:	4620      	mov	r0, r4
 8006826:	f000 f981 	bl	8006b2c <_Bfree>
 800682a:	e6a5      	b.n	8006578 <_dtoa_r+0x6d8>
 800682c:	2600      	movs	r6, #0
 800682e:	4637      	mov	r7, r6
 8006830:	e7e1      	b.n	80067f6 <_dtoa_r+0x956>
 8006832:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006834:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006838:	4637      	mov	r7, r6
 800683a:	e599      	b.n	8006370 <_dtoa_r+0x4d0>
 800683c:	9b08      	ldr	r3, [sp, #32]
 800683e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 80fd 	beq.w	8006a42 <_dtoa_r+0xba2>
 8006848:	2d00      	cmp	r5, #0
 800684a:	dd05      	ble.n	8006858 <_dtoa_r+0x9b8>
 800684c:	4639      	mov	r1, r7
 800684e:	462a      	mov	r2, r5
 8006850:	4620      	mov	r0, r4
 8006852:	f000 fb3d 	bl	8006ed0 <__lshift>
 8006856:	4607      	mov	r7, r0
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d05c      	beq.n	8006918 <_dtoa_r+0xa78>
 800685e:	6879      	ldr	r1, [r7, #4]
 8006860:	4620      	mov	r0, r4
 8006862:	f000 f923 	bl	8006aac <_Balloc>
 8006866:	4605      	mov	r5, r0
 8006868:	b928      	cbnz	r0, 8006876 <_dtoa_r+0x9d6>
 800686a:	4b80      	ldr	r3, [pc, #512]	; (8006a6c <_dtoa_r+0xbcc>)
 800686c:	4602      	mov	r2, r0
 800686e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006872:	f7ff bb2e 	b.w	8005ed2 <_dtoa_r+0x32>
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	3202      	adds	r2, #2
 800687a:	0092      	lsls	r2, r2, #2
 800687c:	f107 010c 	add.w	r1, r7, #12
 8006880:	300c      	adds	r0, #12
 8006882:	f000 f905 	bl	8006a90 <memcpy>
 8006886:	2201      	movs	r2, #1
 8006888:	4629      	mov	r1, r5
 800688a:	4620      	mov	r0, r4
 800688c:	f000 fb20 	bl	8006ed0 <__lshift>
 8006890:	9b00      	ldr	r3, [sp, #0]
 8006892:	3301      	adds	r3, #1
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	444b      	add	r3, r9
 800689a:	9307      	str	r3, [sp, #28]
 800689c:	9b02      	ldr	r3, [sp, #8]
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	46b8      	mov	r8, r7
 80068a4:	9306      	str	r3, [sp, #24]
 80068a6:	4607      	mov	r7, r0
 80068a8:	9b01      	ldr	r3, [sp, #4]
 80068aa:	4631      	mov	r1, r6
 80068ac:	3b01      	subs	r3, #1
 80068ae:	4658      	mov	r0, fp
 80068b0:	9302      	str	r3, [sp, #8]
 80068b2:	f7ff fa67 	bl	8005d84 <quorem>
 80068b6:	4603      	mov	r3, r0
 80068b8:	3330      	adds	r3, #48	; 0x30
 80068ba:	9004      	str	r0, [sp, #16]
 80068bc:	4641      	mov	r1, r8
 80068be:	4658      	mov	r0, fp
 80068c0:	9308      	str	r3, [sp, #32]
 80068c2:	f000 fb71 	bl	8006fa8 <__mcmp>
 80068c6:	463a      	mov	r2, r7
 80068c8:	4681      	mov	r9, r0
 80068ca:	4631      	mov	r1, r6
 80068cc:	4620      	mov	r0, r4
 80068ce:	f000 fb87 	bl	8006fe0 <__mdiff>
 80068d2:	68c2      	ldr	r2, [r0, #12]
 80068d4:	9b08      	ldr	r3, [sp, #32]
 80068d6:	4605      	mov	r5, r0
 80068d8:	bb02      	cbnz	r2, 800691c <_dtoa_r+0xa7c>
 80068da:	4601      	mov	r1, r0
 80068dc:	4658      	mov	r0, fp
 80068de:	f000 fb63 	bl	8006fa8 <__mcmp>
 80068e2:	9b08      	ldr	r3, [sp, #32]
 80068e4:	4602      	mov	r2, r0
 80068e6:	4629      	mov	r1, r5
 80068e8:	4620      	mov	r0, r4
 80068ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80068ee:	f000 f91d 	bl	8006b2c <_Bfree>
 80068f2:	9b05      	ldr	r3, [sp, #20]
 80068f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068f6:	9d01      	ldr	r5, [sp, #4]
 80068f8:	ea43 0102 	orr.w	r1, r3, r2
 80068fc:	9b06      	ldr	r3, [sp, #24]
 80068fe:	430b      	orrs	r3, r1
 8006900:	9b08      	ldr	r3, [sp, #32]
 8006902:	d10d      	bne.n	8006920 <_dtoa_r+0xa80>
 8006904:	2b39      	cmp	r3, #57	; 0x39
 8006906:	d029      	beq.n	800695c <_dtoa_r+0xabc>
 8006908:	f1b9 0f00 	cmp.w	r9, #0
 800690c:	dd01      	ble.n	8006912 <_dtoa_r+0xa72>
 800690e:	9b04      	ldr	r3, [sp, #16]
 8006910:	3331      	adds	r3, #49	; 0x31
 8006912:	9a02      	ldr	r2, [sp, #8]
 8006914:	7013      	strb	r3, [r2, #0]
 8006916:	e774      	b.n	8006802 <_dtoa_r+0x962>
 8006918:	4638      	mov	r0, r7
 800691a:	e7b9      	b.n	8006890 <_dtoa_r+0x9f0>
 800691c:	2201      	movs	r2, #1
 800691e:	e7e2      	b.n	80068e6 <_dtoa_r+0xa46>
 8006920:	f1b9 0f00 	cmp.w	r9, #0
 8006924:	db06      	blt.n	8006934 <_dtoa_r+0xa94>
 8006926:	9905      	ldr	r1, [sp, #20]
 8006928:	ea41 0909 	orr.w	r9, r1, r9
 800692c:	9906      	ldr	r1, [sp, #24]
 800692e:	ea59 0101 	orrs.w	r1, r9, r1
 8006932:	d120      	bne.n	8006976 <_dtoa_r+0xad6>
 8006934:	2a00      	cmp	r2, #0
 8006936:	ddec      	ble.n	8006912 <_dtoa_r+0xa72>
 8006938:	4659      	mov	r1, fp
 800693a:	2201      	movs	r2, #1
 800693c:	4620      	mov	r0, r4
 800693e:	9301      	str	r3, [sp, #4]
 8006940:	f000 fac6 	bl	8006ed0 <__lshift>
 8006944:	4631      	mov	r1, r6
 8006946:	4683      	mov	fp, r0
 8006948:	f000 fb2e 	bl	8006fa8 <__mcmp>
 800694c:	2800      	cmp	r0, #0
 800694e:	9b01      	ldr	r3, [sp, #4]
 8006950:	dc02      	bgt.n	8006958 <_dtoa_r+0xab8>
 8006952:	d1de      	bne.n	8006912 <_dtoa_r+0xa72>
 8006954:	07da      	lsls	r2, r3, #31
 8006956:	d5dc      	bpl.n	8006912 <_dtoa_r+0xa72>
 8006958:	2b39      	cmp	r3, #57	; 0x39
 800695a:	d1d8      	bne.n	800690e <_dtoa_r+0xa6e>
 800695c:	9a02      	ldr	r2, [sp, #8]
 800695e:	2339      	movs	r3, #57	; 0x39
 8006960:	7013      	strb	r3, [r2, #0]
 8006962:	462b      	mov	r3, r5
 8006964:	461d      	mov	r5, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800696c:	2a39      	cmp	r2, #57	; 0x39
 800696e:	d050      	beq.n	8006a12 <_dtoa_r+0xb72>
 8006970:	3201      	adds	r2, #1
 8006972:	701a      	strb	r2, [r3, #0]
 8006974:	e745      	b.n	8006802 <_dtoa_r+0x962>
 8006976:	2a00      	cmp	r2, #0
 8006978:	dd03      	ble.n	8006982 <_dtoa_r+0xae2>
 800697a:	2b39      	cmp	r3, #57	; 0x39
 800697c:	d0ee      	beq.n	800695c <_dtoa_r+0xabc>
 800697e:	3301      	adds	r3, #1
 8006980:	e7c7      	b.n	8006912 <_dtoa_r+0xa72>
 8006982:	9a01      	ldr	r2, [sp, #4]
 8006984:	9907      	ldr	r1, [sp, #28]
 8006986:	f802 3c01 	strb.w	r3, [r2, #-1]
 800698a:	428a      	cmp	r2, r1
 800698c:	d02a      	beq.n	80069e4 <_dtoa_r+0xb44>
 800698e:	4659      	mov	r1, fp
 8006990:	2300      	movs	r3, #0
 8006992:	220a      	movs	r2, #10
 8006994:	4620      	mov	r0, r4
 8006996:	f000 f8eb 	bl	8006b70 <__multadd>
 800699a:	45b8      	cmp	r8, r7
 800699c:	4683      	mov	fp, r0
 800699e:	f04f 0300 	mov.w	r3, #0
 80069a2:	f04f 020a 	mov.w	r2, #10
 80069a6:	4641      	mov	r1, r8
 80069a8:	4620      	mov	r0, r4
 80069aa:	d107      	bne.n	80069bc <_dtoa_r+0xb1c>
 80069ac:	f000 f8e0 	bl	8006b70 <__multadd>
 80069b0:	4680      	mov	r8, r0
 80069b2:	4607      	mov	r7, r0
 80069b4:	9b01      	ldr	r3, [sp, #4]
 80069b6:	3301      	adds	r3, #1
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	e775      	b.n	80068a8 <_dtoa_r+0xa08>
 80069bc:	f000 f8d8 	bl	8006b70 <__multadd>
 80069c0:	4639      	mov	r1, r7
 80069c2:	4680      	mov	r8, r0
 80069c4:	2300      	movs	r3, #0
 80069c6:	220a      	movs	r2, #10
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 f8d1 	bl	8006b70 <__multadd>
 80069ce:	4607      	mov	r7, r0
 80069d0:	e7f0      	b.n	80069b4 <_dtoa_r+0xb14>
 80069d2:	f1b9 0f00 	cmp.w	r9, #0
 80069d6:	9a00      	ldr	r2, [sp, #0]
 80069d8:	bfcc      	ite	gt
 80069da:	464d      	movgt	r5, r9
 80069dc:	2501      	movle	r5, #1
 80069de:	4415      	add	r5, r2
 80069e0:	f04f 0800 	mov.w	r8, #0
 80069e4:	4659      	mov	r1, fp
 80069e6:	2201      	movs	r2, #1
 80069e8:	4620      	mov	r0, r4
 80069ea:	9301      	str	r3, [sp, #4]
 80069ec:	f000 fa70 	bl	8006ed0 <__lshift>
 80069f0:	4631      	mov	r1, r6
 80069f2:	4683      	mov	fp, r0
 80069f4:	f000 fad8 	bl	8006fa8 <__mcmp>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	dcb2      	bgt.n	8006962 <_dtoa_r+0xac2>
 80069fc:	d102      	bne.n	8006a04 <_dtoa_r+0xb64>
 80069fe:	9b01      	ldr	r3, [sp, #4]
 8006a00:	07db      	lsls	r3, r3, #31
 8006a02:	d4ae      	bmi.n	8006962 <_dtoa_r+0xac2>
 8006a04:	462b      	mov	r3, r5
 8006a06:	461d      	mov	r5, r3
 8006a08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a0c:	2a30      	cmp	r2, #48	; 0x30
 8006a0e:	d0fa      	beq.n	8006a06 <_dtoa_r+0xb66>
 8006a10:	e6f7      	b.n	8006802 <_dtoa_r+0x962>
 8006a12:	9a00      	ldr	r2, [sp, #0]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d1a5      	bne.n	8006964 <_dtoa_r+0xac4>
 8006a18:	f10a 0a01 	add.w	sl, sl, #1
 8006a1c:	2331      	movs	r3, #49	; 0x31
 8006a1e:	e779      	b.n	8006914 <_dtoa_r+0xa74>
 8006a20:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <_dtoa_r+0xbd0>)
 8006a22:	f7ff baaf 	b.w	8005f84 <_dtoa_r+0xe4>
 8006a26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f47f aa86 	bne.w	8005f3a <_dtoa_r+0x9a>
 8006a2e:	4b11      	ldr	r3, [pc, #68]	; (8006a74 <_dtoa_r+0xbd4>)
 8006a30:	f7ff baa8 	b.w	8005f84 <_dtoa_r+0xe4>
 8006a34:	f1b9 0f00 	cmp.w	r9, #0
 8006a38:	dc03      	bgt.n	8006a42 <_dtoa_r+0xba2>
 8006a3a:	9b05      	ldr	r3, [sp, #20]
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	f73f aec9 	bgt.w	80067d4 <_dtoa_r+0x934>
 8006a42:	9d00      	ldr	r5, [sp, #0]
 8006a44:	4631      	mov	r1, r6
 8006a46:	4658      	mov	r0, fp
 8006a48:	f7ff f99c 	bl	8005d84 <quorem>
 8006a4c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006a50:	f805 3b01 	strb.w	r3, [r5], #1
 8006a54:	9a00      	ldr	r2, [sp, #0]
 8006a56:	1aaa      	subs	r2, r5, r2
 8006a58:	4591      	cmp	r9, r2
 8006a5a:	ddba      	ble.n	80069d2 <_dtoa_r+0xb32>
 8006a5c:	4659      	mov	r1, fp
 8006a5e:	2300      	movs	r3, #0
 8006a60:	220a      	movs	r2, #10
 8006a62:	4620      	mov	r0, r4
 8006a64:	f000 f884 	bl	8006b70 <__multadd>
 8006a68:	4683      	mov	fp, r0
 8006a6a:	e7eb      	b.n	8006a44 <_dtoa_r+0xba4>
 8006a6c:	080082af 	.word	0x080082af
 8006a70:	08008208 	.word	0x08008208
 8006a74:	0800822c 	.word	0x0800822c

08006a78 <_localeconv_r>:
 8006a78:	4800      	ldr	r0, [pc, #0]	; (8006a7c <_localeconv_r+0x4>)
 8006a7a:	4770      	bx	lr
 8006a7c:	20000160 	.word	0x20000160

08006a80 <malloc>:
 8006a80:	4b02      	ldr	r3, [pc, #8]	; (8006a8c <malloc+0xc>)
 8006a82:	4601      	mov	r1, r0
 8006a84:	6818      	ldr	r0, [r3, #0]
 8006a86:	f000 bbef 	b.w	8007268 <_malloc_r>
 8006a8a:	bf00      	nop
 8006a8c:	2000000c 	.word	0x2000000c

08006a90 <memcpy>:
 8006a90:	440a      	add	r2, r1
 8006a92:	4291      	cmp	r1, r2
 8006a94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006a98:	d100      	bne.n	8006a9c <memcpy+0xc>
 8006a9a:	4770      	bx	lr
 8006a9c:	b510      	push	{r4, lr}
 8006a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aa6:	4291      	cmp	r1, r2
 8006aa8:	d1f9      	bne.n	8006a9e <memcpy+0xe>
 8006aaa:	bd10      	pop	{r4, pc}

08006aac <_Balloc>:
 8006aac:	b570      	push	{r4, r5, r6, lr}
 8006aae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	460d      	mov	r5, r1
 8006ab4:	b976      	cbnz	r6, 8006ad4 <_Balloc+0x28>
 8006ab6:	2010      	movs	r0, #16
 8006ab8:	f7ff ffe2 	bl	8006a80 <malloc>
 8006abc:	4602      	mov	r2, r0
 8006abe:	6260      	str	r0, [r4, #36]	; 0x24
 8006ac0:	b920      	cbnz	r0, 8006acc <_Balloc+0x20>
 8006ac2:	4b18      	ldr	r3, [pc, #96]	; (8006b24 <_Balloc+0x78>)
 8006ac4:	4818      	ldr	r0, [pc, #96]	; (8006b28 <_Balloc+0x7c>)
 8006ac6:	2166      	movs	r1, #102	; 0x66
 8006ac8:	f000 fd94 	bl	80075f4 <__assert_func>
 8006acc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ad0:	6006      	str	r6, [r0, #0]
 8006ad2:	60c6      	str	r6, [r0, #12]
 8006ad4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ad6:	68f3      	ldr	r3, [r6, #12]
 8006ad8:	b183      	cbz	r3, 8006afc <_Balloc+0x50>
 8006ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ae2:	b9b8      	cbnz	r0, 8006b14 <_Balloc+0x68>
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	fa01 f605 	lsl.w	r6, r1, r5
 8006aea:	1d72      	adds	r2, r6, #5
 8006aec:	0092      	lsls	r2, r2, #2
 8006aee:	4620      	mov	r0, r4
 8006af0:	f000 fb5a 	bl	80071a8 <_calloc_r>
 8006af4:	b160      	cbz	r0, 8006b10 <_Balloc+0x64>
 8006af6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006afa:	e00e      	b.n	8006b1a <_Balloc+0x6e>
 8006afc:	2221      	movs	r2, #33	; 0x21
 8006afe:	2104      	movs	r1, #4
 8006b00:	4620      	mov	r0, r4
 8006b02:	f000 fb51 	bl	80071a8 <_calloc_r>
 8006b06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b08:	60f0      	str	r0, [r6, #12]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1e4      	bne.n	8006ada <_Balloc+0x2e>
 8006b10:	2000      	movs	r0, #0
 8006b12:	bd70      	pop	{r4, r5, r6, pc}
 8006b14:	6802      	ldr	r2, [r0, #0]
 8006b16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b20:	e7f7      	b.n	8006b12 <_Balloc+0x66>
 8006b22:	bf00      	nop
 8006b24:	08008239 	.word	0x08008239
 8006b28:	080082c0 	.word	0x080082c0

08006b2c <_Bfree>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b30:	4605      	mov	r5, r0
 8006b32:	460c      	mov	r4, r1
 8006b34:	b976      	cbnz	r6, 8006b54 <_Bfree+0x28>
 8006b36:	2010      	movs	r0, #16
 8006b38:	f7ff ffa2 	bl	8006a80 <malloc>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	6268      	str	r0, [r5, #36]	; 0x24
 8006b40:	b920      	cbnz	r0, 8006b4c <_Bfree+0x20>
 8006b42:	4b09      	ldr	r3, [pc, #36]	; (8006b68 <_Bfree+0x3c>)
 8006b44:	4809      	ldr	r0, [pc, #36]	; (8006b6c <_Bfree+0x40>)
 8006b46:	218a      	movs	r1, #138	; 0x8a
 8006b48:	f000 fd54 	bl	80075f4 <__assert_func>
 8006b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b50:	6006      	str	r6, [r0, #0]
 8006b52:	60c6      	str	r6, [r0, #12]
 8006b54:	b13c      	cbz	r4, 8006b66 <_Bfree+0x3a>
 8006b56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b58:	6862      	ldr	r2, [r4, #4]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b60:	6021      	str	r1, [r4, #0]
 8006b62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b66:	bd70      	pop	{r4, r5, r6, pc}
 8006b68:	08008239 	.word	0x08008239
 8006b6c:	080082c0 	.word	0x080082c0

08006b70 <__multadd>:
 8006b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b74:	690e      	ldr	r6, [r1, #16]
 8006b76:	4607      	mov	r7, r0
 8006b78:	4698      	mov	r8, r3
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	f101 0014 	add.w	r0, r1, #20
 8006b80:	2300      	movs	r3, #0
 8006b82:	6805      	ldr	r5, [r0, #0]
 8006b84:	b2a9      	uxth	r1, r5
 8006b86:	fb02 8101 	mla	r1, r2, r1, r8
 8006b8a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006b8e:	0c2d      	lsrs	r5, r5, #16
 8006b90:	fb02 c505 	mla	r5, r2, r5, ip
 8006b94:	b289      	uxth	r1, r1
 8006b96:	3301      	adds	r3, #1
 8006b98:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006b9c:	429e      	cmp	r6, r3
 8006b9e:	f840 1b04 	str.w	r1, [r0], #4
 8006ba2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006ba6:	dcec      	bgt.n	8006b82 <__multadd+0x12>
 8006ba8:	f1b8 0f00 	cmp.w	r8, #0
 8006bac:	d022      	beq.n	8006bf4 <__multadd+0x84>
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	42b3      	cmp	r3, r6
 8006bb2:	dc19      	bgt.n	8006be8 <__multadd+0x78>
 8006bb4:	6861      	ldr	r1, [r4, #4]
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	3101      	adds	r1, #1
 8006bba:	f7ff ff77 	bl	8006aac <_Balloc>
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	b928      	cbnz	r0, 8006bce <__multadd+0x5e>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	4b0d      	ldr	r3, [pc, #52]	; (8006bfc <__multadd+0x8c>)
 8006bc6:	480e      	ldr	r0, [pc, #56]	; (8006c00 <__multadd+0x90>)
 8006bc8:	21b5      	movs	r1, #181	; 0xb5
 8006bca:	f000 fd13 	bl	80075f4 <__assert_func>
 8006bce:	6922      	ldr	r2, [r4, #16]
 8006bd0:	3202      	adds	r2, #2
 8006bd2:	f104 010c 	add.w	r1, r4, #12
 8006bd6:	0092      	lsls	r2, r2, #2
 8006bd8:	300c      	adds	r0, #12
 8006bda:	f7ff ff59 	bl	8006a90 <memcpy>
 8006bde:	4621      	mov	r1, r4
 8006be0:	4638      	mov	r0, r7
 8006be2:	f7ff ffa3 	bl	8006b2c <_Bfree>
 8006be6:	462c      	mov	r4, r5
 8006be8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006bec:	3601      	adds	r6, #1
 8006bee:	f8c3 8014 	str.w	r8, [r3, #20]
 8006bf2:	6126      	str	r6, [r4, #16]
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bfa:	bf00      	nop
 8006bfc:	080082af 	.word	0x080082af
 8006c00:	080082c0 	.word	0x080082c0

08006c04 <__hi0bits>:
 8006c04:	0c03      	lsrs	r3, r0, #16
 8006c06:	041b      	lsls	r3, r3, #16
 8006c08:	b9d3      	cbnz	r3, 8006c40 <__hi0bits+0x3c>
 8006c0a:	0400      	lsls	r0, r0, #16
 8006c0c:	2310      	movs	r3, #16
 8006c0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c12:	bf04      	itt	eq
 8006c14:	0200      	lsleq	r0, r0, #8
 8006c16:	3308      	addeq	r3, #8
 8006c18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c1c:	bf04      	itt	eq
 8006c1e:	0100      	lsleq	r0, r0, #4
 8006c20:	3304      	addeq	r3, #4
 8006c22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c26:	bf04      	itt	eq
 8006c28:	0080      	lsleq	r0, r0, #2
 8006c2a:	3302      	addeq	r3, #2
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	db05      	blt.n	8006c3c <__hi0bits+0x38>
 8006c30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c34:	f103 0301 	add.w	r3, r3, #1
 8006c38:	bf08      	it	eq
 8006c3a:	2320      	moveq	r3, #32
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	4770      	bx	lr
 8006c40:	2300      	movs	r3, #0
 8006c42:	e7e4      	b.n	8006c0e <__hi0bits+0xa>

08006c44 <__lo0bits>:
 8006c44:	6803      	ldr	r3, [r0, #0]
 8006c46:	f013 0207 	ands.w	r2, r3, #7
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	d00b      	beq.n	8006c66 <__lo0bits+0x22>
 8006c4e:	07da      	lsls	r2, r3, #31
 8006c50:	d424      	bmi.n	8006c9c <__lo0bits+0x58>
 8006c52:	0798      	lsls	r0, r3, #30
 8006c54:	bf49      	itett	mi
 8006c56:	085b      	lsrmi	r3, r3, #1
 8006c58:	089b      	lsrpl	r3, r3, #2
 8006c5a:	2001      	movmi	r0, #1
 8006c5c:	600b      	strmi	r3, [r1, #0]
 8006c5e:	bf5c      	itt	pl
 8006c60:	600b      	strpl	r3, [r1, #0]
 8006c62:	2002      	movpl	r0, #2
 8006c64:	4770      	bx	lr
 8006c66:	b298      	uxth	r0, r3
 8006c68:	b9b0      	cbnz	r0, 8006c98 <__lo0bits+0x54>
 8006c6a:	0c1b      	lsrs	r3, r3, #16
 8006c6c:	2010      	movs	r0, #16
 8006c6e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c72:	bf04      	itt	eq
 8006c74:	0a1b      	lsreq	r3, r3, #8
 8006c76:	3008      	addeq	r0, #8
 8006c78:	071a      	lsls	r2, r3, #28
 8006c7a:	bf04      	itt	eq
 8006c7c:	091b      	lsreq	r3, r3, #4
 8006c7e:	3004      	addeq	r0, #4
 8006c80:	079a      	lsls	r2, r3, #30
 8006c82:	bf04      	itt	eq
 8006c84:	089b      	lsreq	r3, r3, #2
 8006c86:	3002      	addeq	r0, #2
 8006c88:	07da      	lsls	r2, r3, #31
 8006c8a:	d403      	bmi.n	8006c94 <__lo0bits+0x50>
 8006c8c:	085b      	lsrs	r3, r3, #1
 8006c8e:	f100 0001 	add.w	r0, r0, #1
 8006c92:	d005      	beq.n	8006ca0 <__lo0bits+0x5c>
 8006c94:	600b      	str	r3, [r1, #0]
 8006c96:	4770      	bx	lr
 8006c98:	4610      	mov	r0, r2
 8006c9a:	e7e8      	b.n	8006c6e <__lo0bits+0x2a>
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	4770      	bx	lr
 8006ca0:	2020      	movs	r0, #32
 8006ca2:	4770      	bx	lr

08006ca4 <__i2b>:
 8006ca4:	b510      	push	{r4, lr}
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	2101      	movs	r1, #1
 8006caa:	f7ff feff 	bl	8006aac <_Balloc>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	b928      	cbnz	r0, 8006cbe <__i2b+0x1a>
 8006cb2:	4b05      	ldr	r3, [pc, #20]	; (8006cc8 <__i2b+0x24>)
 8006cb4:	4805      	ldr	r0, [pc, #20]	; (8006ccc <__i2b+0x28>)
 8006cb6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cba:	f000 fc9b 	bl	80075f4 <__assert_func>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	6144      	str	r4, [r0, #20]
 8006cc2:	6103      	str	r3, [r0, #16]
 8006cc4:	bd10      	pop	{r4, pc}
 8006cc6:	bf00      	nop
 8006cc8:	080082af 	.word	0x080082af
 8006ccc:	080082c0 	.word	0x080082c0

08006cd0 <__multiply>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	4614      	mov	r4, r2
 8006cd6:	690a      	ldr	r2, [r1, #16]
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	bfb8      	it	lt
 8006cde:	460b      	movlt	r3, r1
 8006ce0:	460d      	mov	r5, r1
 8006ce2:	bfbc      	itt	lt
 8006ce4:	4625      	movlt	r5, r4
 8006ce6:	461c      	movlt	r4, r3
 8006ce8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006cec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006cf0:	68ab      	ldr	r3, [r5, #8]
 8006cf2:	6869      	ldr	r1, [r5, #4]
 8006cf4:	eb0a 0709 	add.w	r7, sl, r9
 8006cf8:	42bb      	cmp	r3, r7
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	bfb8      	it	lt
 8006cfe:	3101      	addlt	r1, #1
 8006d00:	f7ff fed4 	bl	8006aac <_Balloc>
 8006d04:	b930      	cbnz	r0, 8006d14 <__multiply+0x44>
 8006d06:	4602      	mov	r2, r0
 8006d08:	4b42      	ldr	r3, [pc, #264]	; (8006e14 <__multiply+0x144>)
 8006d0a:	4843      	ldr	r0, [pc, #268]	; (8006e18 <__multiply+0x148>)
 8006d0c:	f240 115d 	movw	r1, #349	; 0x15d
 8006d10:	f000 fc70 	bl	80075f4 <__assert_func>
 8006d14:	f100 0614 	add.w	r6, r0, #20
 8006d18:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006d1c:	4633      	mov	r3, r6
 8006d1e:	2200      	movs	r2, #0
 8006d20:	4543      	cmp	r3, r8
 8006d22:	d31e      	bcc.n	8006d62 <__multiply+0x92>
 8006d24:	f105 0c14 	add.w	ip, r5, #20
 8006d28:	f104 0314 	add.w	r3, r4, #20
 8006d2c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006d30:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006d34:	9202      	str	r2, [sp, #8]
 8006d36:	ebac 0205 	sub.w	r2, ip, r5
 8006d3a:	3a15      	subs	r2, #21
 8006d3c:	f022 0203 	bic.w	r2, r2, #3
 8006d40:	3204      	adds	r2, #4
 8006d42:	f105 0115 	add.w	r1, r5, #21
 8006d46:	458c      	cmp	ip, r1
 8006d48:	bf38      	it	cc
 8006d4a:	2204      	movcc	r2, #4
 8006d4c:	9201      	str	r2, [sp, #4]
 8006d4e:	9a02      	ldr	r2, [sp, #8]
 8006d50:	9303      	str	r3, [sp, #12]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d808      	bhi.n	8006d68 <__multiply+0x98>
 8006d56:	2f00      	cmp	r7, #0
 8006d58:	dc55      	bgt.n	8006e06 <__multiply+0x136>
 8006d5a:	6107      	str	r7, [r0, #16]
 8006d5c:	b005      	add	sp, #20
 8006d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d62:	f843 2b04 	str.w	r2, [r3], #4
 8006d66:	e7db      	b.n	8006d20 <__multiply+0x50>
 8006d68:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d6c:	f1ba 0f00 	cmp.w	sl, #0
 8006d70:	d020      	beq.n	8006db4 <__multiply+0xe4>
 8006d72:	f105 0e14 	add.w	lr, r5, #20
 8006d76:	46b1      	mov	r9, r6
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006d7e:	f8d9 b000 	ldr.w	fp, [r9]
 8006d82:	b2a1      	uxth	r1, r4
 8006d84:	fa1f fb8b 	uxth.w	fp, fp
 8006d88:	fb0a b101 	mla	r1, sl, r1, fp
 8006d8c:	4411      	add	r1, r2
 8006d8e:	f8d9 2000 	ldr.w	r2, [r9]
 8006d92:	0c24      	lsrs	r4, r4, #16
 8006d94:	0c12      	lsrs	r2, r2, #16
 8006d96:	fb0a 2404 	mla	r4, sl, r4, r2
 8006d9a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006d9e:	b289      	uxth	r1, r1
 8006da0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006da4:	45f4      	cmp	ip, lr
 8006da6:	f849 1b04 	str.w	r1, [r9], #4
 8006daa:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006dae:	d8e4      	bhi.n	8006d7a <__multiply+0xaa>
 8006db0:	9901      	ldr	r1, [sp, #4]
 8006db2:	5072      	str	r2, [r6, r1]
 8006db4:	9a03      	ldr	r2, [sp, #12]
 8006db6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006dba:	3304      	adds	r3, #4
 8006dbc:	f1b9 0f00 	cmp.w	r9, #0
 8006dc0:	d01f      	beq.n	8006e02 <__multiply+0x132>
 8006dc2:	6834      	ldr	r4, [r6, #0]
 8006dc4:	f105 0114 	add.w	r1, r5, #20
 8006dc8:	46b6      	mov	lr, r6
 8006dca:	f04f 0a00 	mov.w	sl, #0
 8006dce:	880a      	ldrh	r2, [r1, #0]
 8006dd0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006dd4:	fb09 b202 	mla	r2, r9, r2, fp
 8006dd8:	4492      	add	sl, r2
 8006dda:	b2a4      	uxth	r4, r4
 8006ddc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006de0:	f84e 4b04 	str.w	r4, [lr], #4
 8006de4:	f851 4b04 	ldr.w	r4, [r1], #4
 8006de8:	f8be 2000 	ldrh.w	r2, [lr]
 8006dec:	0c24      	lsrs	r4, r4, #16
 8006dee:	fb09 2404 	mla	r4, r9, r4, r2
 8006df2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006df6:	458c      	cmp	ip, r1
 8006df8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006dfc:	d8e7      	bhi.n	8006dce <__multiply+0xfe>
 8006dfe:	9a01      	ldr	r2, [sp, #4]
 8006e00:	50b4      	str	r4, [r6, r2]
 8006e02:	3604      	adds	r6, #4
 8006e04:	e7a3      	b.n	8006d4e <__multiply+0x7e>
 8006e06:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1a5      	bne.n	8006d5a <__multiply+0x8a>
 8006e0e:	3f01      	subs	r7, #1
 8006e10:	e7a1      	b.n	8006d56 <__multiply+0x86>
 8006e12:	bf00      	nop
 8006e14:	080082af 	.word	0x080082af
 8006e18:	080082c0 	.word	0x080082c0

08006e1c <__pow5mult>:
 8006e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e20:	4615      	mov	r5, r2
 8006e22:	f012 0203 	ands.w	r2, r2, #3
 8006e26:	4606      	mov	r6, r0
 8006e28:	460f      	mov	r7, r1
 8006e2a:	d007      	beq.n	8006e3c <__pow5mult+0x20>
 8006e2c:	4c25      	ldr	r4, [pc, #148]	; (8006ec4 <__pow5mult+0xa8>)
 8006e2e:	3a01      	subs	r2, #1
 8006e30:	2300      	movs	r3, #0
 8006e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e36:	f7ff fe9b 	bl	8006b70 <__multadd>
 8006e3a:	4607      	mov	r7, r0
 8006e3c:	10ad      	asrs	r5, r5, #2
 8006e3e:	d03d      	beq.n	8006ebc <__pow5mult+0xa0>
 8006e40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e42:	b97c      	cbnz	r4, 8006e64 <__pow5mult+0x48>
 8006e44:	2010      	movs	r0, #16
 8006e46:	f7ff fe1b 	bl	8006a80 <malloc>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	6270      	str	r0, [r6, #36]	; 0x24
 8006e4e:	b928      	cbnz	r0, 8006e5c <__pow5mult+0x40>
 8006e50:	4b1d      	ldr	r3, [pc, #116]	; (8006ec8 <__pow5mult+0xac>)
 8006e52:	481e      	ldr	r0, [pc, #120]	; (8006ecc <__pow5mult+0xb0>)
 8006e54:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e58:	f000 fbcc 	bl	80075f4 <__assert_func>
 8006e5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e60:	6004      	str	r4, [r0, #0]
 8006e62:	60c4      	str	r4, [r0, #12]
 8006e64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e6c:	b94c      	cbnz	r4, 8006e82 <__pow5mult+0x66>
 8006e6e:	f240 2171 	movw	r1, #625	; 0x271
 8006e72:	4630      	mov	r0, r6
 8006e74:	f7ff ff16 	bl	8006ca4 <__i2b>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e7e:	4604      	mov	r4, r0
 8006e80:	6003      	str	r3, [r0, #0]
 8006e82:	f04f 0900 	mov.w	r9, #0
 8006e86:	07eb      	lsls	r3, r5, #31
 8006e88:	d50a      	bpl.n	8006ea0 <__pow5mult+0x84>
 8006e8a:	4639      	mov	r1, r7
 8006e8c:	4622      	mov	r2, r4
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f7ff ff1e 	bl	8006cd0 <__multiply>
 8006e94:	4639      	mov	r1, r7
 8006e96:	4680      	mov	r8, r0
 8006e98:	4630      	mov	r0, r6
 8006e9a:	f7ff fe47 	bl	8006b2c <_Bfree>
 8006e9e:	4647      	mov	r7, r8
 8006ea0:	106d      	asrs	r5, r5, #1
 8006ea2:	d00b      	beq.n	8006ebc <__pow5mult+0xa0>
 8006ea4:	6820      	ldr	r0, [r4, #0]
 8006ea6:	b938      	cbnz	r0, 8006eb8 <__pow5mult+0x9c>
 8006ea8:	4622      	mov	r2, r4
 8006eaa:	4621      	mov	r1, r4
 8006eac:	4630      	mov	r0, r6
 8006eae:	f7ff ff0f 	bl	8006cd0 <__multiply>
 8006eb2:	6020      	str	r0, [r4, #0]
 8006eb4:	f8c0 9000 	str.w	r9, [r0]
 8006eb8:	4604      	mov	r4, r0
 8006eba:	e7e4      	b.n	8006e86 <__pow5mult+0x6a>
 8006ebc:	4638      	mov	r0, r7
 8006ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ec2:	bf00      	nop
 8006ec4:	08008410 	.word	0x08008410
 8006ec8:	08008239 	.word	0x08008239
 8006ecc:	080082c0 	.word	0x080082c0

08006ed0 <__lshift>:
 8006ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	6849      	ldr	r1, [r1, #4]
 8006ed8:	6923      	ldr	r3, [r4, #16]
 8006eda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ede:	68a3      	ldr	r3, [r4, #8]
 8006ee0:	4607      	mov	r7, r0
 8006ee2:	4691      	mov	r9, r2
 8006ee4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ee8:	f108 0601 	add.w	r6, r8, #1
 8006eec:	42b3      	cmp	r3, r6
 8006eee:	db0b      	blt.n	8006f08 <__lshift+0x38>
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	f7ff fddb 	bl	8006aac <_Balloc>
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	b948      	cbnz	r0, 8006f0e <__lshift+0x3e>
 8006efa:	4602      	mov	r2, r0
 8006efc:	4b28      	ldr	r3, [pc, #160]	; (8006fa0 <__lshift+0xd0>)
 8006efe:	4829      	ldr	r0, [pc, #164]	; (8006fa4 <__lshift+0xd4>)
 8006f00:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f04:	f000 fb76 	bl	80075f4 <__assert_func>
 8006f08:	3101      	adds	r1, #1
 8006f0a:	005b      	lsls	r3, r3, #1
 8006f0c:	e7ee      	b.n	8006eec <__lshift+0x1c>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	f100 0114 	add.w	r1, r0, #20
 8006f14:	f100 0210 	add.w	r2, r0, #16
 8006f18:	4618      	mov	r0, r3
 8006f1a:	4553      	cmp	r3, sl
 8006f1c:	db33      	blt.n	8006f86 <__lshift+0xb6>
 8006f1e:	6920      	ldr	r0, [r4, #16]
 8006f20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f24:	f104 0314 	add.w	r3, r4, #20
 8006f28:	f019 091f 	ands.w	r9, r9, #31
 8006f2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f34:	d02b      	beq.n	8006f8e <__lshift+0xbe>
 8006f36:	f1c9 0e20 	rsb	lr, r9, #32
 8006f3a:	468a      	mov	sl, r1
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	6818      	ldr	r0, [r3, #0]
 8006f40:	fa00 f009 	lsl.w	r0, r0, r9
 8006f44:	4302      	orrs	r2, r0
 8006f46:	f84a 2b04 	str.w	r2, [sl], #4
 8006f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f4e:	459c      	cmp	ip, r3
 8006f50:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f54:	d8f3      	bhi.n	8006f3e <__lshift+0x6e>
 8006f56:	ebac 0304 	sub.w	r3, ip, r4
 8006f5a:	3b15      	subs	r3, #21
 8006f5c:	f023 0303 	bic.w	r3, r3, #3
 8006f60:	3304      	adds	r3, #4
 8006f62:	f104 0015 	add.w	r0, r4, #21
 8006f66:	4584      	cmp	ip, r0
 8006f68:	bf38      	it	cc
 8006f6a:	2304      	movcc	r3, #4
 8006f6c:	50ca      	str	r2, [r1, r3]
 8006f6e:	b10a      	cbz	r2, 8006f74 <__lshift+0xa4>
 8006f70:	f108 0602 	add.w	r6, r8, #2
 8006f74:	3e01      	subs	r6, #1
 8006f76:	4638      	mov	r0, r7
 8006f78:	612e      	str	r6, [r5, #16]
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	f7ff fdd6 	bl	8006b2c <_Bfree>
 8006f80:	4628      	mov	r0, r5
 8006f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f86:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	e7c5      	b.n	8006f1a <__lshift+0x4a>
 8006f8e:	3904      	subs	r1, #4
 8006f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f94:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f98:	459c      	cmp	ip, r3
 8006f9a:	d8f9      	bhi.n	8006f90 <__lshift+0xc0>
 8006f9c:	e7ea      	b.n	8006f74 <__lshift+0xa4>
 8006f9e:	bf00      	nop
 8006fa0:	080082af 	.word	0x080082af
 8006fa4:	080082c0 	.word	0x080082c0

08006fa8 <__mcmp>:
 8006fa8:	b530      	push	{r4, r5, lr}
 8006faa:	6902      	ldr	r2, [r0, #16]
 8006fac:	690c      	ldr	r4, [r1, #16]
 8006fae:	1b12      	subs	r2, r2, r4
 8006fb0:	d10e      	bne.n	8006fd0 <__mcmp+0x28>
 8006fb2:	f100 0314 	add.w	r3, r0, #20
 8006fb6:	3114      	adds	r1, #20
 8006fb8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006fbc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006fc0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006fc4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006fc8:	42a5      	cmp	r5, r4
 8006fca:	d003      	beq.n	8006fd4 <__mcmp+0x2c>
 8006fcc:	d305      	bcc.n	8006fda <__mcmp+0x32>
 8006fce:	2201      	movs	r2, #1
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	bd30      	pop	{r4, r5, pc}
 8006fd4:	4283      	cmp	r3, r0
 8006fd6:	d3f3      	bcc.n	8006fc0 <__mcmp+0x18>
 8006fd8:	e7fa      	b.n	8006fd0 <__mcmp+0x28>
 8006fda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fde:	e7f7      	b.n	8006fd0 <__mcmp+0x28>

08006fe0 <__mdiff>:
 8006fe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	4606      	mov	r6, r0
 8006fe8:	4611      	mov	r1, r2
 8006fea:	4620      	mov	r0, r4
 8006fec:	4617      	mov	r7, r2
 8006fee:	f7ff ffdb 	bl	8006fa8 <__mcmp>
 8006ff2:	1e05      	subs	r5, r0, #0
 8006ff4:	d110      	bne.n	8007018 <__mdiff+0x38>
 8006ff6:	4629      	mov	r1, r5
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	f7ff fd57 	bl	8006aac <_Balloc>
 8006ffe:	b930      	cbnz	r0, 800700e <__mdiff+0x2e>
 8007000:	4b39      	ldr	r3, [pc, #228]	; (80070e8 <__mdiff+0x108>)
 8007002:	4602      	mov	r2, r0
 8007004:	f240 2132 	movw	r1, #562	; 0x232
 8007008:	4838      	ldr	r0, [pc, #224]	; (80070ec <__mdiff+0x10c>)
 800700a:	f000 faf3 	bl	80075f4 <__assert_func>
 800700e:	2301      	movs	r3, #1
 8007010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007014:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007018:	bfa4      	itt	ge
 800701a:	463b      	movge	r3, r7
 800701c:	4627      	movge	r7, r4
 800701e:	4630      	mov	r0, r6
 8007020:	6879      	ldr	r1, [r7, #4]
 8007022:	bfa6      	itte	ge
 8007024:	461c      	movge	r4, r3
 8007026:	2500      	movge	r5, #0
 8007028:	2501      	movlt	r5, #1
 800702a:	f7ff fd3f 	bl	8006aac <_Balloc>
 800702e:	b920      	cbnz	r0, 800703a <__mdiff+0x5a>
 8007030:	4b2d      	ldr	r3, [pc, #180]	; (80070e8 <__mdiff+0x108>)
 8007032:	4602      	mov	r2, r0
 8007034:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007038:	e7e6      	b.n	8007008 <__mdiff+0x28>
 800703a:	693e      	ldr	r6, [r7, #16]
 800703c:	60c5      	str	r5, [r0, #12]
 800703e:	6925      	ldr	r5, [r4, #16]
 8007040:	f107 0114 	add.w	r1, r7, #20
 8007044:	f104 0914 	add.w	r9, r4, #20
 8007048:	f100 0e14 	add.w	lr, r0, #20
 800704c:	f107 0210 	add.w	r2, r7, #16
 8007050:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007054:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007058:	46f2      	mov	sl, lr
 800705a:	2700      	movs	r7, #0
 800705c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007060:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007064:	fa1f f883 	uxth.w	r8, r3
 8007068:	fa17 f78b 	uxtah	r7, r7, fp
 800706c:	0c1b      	lsrs	r3, r3, #16
 800706e:	eba7 0808 	sub.w	r8, r7, r8
 8007072:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007076:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800707a:	fa1f f888 	uxth.w	r8, r8
 800707e:	141f      	asrs	r7, r3, #16
 8007080:	454d      	cmp	r5, r9
 8007082:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007086:	f84a 3b04 	str.w	r3, [sl], #4
 800708a:	d8e7      	bhi.n	800705c <__mdiff+0x7c>
 800708c:	1b2b      	subs	r3, r5, r4
 800708e:	3b15      	subs	r3, #21
 8007090:	f023 0303 	bic.w	r3, r3, #3
 8007094:	3304      	adds	r3, #4
 8007096:	3415      	adds	r4, #21
 8007098:	42a5      	cmp	r5, r4
 800709a:	bf38      	it	cc
 800709c:	2304      	movcc	r3, #4
 800709e:	4419      	add	r1, r3
 80070a0:	4473      	add	r3, lr
 80070a2:	469e      	mov	lr, r3
 80070a4:	460d      	mov	r5, r1
 80070a6:	4565      	cmp	r5, ip
 80070a8:	d30e      	bcc.n	80070c8 <__mdiff+0xe8>
 80070aa:	f10c 0203 	add.w	r2, ip, #3
 80070ae:	1a52      	subs	r2, r2, r1
 80070b0:	f022 0203 	bic.w	r2, r2, #3
 80070b4:	3903      	subs	r1, #3
 80070b6:	458c      	cmp	ip, r1
 80070b8:	bf38      	it	cc
 80070ba:	2200      	movcc	r2, #0
 80070bc:	441a      	add	r2, r3
 80070be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80070c2:	b17b      	cbz	r3, 80070e4 <__mdiff+0x104>
 80070c4:	6106      	str	r6, [r0, #16]
 80070c6:	e7a5      	b.n	8007014 <__mdiff+0x34>
 80070c8:	f855 8b04 	ldr.w	r8, [r5], #4
 80070cc:	fa17 f488 	uxtah	r4, r7, r8
 80070d0:	1422      	asrs	r2, r4, #16
 80070d2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80070d6:	b2a4      	uxth	r4, r4
 80070d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80070dc:	f84e 4b04 	str.w	r4, [lr], #4
 80070e0:	1417      	asrs	r7, r2, #16
 80070e2:	e7e0      	b.n	80070a6 <__mdiff+0xc6>
 80070e4:	3e01      	subs	r6, #1
 80070e6:	e7ea      	b.n	80070be <__mdiff+0xde>
 80070e8:	080082af 	.word	0x080082af
 80070ec:	080082c0 	.word	0x080082c0

080070f0 <__d2b>:
 80070f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80070f4:	4689      	mov	r9, r1
 80070f6:	2101      	movs	r1, #1
 80070f8:	ec57 6b10 	vmov	r6, r7, d0
 80070fc:	4690      	mov	r8, r2
 80070fe:	f7ff fcd5 	bl	8006aac <_Balloc>
 8007102:	4604      	mov	r4, r0
 8007104:	b930      	cbnz	r0, 8007114 <__d2b+0x24>
 8007106:	4602      	mov	r2, r0
 8007108:	4b25      	ldr	r3, [pc, #148]	; (80071a0 <__d2b+0xb0>)
 800710a:	4826      	ldr	r0, [pc, #152]	; (80071a4 <__d2b+0xb4>)
 800710c:	f240 310a 	movw	r1, #778	; 0x30a
 8007110:	f000 fa70 	bl	80075f4 <__assert_func>
 8007114:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007118:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800711c:	bb35      	cbnz	r5, 800716c <__d2b+0x7c>
 800711e:	2e00      	cmp	r6, #0
 8007120:	9301      	str	r3, [sp, #4]
 8007122:	d028      	beq.n	8007176 <__d2b+0x86>
 8007124:	4668      	mov	r0, sp
 8007126:	9600      	str	r6, [sp, #0]
 8007128:	f7ff fd8c 	bl	8006c44 <__lo0bits>
 800712c:	9900      	ldr	r1, [sp, #0]
 800712e:	b300      	cbz	r0, 8007172 <__d2b+0x82>
 8007130:	9a01      	ldr	r2, [sp, #4]
 8007132:	f1c0 0320 	rsb	r3, r0, #32
 8007136:	fa02 f303 	lsl.w	r3, r2, r3
 800713a:	430b      	orrs	r3, r1
 800713c:	40c2      	lsrs	r2, r0
 800713e:	6163      	str	r3, [r4, #20]
 8007140:	9201      	str	r2, [sp, #4]
 8007142:	9b01      	ldr	r3, [sp, #4]
 8007144:	61a3      	str	r3, [r4, #24]
 8007146:	2b00      	cmp	r3, #0
 8007148:	bf14      	ite	ne
 800714a:	2202      	movne	r2, #2
 800714c:	2201      	moveq	r2, #1
 800714e:	6122      	str	r2, [r4, #16]
 8007150:	b1d5      	cbz	r5, 8007188 <__d2b+0x98>
 8007152:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007156:	4405      	add	r5, r0
 8007158:	f8c9 5000 	str.w	r5, [r9]
 800715c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007160:	f8c8 0000 	str.w	r0, [r8]
 8007164:	4620      	mov	r0, r4
 8007166:	b003      	add	sp, #12
 8007168:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800716c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007170:	e7d5      	b.n	800711e <__d2b+0x2e>
 8007172:	6161      	str	r1, [r4, #20]
 8007174:	e7e5      	b.n	8007142 <__d2b+0x52>
 8007176:	a801      	add	r0, sp, #4
 8007178:	f7ff fd64 	bl	8006c44 <__lo0bits>
 800717c:	9b01      	ldr	r3, [sp, #4]
 800717e:	6163      	str	r3, [r4, #20]
 8007180:	2201      	movs	r2, #1
 8007182:	6122      	str	r2, [r4, #16]
 8007184:	3020      	adds	r0, #32
 8007186:	e7e3      	b.n	8007150 <__d2b+0x60>
 8007188:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800718c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007190:	f8c9 0000 	str.w	r0, [r9]
 8007194:	6918      	ldr	r0, [r3, #16]
 8007196:	f7ff fd35 	bl	8006c04 <__hi0bits>
 800719a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800719e:	e7df      	b.n	8007160 <__d2b+0x70>
 80071a0:	080082af 	.word	0x080082af
 80071a4:	080082c0 	.word	0x080082c0

080071a8 <_calloc_r>:
 80071a8:	b513      	push	{r0, r1, r4, lr}
 80071aa:	434a      	muls	r2, r1
 80071ac:	4611      	mov	r1, r2
 80071ae:	9201      	str	r2, [sp, #4]
 80071b0:	f000 f85a 	bl	8007268 <_malloc_r>
 80071b4:	4604      	mov	r4, r0
 80071b6:	b118      	cbz	r0, 80071c0 <_calloc_r+0x18>
 80071b8:	9a01      	ldr	r2, [sp, #4]
 80071ba:	2100      	movs	r1, #0
 80071bc:	f7fe f950 	bl	8005460 <memset>
 80071c0:	4620      	mov	r0, r4
 80071c2:	b002      	add	sp, #8
 80071c4:	bd10      	pop	{r4, pc}
	...

080071c8 <_free_r>:
 80071c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071ca:	2900      	cmp	r1, #0
 80071cc:	d048      	beq.n	8007260 <_free_r+0x98>
 80071ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071d2:	9001      	str	r0, [sp, #4]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f1a1 0404 	sub.w	r4, r1, #4
 80071da:	bfb8      	it	lt
 80071dc:	18e4      	addlt	r4, r4, r3
 80071de:	f000 fa65 	bl	80076ac <__malloc_lock>
 80071e2:	4a20      	ldr	r2, [pc, #128]	; (8007264 <_free_r+0x9c>)
 80071e4:	9801      	ldr	r0, [sp, #4]
 80071e6:	6813      	ldr	r3, [r2, #0]
 80071e8:	4615      	mov	r5, r2
 80071ea:	b933      	cbnz	r3, 80071fa <_free_r+0x32>
 80071ec:	6063      	str	r3, [r4, #4]
 80071ee:	6014      	str	r4, [r2, #0]
 80071f0:	b003      	add	sp, #12
 80071f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071f6:	f000 ba5f 	b.w	80076b8 <__malloc_unlock>
 80071fa:	42a3      	cmp	r3, r4
 80071fc:	d90b      	bls.n	8007216 <_free_r+0x4e>
 80071fe:	6821      	ldr	r1, [r4, #0]
 8007200:	1862      	adds	r2, r4, r1
 8007202:	4293      	cmp	r3, r2
 8007204:	bf04      	itt	eq
 8007206:	681a      	ldreq	r2, [r3, #0]
 8007208:	685b      	ldreq	r3, [r3, #4]
 800720a:	6063      	str	r3, [r4, #4]
 800720c:	bf04      	itt	eq
 800720e:	1852      	addeq	r2, r2, r1
 8007210:	6022      	streq	r2, [r4, #0]
 8007212:	602c      	str	r4, [r5, #0]
 8007214:	e7ec      	b.n	80071f0 <_free_r+0x28>
 8007216:	461a      	mov	r2, r3
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	b10b      	cbz	r3, 8007220 <_free_r+0x58>
 800721c:	42a3      	cmp	r3, r4
 800721e:	d9fa      	bls.n	8007216 <_free_r+0x4e>
 8007220:	6811      	ldr	r1, [r2, #0]
 8007222:	1855      	adds	r5, r2, r1
 8007224:	42a5      	cmp	r5, r4
 8007226:	d10b      	bne.n	8007240 <_free_r+0x78>
 8007228:	6824      	ldr	r4, [r4, #0]
 800722a:	4421      	add	r1, r4
 800722c:	1854      	adds	r4, r2, r1
 800722e:	42a3      	cmp	r3, r4
 8007230:	6011      	str	r1, [r2, #0]
 8007232:	d1dd      	bne.n	80071f0 <_free_r+0x28>
 8007234:	681c      	ldr	r4, [r3, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	6053      	str	r3, [r2, #4]
 800723a:	4421      	add	r1, r4
 800723c:	6011      	str	r1, [r2, #0]
 800723e:	e7d7      	b.n	80071f0 <_free_r+0x28>
 8007240:	d902      	bls.n	8007248 <_free_r+0x80>
 8007242:	230c      	movs	r3, #12
 8007244:	6003      	str	r3, [r0, #0]
 8007246:	e7d3      	b.n	80071f0 <_free_r+0x28>
 8007248:	6825      	ldr	r5, [r4, #0]
 800724a:	1961      	adds	r1, r4, r5
 800724c:	428b      	cmp	r3, r1
 800724e:	bf04      	itt	eq
 8007250:	6819      	ldreq	r1, [r3, #0]
 8007252:	685b      	ldreq	r3, [r3, #4]
 8007254:	6063      	str	r3, [r4, #4]
 8007256:	bf04      	itt	eq
 8007258:	1949      	addeq	r1, r1, r5
 800725a:	6021      	streq	r1, [r4, #0]
 800725c:	6054      	str	r4, [r2, #4]
 800725e:	e7c7      	b.n	80071f0 <_free_r+0x28>
 8007260:	b003      	add	sp, #12
 8007262:	bd30      	pop	{r4, r5, pc}
 8007264:	200001fc 	.word	0x200001fc

08007268 <_malloc_r>:
 8007268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726a:	1ccd      	adds	r5, r1, #3
 800726c:	f025 0503 	bic.w	r5, r5, #3
 8007270:	3508      	adds	r5, #8
 8007272:	2d0c      	cmp	r5, #12
 8007274:	bf38      	it	cc
 8007276:	250c      	movcc	r5, #12
 8007278:	2d00      	cmp	r5, #0
 800727a:	4606      	mov	r6, r0
 800727c:	db01      	blt.n	8007282 <_malloc_r+0x1a>
 800727e:	42a9      	cmp	r1, r5
 8007280:	d903      	bls.n	800728a <_malloc_r+0x22>
 8007282:	230c      	movs	r3, #12
 8007284:	6033      	str	r3, [r6, #0]
 8007286:	2000      	movs	r0, #0
 8007288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800728a:	f000 fa0f 	bl	80076ac <__malloc_lock>
 800728e:	4921      	ldr	r1, [pc, #132]	; (8007314 <_malloc_r+0xac>)
 8007290:	680a      	ldr	r2, [r1, #0]
 8007292:	4614      	mov	r4, r2
 8007294:	b99c      	cbnz	r4, 80072be <_malloc_r+0x56>
 8007296:	4f20      	ldr	r7, [pc, #128]	; (8007318 <_malloc_r+0xb0>)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	b923      	cbnz	r3, 80072a6 <_malloc_r+0x3e>
 800729c:	4621      	mov	r1, r4
 800729e:	4630      	mov	r0, r6
 80072a0:	f000 f998 	bl	80075d4 <_sbrk_r>
 80072a4:	6038      	str	r0, [r7, #0]
 80072a6:	4629      	mov	r1, r5
 80072a8:	4630      	mov	r0, r6
 80072aa:	f000 f993 	bl	80075d4 <_sbrk_r>
 80072ae:	1c43      	adds	r3, r0, #1
 80072b0:	d123      	bne.n	80072fa <_malloc_r+0x92>
 80072b2:	230c      	movs	r3, #12
 80072b4:	6033      	str	r3, [r6, #0]
 80072b6:	4630      	mov	r0, r6
 80072b8:	f000 f9fe 	bl	80076b8 <__malloc_unlock>
 80072bc:	e7e3      	b.n	8007286 <_malloc_r+0x1e>
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	1b5b      	subs	r3, r3, r5
 80072c2:	d417      	bmi.n	80072f4 <_malloc_r+0x8c>
 80072c4:	2b0b      	cmp	r3, #11
 80072c6:	d903      	bls.n	80072d0 <_malloc_r+0x68>
 80072c8:	6023      	str	r3, [r4, #0]
 80072ca:	441c      	add	r4, r3
 80072cc:	6025      	str	r5, [r4, #0]
 80072ce:	e004      	b.n	80072da <_malloc_r+0x72>
 80072d0:	6863      	ldr	r3, [r4, #4]
 80072d2:	42a2      	cmp	r2, r4
 80072d4:	bf0c      	ite	eq
 80072d6:	600b      	streq	r3, [r1, #0]
 80072d8:	6053      	strne	r3, [r2, #4]
 80072da:	4630      	mov	r0, r6
 80072dc:	f000 f9ec 	bl	80076b8 <__malloc_unlock>
 80072e0:	f104 000b 	add.w	r0, r4, #11
 80072e4:	1d23      	adds	r3, r4, #4
 80072e6:	f020 0007 	bic.w	r0, r0, #7
 80072ea:	1ac2      	subs	r2, r0, r3
 80072ec:	d0cc      	beq.n	8007288 <_malloc_r+0x20>
 80072ee:	1a1b      	subs	r3, r3, r0
 80072f0:	50a3      	str	r3, [r4, r2]
 80072f2:	e7c9      	b.n	8007288 <_malloc_r+0x20>
 80072f4:	4622      	mov	r2, r4
 80072f6:	6864      	ldr	r4, [r4, #4]
 80072f8:	e7cc      	b.n	8007294 <_malloc_r+0x2c>
 80072fa:	1cc4      	adds	r4, r0, #3
 80072fc:	f024 0403 	bic.w	r4, r4, #3
 8007300:	42a0      	cmp	r0, r4
 8007302:	d0e3      	beq.n	80072cc <_malloc_r+0x64>
 8007304:	1a21      	subs	r1, r4, r0
 8007306:	4630      	mov	r0, r6
 8007308:	f000 f964 	bl	80075d4 <_sbrk_r>
 800730c:	3001      	adds	r0, #1
 800730e:	d1dd      	bne.n	80072cc <_malloc_r+0x64>
 8007310:	e7cf      	b.n	80072b2 <_malloc_r+0x4a>
 8007312:	bf00      	nop
 8007314:	200001fc 	.word	0x200001fc
 8007318:	20000200 	.word	0x20000200

0800731c <__ssputs_r>:
 800731c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007320:	688e      	ldr	r6, [r1, #8]
 8007322:	429e      	cmp	r6, r3
 8007324:	4682      	mov	sl, r0
 8007326:	460c      	mov	r4, r1
 8007328:	4690      	mov	r8, r2
 800732a:	461f      	mov	r7, r3
 800732c:	d838      	bhi.n	80073a0 <__ssputs_r+0x84>
 800732e:	898a      	ldrh	r2, [r1, #12]
 8007330:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007334:	d032      	beq.n	800739c <__ssputs_r+0x80>
 8007336:	6825      	ldr	r5, [r4, #0]
 8007338:	6909      	ldr	r1, [r1, #16]
 800733a:	eba5 0901 	sub.w	r9, r5, r1
 800733e:	6965      	ldr	r5, [r4, #20]
 8007340:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007344:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007348:	3301      	adds	r3, #1
 800734a:	444b      	add	r3, r9
 800734c:	106d      	asrs	r5, r5, #1
 800734e:	429d      	cmp	r5, r3
 8007350:	bf38      	it	cc
 8007352:	461d      	movcc	r5, r3
 8007354:	0553      	lsls	r3, r2, #21
 8007356:	d531      	bpl.n	80073bc <__ssputs_r+0xa0>
 8007358:	4629      	mov	r1, r5
 800735a:	f7ff ff85 	bl	8007268 <_malloc_r>
 800735e:	4606      	mov	r6, r0
 8007360:	b950      	cbnz	r0, 8007378 <__ssputs_r+0x5c>
 8007362:	230c      	movs	r3, #12
 8007364:	f8ca 3000 	str.w	r3, [sl]
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800736e:	81a3      	strh	r3, [r4, #12]
 8007370:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007378:	6921      	ldr	r1, [r4, #16]
 800737a:	464a      	mov	r2, r9
 800737c:	f7ff fb88 	bl	8006a90 <memcpy>
 8007380:	89a3      	ldrh	r3, [r4, #12]
 8007382:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800738a:	81a3      	strh	r3, [r4, #12]
 800738c:	6126      	str	r6, [r4, #16]
 800738e:	6165      	str	r5, [r4, #20]
 8007390:	444e      	add	r6, r9
 8007392:	eba5 0509 	sub.w	r5, r5, r9
 8007396:	6026      	str	r6, [r4, #0]
 8007398:	60a5      	str	r5, [r4, #8]
 800739a:	463e      	mov	r6, r7
 800739c:	42be      	cmp	r6, r7
 800739e:	d900      	bls.n	80073a2 <__ssputs_r+0x86>
 80073a0:	463e      	mov	r6, r7
 80073a2:	4632      	mov	r2, r6
 80073a4:	6820      	ldr	r0, [r4, #0]
 80073a6:	4641      	mov	r1, r8
 80073a8:	f000 f966 	bl	8007678 <memmove>
 80073ac:	68a3      	ldr	r3, [r4, #8]
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	1b9b      	subs	r3, r3, r6
 80073b2:	4432      	add	r2, r6
 80073b4:	60a3      	str	r3, [r4, #8]
 80073b6:	6022      	str	r2, [r4, #0]
 80073b8:	2000      	movs	r0, #0
 80073ba:	e7db      	b.n	8007374 <__ssputs_r+0x58>
 80073bc:	462a      	mov	r2, r5
 80073be:	f000 f981 	bl	80076c4 <_realloc_r>
 80073c2:	4606      	mov	r6, r0
 80073c4:	2800      	cmp	r0, #0
 80073c6:	d1e1      	bne.n	800738c <__ssputs_r+0x70>
 80073c8:	6921      	ldr	r1, [r4, #16]
 80073ca:	4650      	mov	r0, sl
 80073cc:	f7ff fefc 	bl	80071c8 <_free_r>
 80073d0:	e7c7      	b.n	8007362 <__ssputs_r+0x46>
	...

080073d4 <_svfiprintf_r>:
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d8:	4698      	mov	r8, r3
 80073da:	898b      	ldrh	r3, [r1, #12]
 80073dc:	061b      	lsls	r3, r3, #24
 80073de:	b09d      	sub	sp, #116	; 0x74
 80073e0:	4607      	mov	r7, r0
 80073e2:	460d      	mov	r5, r1
 80073e4:	4614      	mov	r4, r2
 80073e6:	d50e      	bpl.n	8007406 <_svfiprintf_r+0x32>
 80073e8:	690b      	ldr	r3, [r1, #16]
 80073ea:	b963      	cbnz	r3, 8007406 <_svfiprintf_r+0x32>
 80073ec:	2140      	movs	r1, #64	; 0x40
 80073ee:	f7ff ff3b 	bl	8007268 <_malloc_r>
 80073f2:	6028      	str	r0, [r5, #0]
 80073f4:	6128      	str	r0, [r5, #16]
 80073f6:	b920      	cbnz	r0, 8007402 <_svfiprintf_r+0x2e>
 80073f8:	230c      	movs	r3, #12
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007400:	e0d1      	b.n	80075a6 <_svfiprintf_r+0x1d2>
 8007402:	2340      	movs	r3, #64	; 0x40
 8007404:	616b      	str	r3, [r5, #20]
 8007406:	2300      	movs	r3, #0
 8007408:	9309      	str	r3, [sp, #36]	; 0x24
 800740a:	2320      	movs	r3, #32
 800740c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007410:	f8cd 800c 	str.w	r8, [sp, #12]
 8007414:	2330      	movs	r3, #48	; 0x30
 8007416:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80075c0 <_svfiprintf_r+0x1ec>
 800741a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800741e:	f04f 0901 	mov.w	r9, #1
 8007422:	4623      	mov	r3, r4
 8007424:	469a      	mov	sl, r3
 8007426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800742a:	b10a      	cbz	r2, 8007430 <_svfiprintf_r+0x5c>
 800742c:	2a25      	cmp	r2, #37	; 0x25
 800742e:	d1f9      	bne.n	8007424 <_svfiprintf_r+0x50>
 8007430:	ebba 0b04 	subs.w	fp, sl, r4
 8007434:	d00b      	beq.n	800744e <_svfiprintf_r+0x7a>
 8007436:	465b      	mov	r3, fp
 8007438:	4622      	mov	r2, r4
 800743a:	4629      	mov	r1, r5
 800743c:	4638      	mov	r0, r7
 800743e:	f7ff ff6d 	bl	800731c <__ssputs_r>
 8007442:	3001      	adds	r0, #1
 8007444:	f000 80aa 	beq.w	800759c <_svfiprintf_r+0x1c8>
 8007448:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800744a:	445a      	add	r2, fp
 800744c:	9209      	str	r2, [sp, #36]	; 0x24
 800744e:	f89a 3000 	ldrb.w	r3, [sl]
 8007452:	2b00      	cmp	r3, #0
 8007454:	f000 80a2 	beq.w	800759c <_svfiprintf_r+0x1c8>
 8007458:	2300      	movs	r3, #0
 800745a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800745e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007462:	f10a 0a01 	add.w	sl, sl, #1
 8007466:	9304      	str	r3, [sp, #16]
 8007468:	9307      	str	r3, [sp, #28]
 800746a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800746e:	931a      	str	r3, [sp, #104]	; 0x68
 8007470:	4654      	mov	r4, sl
 8007472:	2205      	movs	r2, #5
 8007474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007478:	4851      	ldr	r0, [pc, #324]	; (80075c0 <_svfiprintf_r+0x1ec>)
 800747a:	f7f8 feb1 	bl	80001e0 <memchr>
 800747e:	9a04      	ldr	r2, [sp, #16]
 8007480:	b9d8      	cbnz	r0, 80074ba <_svfiprintf_r+0xe6>
 8007482:	06d0      	lsls	r0, r2, #27
 8007484:	bf44      	itt	mi
 8007486:	2320      	movmi	r3, #32
 8007488:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800748c:	0711      	lsls	r1, r2, #28
 800748e:	bf44      	itt	mi
 8007490:	232b      	movmi	r3, #43	; 0x2b
 8007492:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007496:	f89a 3000 	ldrb.w	r3, [sl]
 800749a:	2b2a      	cmp	r3, #42	; 0x2a
 800749c:	d015      	beq.n	80074ca <_svfiprintf_r+0xf6>
 800749e:	9a07      	ldr	r2, [sp, #28]
 80074a0:	4654      	mov	r4, sl
 80074a2:	2000      	movs	r0, #0
 80074a4:	f04f 0c0a 	mov.w	ip, #10
 80074a8:	4621      	mov	r1, r4
 80074aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074ae:	3b30      	subs	r3, #48	; 0x30
 80074b0:	2b09      	cmp	r3, #9
 80074b2:	d94e      	bls.n	8007552 <_svfiprintf_r+0x17e>
 80074b4:	b1b0      	cbz	r0, 80074e4 <_svfiprintf_r+0x110>
 80074b6:	9207      	str	r2, [sp, #28]
 80074b8:	e014      	b.n	80074e4 <_svfiprintf_r+0x110>
 80074ba:	eba0 0308 	sub.w	r3, r0, r8
 80074be:	fa09 f303 	lsl.w	r3, r9, r3
 80074c2:	4313      	orrs	r3, r2
 80074c4:	9304      	str	r3, [sp, #16]
 80074c6:	46a2      	mov	sl, r4
 80074c8:	e7d2      	b.n	8007470 <_svfiprintf_r+0x9c>
 80074ca:	9b03      	ldr	r3, [sp, #12]
 80074cc:	1d19      	adds	r1, r3, #4
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	9103      	str	r1, [sp, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	bfbb      	ittet	lt
 80074d6:	425b      	neglt	r3, r3
 80074d8:	f042 0202 	orrlt.w	r2, r2, #2
 80074dc:	9307      	strge	r3, [sp, #28]
 80074de:	9307      	strlt	r3, [sp, #28]
 80074e0:	bfb8      	it	lt
 80074e2:	9204      	strlt	r2, [sp, #16]
 80074e4:	7823      	ldrb	r3, [r4, #0]
 80074e6:	2b2e      	cmp	r3, #46	; 0x2e
 80074e8:	d10c      	bne.n	8007504 <_svfiprintf_r+0x130>
 80074ea:	7863      	ldrb	r3, [r4, #1]
 80074ec:	2b2a      	cmp	r3, #42	; 0x2a
 80074ee:	d135      	bne.n	800755c <_svfiprintf_r+0x188>
 80074f0:	9b03      	ldr	r3, [sp, #12]
 80074f2:	1d1a      	adds	r2, r3, #4
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	9203      	str	r2, [sp, #12]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	bfb8      	it	lt
 80074fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007500:	3402      	adds	r4, #2
 8007502:	9305      	str	r3, [sp, #20]
 8007504:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80075d0 <_svfiprintf_r+0x1fc>
 8007508:	7821      	ldrb	r1, [r4, #0]
 800750a:	2203      	movs	r2, #3
 800750c:	4650      	mov	r0, sl
 800750e:	f7f8 fe67 	bl	80001e0 <memchr>
 8007512:	b140      	cbz	r0, 8007526 <_svfiprintf_r+0x152>
 8007514:	2340      	movs	r3, #64	; 0x40
 8007516:	eba0 000a 	sub.w	r0, r0, sl
 800751a:	fa03 f000 	lsl.w	r0, r3, r0
 800751e:	9b04      	ldr	r3, [sp, #16]
 8007520:	4303      	orrs	r3, r0
 8007522:	3401      	adds	r4, #1
 8007524:	9304      	str	r3, [sp, #16]
 8007526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800752a:	4826      	ldr	r0, [pc, #152]	; (80075c4 <_svfiprintf_r+0x1f0>)
 800752c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007530:	2206      	movs	r2, #6
 8007532:	f7f8 fe55 	bl	80001e0 <memchr>
 8007536:	2800      	cmp	r0, #0
 8007538:	d038      	beq.n	80075ac <_svfiprintf_r+0x1d8>
 800753a:	4b23      	ldr	r3, [pc, #140]	; (80075c8 <_svfiprintf_r+0x1f4>)
 800753c:	bb1b      	cbnz	r3, 8007586 <_svfiprintf_r+0x1b2>
 800753e:	9b03      	ldr	r3, [sp, #12]
 8007540:	3307      	adds	r3, #7
 8007542:	f023 0307 	bic.w	r3, r3, #7
 8007546:	3308      	adds	r3, #8
 8007548:	9303      	str	r3, [sp, #12]
 800754a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800754c:	4433      	add	r3, r6
 800754e:	9309      	str	r3, [sp, #36]	; 0x24
 8007550:	e767      	b.n	8007422 <_svfiprintf_r+0x4e>
 8007552:	fb0c 3202 	mla	r2, ip, r2, r3
 8007556:	460c      	mov	r4, r1
 8007558:	2001      	movs	r0, #1
 800755a:	e7a5      	b.n	80074a8 <_svfiprintf_r+0xd4>
 800755c:	2300      	movs	r3, #0
 800755e:	3401      	adds	r4, #1
 8007560:	9305      	str	r3, [sp, #20]
 8007562:	4619      	mov	r1, r3
 8007564:	f04f 0c0a 	mov.w	ip, #10
 8007568:	4620      	mov	r0, r4
 800756a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800756e:	3a30      	subs	r2, #48	; 0x30
 8007570:	2a09      	cmp	r2, #9
 8007572:	d903      	bls.n	800757c <_svfiprintf_r+0x1a8>
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0c5      	beq.n	8007504 <_svfiprintf_r+0x130>
 8007578:	9105      	str	r1, [sp, #20]
 800757a:	e7c3      	b.n	8007504 <_svfiprintf_r+0x130>
 800757c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007580:	4604      	mov	r4, r0
 8007582:	2301      	movs	r3, #1
 8007584:	e7f0      	b.n	8007568 <_svfiprintf_r+0x194>
 8007586:	ab03      	add	r3, sp, #12
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	462a      	mov	r2, r5
 800758c:	4b0f      	ldr	r3, [pc, #60]	; (80075cc <_svfiprintf_r+0x1f8>)
 800758e:	a904      	add	r1, sp, #16
 8007590:	4638      	mov	r0, r7
 8007592:	f7fe f80d 	bl	80055b0 <_printf_float>
 8007596:	1c42      	adds	r2, r0, #1
 8007598:	4606      	mov	r6, r0
 800759a:	d1d6      	bne.n	800754a <_svfiprintf_r+0x176>
 800759c:	89ab      	ldrh	r3, [r5, #12]
 800759e:	065b      	lsls	r3, r3, #25
 80075a0:	f53f af2c 	bmi.w	80073fc <_svfiprintf_r+0x28>
 80075a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075a6:	b01d      	add	sp, #116	; 0x74
 80075a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ac:	ab03      	add	r3, sp, #12
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	462a      	mov	r2, r5
 80075b2:	4b06      	ldr	r3, [pc, #24]	; (80075cc <_svfiprintf_r+0x1f8>)
 80075b4:	a904      	add	r1, sp, #16
 80075b6:	4638      	mov	r0, r7
 80075b8:	f7fe fa9e 	bl	8005af8 <_printf_i>
 80075bc:	e7eb      	b.n	8007596 <_svfiprintf_r+0x1c2>
 80075be:	bf00      	nop
 80075c0:	0800841c 	.word	0x0800841c
 80075c4:	08008426 	.word	0x08008426
 80075c8:	080055b1 	.word	0x080055b1
 80075cc:	0800731d 	.word	0x0800731d
 80075d0:	08008422 	.word	0x08008422

080075d4 <_sbrk_r>:
 80075d4:	b538      	push	{r3, r4, r5, lr}
 80075d6:	4d06      	ldr	r5, [pc, #24]	; (80075f0 <_sbrk_r+0x1c>)
 80075d8:	2300      	movs	r3, #0
 80075da:	4604      	mov	r4, r0
 80075dc:	4608      	mov	r0, r1
 80075de:	602b      	str	r3, [r5, #0]
 80075e0:	f7fa fca0 	bl	8001f24 <_sbrk>
 80075e4:	1c43      	adds	r3, r0, #1
 80075e6:	d102      	bne.n	80075ee <_sbrk_r+0x1a>
 80075e8:	682b      	ldr	r3, [r5, #0]
 80075ea:	b103      	cbz	r3, 80075ee <_sbrk_r+0x1a>
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	bd38      	pop	{r3, r4, r5, pc}
 80075f0:	200004a0 	.word	0x200004a0

080075f4 <__assert_func>:
 80075f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80075f6:	4614      	mov	r4, r2
 80075f8:	461a      	mov	r2, r3
 80075fa:	4b09      	ldr	r3, [pc, #36]	; (8007620 <__assert_func+0x2c>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4605      	mov	r5, r0
 8007600:	68d8      	ldr	r0, [r3, #12]
 8007602:	b14c      	cbz	r4, 8007618 <__assert_func+0x24>
 8007604:	4b07      	ldr	r3, [pc, #28]	; (8007624 <__assert_func+0x30>)
 8007606:	9100      	str	r1, [sp, #0]
 8007608:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800760c:	4906      	ldr	r1, [pc, #24]	; (8007628 <__assert_func+0x34>)
 800760e:	462b      	mov	r3, r5
 8007610:	f000 f80e 	bl	8007630 <fiprintf>
 8007614:	f000 faa4 	bl	8007b60 <abort>
 8007618:	4b04      	ldr	r3, [pc, #16]	; (800762c <__assert_func+0x38>)
 800761a:	461c      	mov	r4, r3
 800761c:	e7f3      	b.n	8007606 <__assert_func+0x12>
 800761e:	bf00      	nop
 8007620:	2000000c 	.word	0x2000000c
 8007624:	0800842d 	.word	0x0800842d
 8007628:	0800843a 	.word	0x0800843a
 800762c:	08008468 	.word	0x08008468

08007630 <fiprintf>:
 8007630:	b40e      	push	{r1, r2, r3}
 8007632:	b503      	push	{r0, r1, lr}
 8007634:	4601      	mov	r1, r0
 8007636:	ab03      	add	r3, sp, #12
 8007638:	4805      	ldr	r0, [pc, #20]	; (8007650 <fiprintf+0x20>)
 800763a:	f853 2b04 	ldr.w	r2, [r3], #4
 800763e:	6800      	ldr	r0, [r0, #0]
 8007640:	9301      	str	r3, [sp, #4]
 8007642:	f000 f88f 	bl	8007764 <_vfiprintf_r>
 8007646:	b002      	add	sp, #8
 8007648:	f85d eb04 	ldr.w	lr, [sp], #4
 800764c:	b003      	add	sp, #12
 800764e:	4770      	bx	lr
 8007650:	2000000c 	.word	0x2000000c

08007654 <__ascii_mbtowc>:
 8007654:	b082      	sub	sp, #8
 8007656:	b901      	cbnz	r1, 800765a <__ascii_mbtowc+0x6>
 8007658:	a901      	add	r1, sp, #4
 800765a:	b142      	cbz	r2, 800766e <__ascii_mbtowc+0x1a>
 800765c:	b14b      	cbz	r3, 8007672 <__ascii_mbtowc+0x1e>
 800765e:	7813      	ldrb	r3, [r2, #0]
 8007660:	600b      	str	r3, [r1, #0]
 8007662:	7812      	ldrb	r2, [r2, #0]
 8007664:	1e10      	subs	r0, r2, #0
 8007666:	bf18      	it	ne
 8007668:	2001      	movne	r0, #1
 800766a:	b002      	add	sp, #8
 800766c:	4770      	bx	lr
 800766e:	4610      	mov	r0, r2
 8007670:	e7fb      	b.n	800766a <__ascii_mbtowc+0x16>
 8007672:	f06f 0001 	mvn.w	r0, #1
 8007676:	e7f8      	b.n	800766a <__ascii_mbtowc+0x16>

08007678 <memmove>:
 8007678:	4288      	cmp	r0, r1
 800767a:	b510      	push	{r4, lr}
 800767c:	eb01 0402 	add.w	r4, r1, r2
 8007680:	d902      	bls.n	8007688 <memmove+0x10>
 8007682:	4284      	cmp	r4, r0
 8007684:	4623      	mov	r3, r4
 8007686:	d807      	bhi.n	8007698 <memmove+0x20>
 8007688:	1e43      	subs	r3, r0, #1
 800768a:	42a1      	cmp	r1, r4
 800768c:	d008      	beq.n	80076a0 <memmove+0x28>
 800768e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007692:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007696:	e7f8      	b.n	800768a <memmove+0x12>
 8007698:	4402      	add	r2, r0
 800769a:	4601      	mov	r1, r0
 800769c:	428a      	cmp	r2, r1
 800769e:	d100      	bne.n	80076a2 <memmove+0x2a>
 80076a0:	bd10      	pop	{r4, pc}
 80076a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076aa:	e7f7      	b.n	800769c <memmove+0x24>

080076ac <__malloc_lock>:
 80076ac:	4801      	ldr	r0, [pc, #4]	; (80076b4 <__malloc_lock+0x8>)
 80076ae:	f000 bc17 	b.w	8007ee0 <__retarget_lock_acquire_recursive>
 80076b2:	bf00      	nop
 80076b4:	200004a8 	.word	0x200004a8

080076b8 <__malloc_unlock>:
 80076b8:	4801      	ldr	r0, [pc, #4]	; (80076c0 <__malloc_unlock+0x8>)
 80076ba:	f000 bc12 	b.w	8007ee2 <__retarget_lock_release_recursive>
 80076be:	bf00      	nop
 80076c0:	200004a8 	.word	0x200004a8

080076c4 <_realloc_r>:
 80076c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c6:	4607      	mov	r7, r0
 80076c8:	4614      	mov	r4, r2
 80076ca:	460e      	mov	r6, r1
 80076cc:	b921      	cbnz	r1, 80076d8 <_realloc_r+0x14>
 80076ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80076d2:	4611      	mov	r1, r2
 80076d4:	f7ff bdc8 	b.w	8007268 <_malloc_r>
 80076d8:	b922      	cbnz	r2, 80076e4 <_realloc_r+0x20>
 80076da:	f7ff fd75 	bl	80071c8 <_free_r>
 80076de:	4625      	mov	r5, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076e4:	f000 fc62 	bl	8007fac <_malloc_usable_size_r>
 80076e8:	42a0      	cmp	r0, r4
 80076ea:	d20f      	bcs.n	800770c <_realloc_r+0x48>
 80076ec:	4621      	mov	r1, r4
 80076ee:	4638      	mov	r0, r7
 80076f0:	f7ff fdba 	bl	8007268 <_malloc_r>
 80076f4:	4605      	mov	r5, r0
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d0f2      	beq.n	80076e0 <_realloc_r+0x1c>
 80076fa:	4631      	mov	r1, r6
 80076fc:	4622      	mov	r2, r4
 80076fe:	f7ff f9c7 	bl	8006a90 <memcpy>
 8007702:	4631      	mov	r1, r6
 8007704:	4638      	mov	r0, r7
 8007706:	f7ff fd5f 	bl	80071c8 <_free_r>
 800770a:	e7e9      	b.n	80076e0 <_realloc_r+0x1c>
 800770c:	4635      	mov	r5, r6
 800770e:	e7e7      	b.n	80076e0 <_realloc_r+0x1c>

08007710 <__sfputc_r>:
 8007710:	6893      	ldr	r3, [r2, #8]
 8007712:	3b01      	subs	r3, #1
 8007714:	2b00      	cmp	r3, #0
 8007716:	b410      	push	{r4}
 8007718:	6093      	str	r3, [r2, #8]
 800771a:	da08      	bge.n	800772e <__sfputc_r+0x1e>
 800771c:	6994      	ldr	r4, [r2, #24]
 800771e:	42a3      	cmp	r3, r4
 8007720:	db01      	blt.n	8007726 <__sfputc_r+0x16>
 8007722:	290a      	cmp	r1, #10
 8007724:	d103      	bne.n	800772e <__sfputc_r+0x1e>
 8007726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800772a:	f000 b94b 	b.w	80079c4 <__swbuf_r>
 800772e:	6813      	ldr	r3, [r2, #0]
 8007730:	1c58      	adds	r0, r3, #1
 8007732:	6010      	str	r0, [r2, #0]
 8007734:	7019      	strb	r1, [r3, #0]
 8007736:	4608      	mov	r0, r1
 8007738:	f85d 4b04 	ldr.w	r4, [sp], #4
 800773c:	4770      	bx	lr

0800773e <__sfputs_r>:
 800773e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007740:	4606      	mov	r6, r0
 8007742:	460f      	mov	r7, r1
 8007744:	4614      	mov	r4, r2
 8007746:	18d5      	adds	r5, r2, r3
 8007748:	42ac      	cmp	r4, r5
 800774a:	d101      	bne.n	8007750 <__sfputs_r+0x12>
 800774c:	2000      	movs	r0, #0
 800774e:	e007      	b.n	8007760 <__sfputs_r+0x22>
 8007750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007754:	463a      	mov	r2, r7
 8007756:	4630      	mov	r0, r6
 8007758:	f7ff ffda 	bl	8007710 <__sfputc_r>
 800775c:	1c43      	adds	r3, r0, #1
 800775e:	d1f3      	bne.n	8007748 <__sfputs_r+0xa>
 8007760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007764 <_vfiprintf_r>:
 8007764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	460d      	mov	r5, r1
 800776a:	b09d      	sub	sp, #116	; 0x74
 800776c:	4614      	mov	r4, r2
 800776e:	4698      	mov	r8, r3
 8007770:	4606      	mov	r6, r0
 8007772:	b118      	cbz	r0, 800777c <_vfiprintf_r+0x18>
 8007774:	6983      	ldr	r3, [r0, #24]
 8007776:	b90b      	cbnz	r3, 800777c <_vfiprintf_r+0x18>
 8007778:	f000 fb14 	bl	8007da4 <__sinit>
 800777c:	4b89      	ldr	r3, [pc, #548]	; (80079a4 <_vfiprintf_r+0x240>)
 800777e:	429d      	cmp	r5, r3
 8007780:	d11b      	bne.n	80077ba <_vfiprintf_r+0x56>
 8007782:	6875      	ldr	r5, [r6, #4]
 8007784:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007786:	07d9      	lsls	r1, r3, #31
 8007788:	d405      	bmi.n	8007796 <_vfiprintf_r+0x32>
 800778a:	89ab      	ldrh	r3, [r5, #12]
 800778c:	059a      	lsls	r2, r3, #22
 800778e:	d402      	bmi.n	8007796 <_vfiprintf_r+0x32>
 8007790:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007792:	f000 fba5 	bl	8007ee0 <__retarget_lock_acquire_recursive>
 8007796:	89ab      	ldrh	r3, [r5, #12]
 8007798:	071b      	lsls	r3, r3, #28
 800779a:	d501      	bpl.n	80077a0 <_vfiprintf_r+0x3c>
 800779c:	692b      	ldr	r3, [r5, #16]
 800779e:	b9eb      	cbnz	r3, 80077dc <_vfiprintf_r+0x78>
 80077a0:	4629      	mov	r1, r5
 80077a2:	4630      	mov	r0, r6
 80077a4:	f000 f96e 	bl	8007a84 <__swsetup_r>
 80077a8:	b1c0      	cbz	r0, 80077dc <_vfiprintf_r+0x78>
 80077aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077ac:	07dc      	lsls	r4, r3, #31
 80077ae:	d50e      	bpl.n	80077ce <_vfiprintf_r+0x6a>
 80077b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077b4:	b01d      	add	sp, #116	; 0x74
 80077b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ba:	4b7b      	ldr	r3, [pc, #492]	; (80079a8 <_vfiprintf_r+0x244>)
 80077bc:	429d      	cmp	r5, r3
 80077be:	d101      	bne.n	80077c4 <_vfiprintf_r+0x60>
 80077c0:	68b5      	ldr	r5, [r6, #8]
 80077c2:	e7df      	b.n	8007784 <_vfiprintf_r+0x20>
 80077c4:	4b79      	ldr	r3, [pc, #484]	; (80079ac <_vfiprintf_r+0x248>)
 80077c6:	429d      	cmp	r5, r3
 80077c8:	bf08      	it	eq
 80077ca:	68f5      	ldreq	r5, [r6, #12]
 80077cc:	e7da      	b.n	8007784 <_vfiprintf_r+0x20>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	0598      	lsls	r0, r3, #22
 80077d2:	d4ed      	bmi.n	80077b0 <_vfiprintf_r+0x4c>
 80077d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077d6:	f000 fb84 	bl	8007ee2 <__retarget_lock_release_recursive>
 80077da:	e7e9      	b.n	80077b0 <_vfiprintf_r+0x4c>
 80077dc:	2300      	movs	r3, #0
 80077de:	9309      	str	r3, [sp, #36]	; 0x24
 80077e0:	2320      	movs	r3, #32
 80077e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80077ea:	2330      	movs	r3, #48	; 0x30
 80077ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80079b0 <_vfiprintf_r+0x24c>
 80077f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077f4:	f04f 0901 	mov.w	r9, #1
 80077f8:	4623      	mov	r3, r4
 80077fa:	469a      	mov	sl, r3
 80077fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007800:	b10a      	cbz	r2, 8007806 <_vfiprintf_r+0xa2>
 8007802:	2a25      	cmp	r2, #37	; 0x25
 8007804:	d1f9      	bne.n	80077fa <_vfiprintf_r+0x96>
 8007806:	ebba 0b04 	subs.w	fp, sl, r4
 800780a:	d00b      	beq.n	8007824 <_vfiprintf_r+0xc0>
 800780c:	465b      	mov	r3, fp
 800780e:	4622      	mov	r2, r4
 8007810:	4629      	mov	r1, r5
 8007812:	4630      	mov	r0, r6
 8007814:	f7ff ff93 	bl	800773e <__sfputs_r>
 8007818:	3001      	adds	r0, #1
 800781a:	f000 80aa 	beq.w	8007972 <_vfiprintf_r+0x20e>
 800781e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007820:	445a      	add	r2, fp
 8007822:	9209      	str	r2, [sp, #36]	; 0x24
 8007824:	f89a 3000 	ldrb.w	r3, [sl]
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 80a2 	beq.w	8007972 <_vfiprintf_r+0x20e>
 800782e:	2300      	movs	r3, #0
 8007830:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007838:	f10a 0a01 	add.w	sl, sl, #1
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	9307      	str	r3, [sp, #28]
 8007840:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007844:	931a      	str	r3, [sp, #104]	; 0x68
 8007846:	4654      	mov	r4, sl
 8007848:	2205      	movs	r2, #5
 800784a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800784e:	4858      	ldr	r0, [pc, #352]	; (80079b0 <_vfiprintf_r+0x24c>)
 8007850:	f7f8 fcc6 	bl	80001e0 <memchr>
 8007854:	9a04      	ldr	r2, [sp, #16]
 8007856:	b9d8      	cbnz	r0, 8007890 <_vfiprintf_r+0x12c>
 8007858:	06d1      	lsls	r1, r2, #27
 800785a:	bf44      	itt	mi
 800785c:	2320      	movmi	r3, #32
 800785e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007862:	0713      	lsls	r3, r2, #28
 8007864:	bf44      	itt	mi
 8007866:	232b      	movmi	r3, #43	; 0x2b
 8007868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800786c:	f89a 3000 	ldrb.w	r3, [sl]
 8007870:	2b2a      	cmp	r3, #42	; 0x2a
 8007872:	d015      	beq.n	80078a0 <_vfiprintf_r+0x13c>
 8007874:	9a07      	ldr	r2, [sp, #28]
 8007876:	4654      	mov	r4, sl
 8007878:	2000      	movs	r0, #0
 800787a:	f04f 0c0a 	mov.w	ip, #10
 800787e:	4621      	mov	r1, r4
 8007880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007884:	3b30      	subs	r3, #48	; 0x30
 8007886:	2b09      	cmp	r3, #9
 8007888:	d94e      	bls.n	8007928 <_vfiprintf_r+0x1c4>
 800788a:	b1b0      	cbz	r0, 80078ba <_vfiprintf_r+0x156>
 800788c:	9207      	str	r2, [sp, #28]
 800788e:	e014      	b.n	80078ba <_vfiprintf_r+0x156>
 8007890:	eba0 0308 	sub.w	r3, r0, r8
 8007894:	fa09 f303 	lsl.w	r3, r9, r3
 8007898:	4313      	orrs	r3, r2
 800789a:	9304      	str	r3, [sp, #16]
 800789c:	46a2      	mov	sl, r4
 800789e:	e7d2      	b.n	8007846 <_vfiprintf_r+0xe2>
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	1d19      	adds	r1, r3, #4
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	9103      	str	r1, [sp, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	bfbb      	ittet	lt
 80078ac:	425b      	neglt	r3, r3
 80078ae:	f042 0202 	orrlt.w	r2, r2, #2
 80078b2:	9307      	strge	r3, [sp, #28]
 80078b4:	9307      	strlt	r3, [sp, #28]
 80078b6:	bfb8      	it	lt
 80078b8:	9204      	strlt	r2, [sp, #16]
 80078ba:	7823      	ldrb	r3, [r4, #0]
 80078bc:	2b2e      	cmp	r3, #46	; 0x2e
 80078be:	d10c      	bne.n	80078da <_vfiprintf_r+0x176>
 80078c0:	7863      	ldrb	r3, [r4, #1]
 80078c2:	2b2a      	cmp	r3, #42	; 0x2a
 80078c4:	d135      	bne.n	8007932 <_vfiprintf_r+0x1ce>
 80078c6:	9b03      	ldr	r3, [sp, #12]
 80078c8:	1d1a      	adds	r2, r3, #4
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	9203      	str	r2, [sp, #12]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	bfb8      	it	lt
 80078d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80078d6:	3402      	adds	r4, #2
 80078d8:	9305      	str	r3, [sp, #20]
 80078da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80079c0 <_vfiprintf_r+0x25c>
 80078de:	7821      	ldrb	r1, [r4, #0]
 80078e0:	2203      	movs	r2, #3
 80078e2:	4650      	mov	r0, sl
 80078e4:	f7f8 fc7c 	bl	80001e0 <memchr>
 80078e8:	b140      	cbz	r0, 80078fc <_vfiprintf_r+0x198>
 80078ea:	2340      	movs	r3, #64	; 0x40
 80078ec:	eba0 000a 	sub.w	r0, r0, sl
 80078f0:	fa03 f000 	lsl.w	r0, r3, r0
 80078f4:	9b04      	ldr	r3, [sp, #16]
 80078f6:	4303      	orrs	r3, r0
 80078f8:	3401      	adds	r4, #1
 80078fa:	9304      	str	r3, [sp, #16]
 80078fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007900:	482c      	ldr	r0, [pc, #176]	; (80079b4 <_vfiprintf_r+0x250>)
 8007902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007906:	2206      	movs	r2, #6
 8007908:	f7f8 fc6a 	bl	80001e0 <memchr>
 800790c:	2800      	cmp	r0, #0
 800790e:	d03f      	beq.n	8007990 <_vfiprintf_r+0x22c>
 8007910:	4b29      	ldr	r3, [pc, #164]	; (80079b8 <_vfiprintf_r+0x254>)
 8007912:	bb1b      	cbnz	r3, 800795c <_vfiprintf_r+0x1f8>
 8007914:	9b03      	ldr	r3, [sp, #12]
 8007916:	3307      	adds	r3, #7
 8007918:	f023 0307 	bic.w	r3, r3, #7
 800791c:	3308      	adds	r3, #8
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007922:	443b      	add	r3, r7
 8007924:	9309      	str	r3, [sp, #36]	; 0x24
 8007926:	e767      	b.n	80077f8 <_vfiprintf_r+0x94>
 8007928:	fb0c 3202 	mla	r2, ip, r2, r3
 800792c:	460c      	mov	r4, r1
 800792e:	2001      	movs	r0, #1
 8007930:	e7a5      	b.n	800787e <_vfiprintf_r+0x11a>
 8007932:	2300      	movs	r3, #0
 8007934:	3401      	adds	r4, #1
 8007936:	9305      	str	r3, [sp, #20]
 8007938:	4619      	mov	r1, r3
 800793a:	f04f 0c0a 	mov.w	ip, #10
 800793e:	4620      	mov	r0, r4
 8007940:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007944:	3a30      	subs	r2, #48	; 0x30
 8007946:	2a09      	cmp	r2, #9
 8007948:	d903      	bls.n	8007952 <_vfiprintf_r+0x1ee>
 800794a:	2b00      	cmp	r3, #0
 800794c:	d0c5      	beq.n	80078da <_vfiprintf_r+0x176>
 800794e:	9105      	str	r1, [sp, #20]
 8007950:	e7c3      	b.n	80078da <_vfiprintf_r+0x176>
 8007952:	fb0c 2101 	mla	r1, ip, r1, r2
 8007956:	4604      	mov	r4, r0
 8007958:	2301      	movs	r3, #1
 800795a:	e7f0      	b.n	800793e <_vfiprintf_r+0x1da>
 800795c:	ab03      	add	r3, sp, #12
 800795e:	9300      	str	r3, [sp, #0]
 8007960:	462a      	mov	r2, r5
 8007962:	4b16      	ldr	r3, [pc, #88]	; (80079bc <_vfiprintf_r+0x258>)
 8007964:	a904      	add	r1, sp, #16
 8007966:	4630      	mov	r0, r6
 8007968:	f7fd fe22 	bl	80055b0 <_printf_float>
 800796c:	4607      	mov	r7, r0
 800796e:	1c78      	adds	r0, r7, #1
 8007970:	d1d6      	bne.n	8007920 <_vfiprintf_r+0x1bc>
 8007972:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007974:	07d9      	lsls	r1, r3, #31
 8007976:	d405      	bmi.n	8007984 <_vfiprintf_r+0x220>
 8007978:	89ab      	ldrh	r3, [r5, #12]
 800797a:	059a      	lsls	r2, r3, #22
 800797c:	d402      	bmi.n	8007984 <_vfiprintf_r+0x220>
 800797e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007980:	f000 faaf 	bl	8007ee2 <__retarget_lock_release_recursive>
 8007984:	89ab      	ldrh	r3, [r5, #12]
 8007986:	065b      	lsls	r3, r3, #25
 8007988:	f53f af12 	bmi.w	80077b0 <_vfiprintf_r+0x4c>
 800798c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800798e:	e711      	b.n	80077b4 <_vfiprintf_r+0x50>
 8007990:	ab03      	add	r3, sp, #12
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	462a      	mov	r2, r5
 8007996:	4b09      	ldr	r3, [pc, #36]	; (80079bc <_vfiprintf_r+0x258>)
 8007998:	a904      	add	r1, sp, #16
 800799a:	4630      	mov	r0, r6
 800799c:	f7fe f8ac 	bl	8005af8 <_printf_i>
 80079a0:	e7e4      	b.n	800796c <_vfiprintf_r+0x208>
 80079a2:	bf00      	nop
 80079a4:	08008594 	.word	0x08008594
 80079a8:	080085b4 	.word	0x080085b4
 80079ac:	08008574 	.word	0x08008574
 80079b0:	0800841c 	.word	0x0800841c
 80079b4:	08008426 	.word	0x08008426
 80079b8:	080055b1 	.word	0x080055b1
 80079bc:	0800773f 	.word	0x0800773f
 80079c0:	08008422 	.word	0x08008422

080079c4 <__swbuf_r>:
 80079c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c6:	460e      	mov	r6, r1
 80079c8:	4614      	mov	r4, r2
 80079ca:	4605      	mov	r5, r0
 80079cc:	b118      	cbz	r0, 80079d6 <__swbuf_r+0x12>
 80079ce:	6983      	ldr	r3, [r0, #24]
 80079d0:	b90b      	cbnz	r3, 80079d6 <__swbuf_r+0x12>
 80079d2:	f000 f9e7 	bl	8007da4 <__sinit>
 80079d6:	4b21      	ldr	r3, [pc, #132]	; (8007a5c <__swbuf_r+0x98>)
 80079d8:	429c      	cmp	r4, r3
 80079da:	d12b      	bne.n	8007a34 <__swbuf_r+0x70>
 80079dc:	686c      	ldr	r4, [r5, #4]
 80079de:	69a3      	ldr	r3, [r4, #24]
 80079e0:	60a3      	str	r3, [r4, #8]
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	071a      	lsls	r2, r3, #28
 80079e6:	d52f      	bpl.n	8007a48 <__swbuf_r+0x84>
 80079e8:	6923      	ldr	r3, [r4, #16]
 80079ea:	b36b      	cbz	r3, 8007a48 <__swbuf_r+0x84>
 80079ec:	6923      	ldr	r3, [r4, #16]
 80079ee:	6820      	ldr	r0, [r4, #0]
 80079f0:	1ac0      	subs	r0, r0, r3
 80079f2:	6963      	ldr	r3, [r4, #20]
 80079f4:	b2f6      	uxtb	r6, r6
 80079f6:	4283      	cmp	r3, r0
 80079f8:	4637      	mov	r7, r6
 80079fa:	dc04      	bgt.n	8007a06 <__swbuf_r+0x42>
 80079fc:	4621      	mov	r1, r4
 80079fe:	4628      	mov	r0, r5
 8007a00:	f000 f93c 	bl	8007c7c <_fflush_r>
 8007a04:	bb30      	cbnz	r0, 8007a54 <__swbuf_r+0x90>
 8007a06:	68a3      	ldr	r3, [r4, #8]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	60a3      	str	r3, [r4, #8]
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	6022      	str	r2, [r4, #0]
 8007a12:	701e      	strb	r6, [r3, #0]
 8007a14:	6963      	ldr	r3, [r4, #20]
 8007a16:	3001      	adds	r0, #1
 8007a18:	4283      	cmp	r3, r0
 8007a1a:	d004      	beq.n	8007a26 <__swbuf_r+0x62>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	07db      	lsls	r3, r3, #31
 8007a20:	d506      	bpl.n	8007a30 <__swbuf_r+0x6c>
 8007a22:	2e0a      	cmp	r6, #10
 8007a24:	d104      	bne.n	8007a30 <__swbuf_r+0x6c>
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 f927 	bl	8007c7c <_fflush_r>
 8007a2e:	b988      	cbnz	r0, 8007a54 <__swbuf_r+0x90>
 8007a30:	4638      	mov	r0, r7
 8007a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a34:	4b0a      	ldr	r3, [pc, #40]	; (8007a60 <__swbuf_r+0x9c>)
 8007a36:	429c      	cmp	r4, r3
 8007a38:	d101      	bne.n	8007a3e <__swbuf_r+0x7a>
 8007a3a:	68ac      	ldr	r4, [r5, #8]
 8007a3c:	e7cf      	b.n	80079de <__swbuf_r+0x1a>
 8007a3e:	4b09      	ldr	r3, [pc, #36]	; (8007a64 <__swbuf_r+0xa0>)
 8007a40:	429c      	cmp	r4, r3
 8007a42:	bf08      	it	eq
 8007a44:	68ec      	ldreq	r4, [r5, #12]
 8007a46:	e7ca      	b.n	80079de <__swbuf_r+0x1a>
 8007a48:	4621      	mov	r1, r4
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	f000 f81a 	bl	8007a84 <__swsetup_r>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	d0cb      	beq.n	80079ec <__swbuf_r+0x28>
 8007a54:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a58:	e7ea      	b.n	8007a30 <__swbuf_r+0x6c>
 8007a5a:	bf00      	nop
 8007a5c:	08008594 	.word	0x08008594
 8007a60:	080085b4 	.word	0x080085b4
 8007a64:	08008574 	.word	0x08008574

08007a68 <__ascii_wctomb>:
 8007a68:	b149      	cbz	r1, 8007a7e <__ascii_wctomb+0x16>
 8007a6a:	2aff      	cmp	r2, #255	; 0xff
 8007a6c:	bf85      	ittet	hi
 8007a6e:	238a      	movhi	r3, #138	; 0x8a
 8007a70:	6003      	strhi	r3, [r0, #0]
 8007a72:	700a      	strbls	r2, [r1, #0]
 8007a74:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007a78:	bf98      	it	ls
 8007a7a:	2001      	movls	r0, #1
 8007a7c:	4770      	bx	lr
 8007a7e:	4608      	mov	r0, r1
 8007a80:	4770      	bx	lr
	...

08007a84 <__swsetup_r>:
 8007a84:	4b32      	ldr	r3, [pc, #200]	; (8007b50 <__swsetup_r+0xcc>)
 8007a86:	b570      	push	{r4, r5, r6, lr}
 8007a88:	681d      	ldr	r5, [r3, #0]
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	b125      	cbz	r5, 8007a9a <__swsetup_r+0x16>
 8007a90:	69ab      	ldr	r3, [r5, #24]
 8007a92:	b913      	cbnz	r3, 8007a9a <__swsetup_r+0x16>
 8007a94:	4628      	mov	r0, r5
 8007a96:	f000 f985 	bl	8007da4 <__sinit>
 8007a9a:	4b2e      	ldr	r3, [pc, #184]	; (8007b54 <__swsetup_r+0xd0>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	d10f      	bne.n	8007ac0 <__swsetup_r+0x3c>
 8007aa0:	686c      	ldr	r4, [r5, #4]
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007aa8:	0719      	lsls	r1, r3, #28
 8007aaa:	d42c      	bmi.n	8007b06 <__swsetup_r+0x82>
 8007aac:	06dd      	lsls	r5, r3, #27
 8007aae:	d411      	bmi.n	8007ad4 <__swsetup_r+0x50>
 8007ab0:	2309      	movs	r3, #9
 8007ab2:	6033      	str	r3, [r6, #0]
 8007ab4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ab8:	81a3      	strh	r3, [r4, #12]
 8007aba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007abe:	e03e      	b.n	8007b3e <__swsetup_r+0xba>
 8007ac0:	4b25      	ldr	r3, [pc, #148]	; (8007b58 <__swsetup_r+0xd4>)
 8007ac2:	429c      	cmp	r4, r3
 8007ac4:	d101      	bne.n	8007aca <__swsetup_r+0x46>
 8007ac6:	68ac      	ldr	r4, [r5, #8]
 8007ac8:	e7eb      	b.n	8007aa2 <__swsetup_r+0x1e>
 8007aca:	4b24      	ldr	r3, [pc, #144]	; (8007b5c <__swsetup_r+0xd8>)
 8007acc:	429c      	cmp	r4, r3
 8007ace:	bf08      	it	eq
 8007ad0:	68ec      	ldreq	r4, [r5, #12]
 8007ad2:	e7e6      	b.n	8007aa2 <__swsetup_r+0x1e>
 8007ad4:	0758      	lsls	r0, r3, #29
 8007ad6:	d512      	bpl.n	8007afe <__swsetup_r+0x7a>
 8007ad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ada:	b141      	cbz	r1, 8007aee <__swsetup_r+0x6a>
 8007adc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ae0:	4299      	cmp	r1, r3
 8007ae2:	d002      	beq.n	8007aea <__swsetup_r+0x66>
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff fb6f 	bl	80071c8 <_free_r>
 8007aea:	2300      	movs	r3, #0
 8007aec:	6363      	str	r3, [r4, #52]	; 0x34
 8007aee:	89a3      	ldrh	r3, [r4, #12]
 8007af0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007af4:	81a3      	strh	r3, [r4, #12]
 8007af6:	2300      	movs	r3, #0
 8007af8:	6063      	str	r3, [r4, #4]
 8007afa:	6923      	ldr	r3, [r4, #16]
 8007afc:	6023      	str	r3, [r4, #0]
 8007afe:	89a3      	ldrh	r3, [r4, #12]
 8007b00:	f043 0308 	orr.w	r3, r3, #8
 8007b04:	81a3      	strh	r3, [r4, #12]
 8007b06:	6923      	ldr	r3, [r4, #16]
 8007b08:	b94b      	cbnz	r3, 8007b1e <__swsetup_r+0x9a>
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b14:	d003      	beq.n	8007b1e <__swsetup_r+0x9a>
 8007b16:	4621      	mov	r1, r4
 8007b18:	4630      	mov	r0, r6
 8007b1a:	f000 fa07 	bl	8007f2c <__smakebuf_r>
 8007b1e:	89a0      	ldrh	r0, [r4, #12]
 8007b20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b24:	f010 0301 	ands.w	r3, r0, #1
 8007b28:	d00a      	beq.n	8007b40 <__swsetup_r+0xbc>
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	60a3      	str	r3, [r4, #8]
 8007b2e:	6963      	ldr	r3, [r4, #20]
 8007b30:	425b      	negs	r3, r3
 8007b32:	61a3      	str	r3, [r4, #24]
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	b943      	cbnz	r3, 8007b4a <__swsetup_r+0xc6>
 8007b38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b3c:	d1ba      	bne.n	8007ab4 <__swsetup_r+0x30>
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	0781      	lsls	r1, r0, #30
 8007b42:	bf58      	it	pl
 8007b44:	6963      	ldrpl	r3, [r4, #20]
 8007b46:	60a3      	str	r3, [r4, #8]
 8007b48:	e7f4      	b.n	8007b34 <__swsetup_r+0xb0>
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	e7f7      	b.n	8007b3e <__swsetup_r+0xba>
 8007b4e:	bf00      	nop
 8007b50:	2000000c 	.word	0x2000000c
 8007b54:	08008594 	.word	0x08008594
 8007b58:	080085b4 	.word	0x080085b4
 8007b5c:	08008574 	.word	0x08008574

08007b60 <abort>:
 8007b60:	b508      	push	{r3, lr}
 8007b62:	2006      	movs	r0, #6
 8007b64:	f000 fa52 	bl	800800c <raise>
 8007b68:	2001      	movs	r0, #1
 8007b6a:	f7fa f963 	bl	8001e34 <_exit>
	...

08007b70 <__sflush_r>:
 8007b70:	898a      	ldrh	r2, [r1, #12]
 8007b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b76:	4605      	mov	r5, r0
 8007b78:	0710      	lsls	r0, r2, #28
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	d458      	bmi.n	8007c30 <__sflush_r+0xc0>
 8007b7e:	684b      	ldr	r3, [r1, #4]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	dc05      	bgt.n	8007b90 <__sflush_r+0x20>
 8007b84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	dc02      	bgt.n	8007b90 <__sflush_r+0x20>
 8007b8a:	2000      	movs	r0, #0
 8007b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b92:	2e00      	cmp	r6, #0
 8007b94:	d0f9      	beq.n	8007b8a <__sflush_r+0x1a>
 8007b96:	2300      	movs	r3, #0
 8007b98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b9c:	682f      	ldr	r7, [r5, #0]
 8007b9e:	602b      	str	r3, [r5, #0]
 8007ba0:	d032      	beq.n	8007c08 <__sflush_r+0x98>
 8007ba2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	075a      	lsls	r2, r3, #29
 8007ba8:	d505      	bpl.n	8007bb6 <__sflush_r+0x46>
 8007baa:	6863      	ldr	r3, [r4, #4]
 8007bac:	1ac0      	subs	r0, r0, r3
 8007bae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bb0:	b10b      	cbz	r3, 8007bb6 <__sflush_r+0x46>
 8007bb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bb4:	1ac0      	subs	r0, r0, r3
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	4602      	mov	r2, r0
 8007bba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bbc:	6a21      	ldr	r1, [r4, #32]
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	47b0      	blx	r6
 8007bc2:	1c43      	adds	r3, r0, #1
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	d106      	bne.n	8007bd6 <__sflush_r+0x66>
 8007bc8:	6829      	ldr	r1, [r5, #0]
 8007bca:	291d      	cmp	r1, #29
 8007bcc:	d82c      	bhi.n	8007c28 <__sflush_r+0xb8>
 8007bce:	4a2a      	ldr	r2, [pc, #168]	; (8007c78 <__sflush_r+0x108>)
 8007bd0:	40ca      	lsrs	r2, r1
 8007bd2:	07d6      	lsls	r6, r2, #31
 8007bd4:	d528      	bpl.n	8007c28 <__sflush_r+0xb8>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	6062      	str	r2, [r4, #4]
 8007bda:	04d9      	lsls	r1, r3, #19
 8007bdc:	6922      	ldr	r2, [r4, #16]
 8007bde:	6022      	str	r2, [r4, #0]
 8007be0:	d504      	bpl.n	8007bec <__sflush_r+0x7c>
 8007be2:	1c42      	adds	r2, r0, #1
 8007be4:	d101      	bne.n	8007bea <__sflush_r+0x7a>
 8007be6:	682b      	ldr	r3, [r5, #0]
 8007be8:	b903      	cbnz	r3, 8007bec <__sflush_r+0x7c>
 8007bea:	6560      	str	r0, [r4, #84]	; 0x54
 8007bec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bee:	602f      	str	r7, [r5, #0]
 8007bf0:	2900      	cmp	r1, #0
 8007bf2:	d0ca      	beq.n	8007b8a <__sflush_r+0x1a>
 8007bf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bf8:	4299      	cmp	r1, r3
 8007bfa:	d002      	beq.n	8007c02 <__sflush_r+0x92>
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	f7ff fae3 	bl	80071c8 <_free_r>
 8007c02:	2000      	movs	r0, #0
 8007c04:	6360      	str	r0, [r4, #52]	; 0x34
 8007c06:	e7c1      	b.n	8007b8c <__sflush_r+0x1c>
 8007c08:	6a21      	ldr	r1, [r4, #32]
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b0      	blx	r6
 8007c10:	1c41      	adds	r1, r0, #1
 8007c12:	d1c7      	bne.n	8007ba4 <__sflush_r+0x34>
 8007c14:	682b      	ldr	r3, [r5, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0c4      	beq.n	8007ba4 <__sflush_r+0x34>
 8007c1a:	2b1d      	cmp	r3, #29
 8007c1c:	d001      	beq.n	8007c22 <__sflush_r+0xb2>
 8007c1e:	2b16      	cmp	r3, #22
 8007c20:	d101      	bne.n	8007c26 <__sflush_r+0xb6>
 8007c22:	602f      	str	r7, [r5, #0]
 8007c24:	e7b1      	b.n	8007b8a <__sflush_r+0x1a>
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c2c:	81a3      	strh	r3, [r4, #12]
 8007c2e:	e7ad      	b.n	8007b8c <__sflush_r+0x1c>
 8007c30:	690f      	ldr	r7, [r1, #16]
 8007c32:	2f00      	cmp	r7, #0
 8007c34:	d0a9      	beq.n	8007b8a <__sflush_r+0x1a>
 8007c36:	0793      	lsls	r3, r2, #30
 8007c38:	680e      	ldr	r6, [r1, #0]
 8007c3a:	bf08      	it	eq
 8007c3c:	694b      	ldreq	r3, [r1, #20]
 8007c3e:	600f      	str	r7, [r1, #0]
 8007c40:	bf18      	it	ne
 8007c42:	2300      	movne	r3, #0
 8007c44:	eba6 0807 	sub.w	r8, r6, r7
 8007c48:	608b      	str	r3, [r1, #8]
 8007c4a:	f1b8 0f00 	cmp.w	r8, #0
 8007c4e:	dd9c      	ble.n	8007b8a <__sflush_r+0x1a>
 8007c50:	6a21      	ldr	r1, [r4, #32]
 8007c52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c54:	4643      	mov	r3, r8
 8007c56:	463a      	mov	r2, r7
 8007c58:	4628      	mov	r0, r5
 8007c5a:	47b0      	blx	r6
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	dc06      	bgt.n	8007c6e <__sflush_r+0xfe>
 8007c60:	89a3      	ldrh	r3, [r4, #12]
 8007c62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c66:	81a3      	strh	r3, [r4, #12]
 8007c68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c6c:	e78e      	b.n	8007b8c <__sflush_r+0x1c>
 8007c6e:	4407      	add	r7, r0
 8007c70:	eba8 0800 	sub.w	r8, r8, r0
 8007c74:	e7e9      	b.n	8007c4a <__sflush_r+0xda>
 8007c76:	bf00      	nop
 8007c78:	20400001 	.word	0x20400001

08007c7c <_fflush_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	690b      	ldr	r3, [r1, #16]
 8007c80:	4605      	mov	r5, r0
 8007c82:	460c      	mov	r4, r1
 8007c84:	b913      	cbnz	r3, 8007c8c <_fflush_r+0x10>
 8007c86:	2500      	movs	r5, #0
 8007c88:	4628      	mov	r0, r5
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	b118      	cbz	r0, 8007c96 <_fflush_r+0x1a>
 8007c8e:	6983      	ldr	r3, [r0, #24]
 8007c90:	b90b      	cbnz	r3, 8007c96 <_fflush_r+0x1a>
 8007c92:	f000 f887 	bl	8007da4 <__sinit>
 8007c96:	4b14      	ldr	r3, [pc, #80]	; (8007ce8 <_fflush_r+0x6c>)
 8007c98:	429c      	cmp	r4, r3
 8007c9a:	d11b      	bne.n	8007cd4 <_fflush_r+0x58>
 8007c9c:	686c      	ldr	r4, [r5, #4]
 8007c9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d0ef      	beq.n	8007c86 <_fflush_r+0xa>
 8007ca6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ca8:	07d0      	lsls	r0, r2, #31
 8007caa:	d404      	bmi.n	8007cb6 <_fflush_r+0x3a>
 8007cac:	0599      	lsls	r1, r3, #22
 8007cae:	d402      	bmi.n	8007cb6 <_fflush_r+0x3a>
 8007cb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cb2:	f000 f915 	bl	8007ee0 <__retarget_lock_acquire_recursive>
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	4621      	mov	r1, r4
 8007cba:	f7ff ff59 	bl	8007b70 <__sflush_r>
 8007cbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cc0:	07da      	lsls	r2, r3, #31
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	d4e0      	bmi.n	8007c88 <_fflush_r+0xc>
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	059b      	lsls	r3, r3, #22
 8007cca:	d4dd      	bmi.n	8007c88 <_fflush_r+0xc>
 8007ccc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cce:	f000 f908 	bl	8007ee2 <__retarget_lock_release_recursive>
 8007cd2:	e7d9      	b.n	8007c88 <_fflush_r+0xc>
 8007cd4:	4b05      	ldr	r3, [pc, #20]	; (8007cec <_fflush_r+0x70>)
 8007cd6:	429c      	cmp	r4, r3
 8007cd8:	d101      	bne.n	8007cde <_fflush_r+0x62>
 8007cda:	68ac      	ldr	r4, [r5, #8]
 8007cdc:	e7df      	b.n	8007c9e <_fflush_r+0x22>
 8007cde:	4b04      	ldr	r3, [pc, #16]	; (8007cf0 <_fflush_r+0x74>)
 8007ce0:	429c      	cmp	r4, r3
 8007ce2:	bf08      	it	eq
 8007ce4:	68ec      	ldreq	r4, [r5, #12]
 8007ce6:	e7da      	b.n	8007c9e <_fflush_r+0x22>
 8007ce8:	08008594 	.word	0x08008594
 8007cec:	080085b4 	.word	0x080085b4
 8007cf0:	08008574 	.word	0x08008574

08007cf4 <std>:
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	b510      	push	{r4, lr}
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	e9c0 3300 	strd	r3, r3, [r0]
 8007cfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d02:	6083      	str	r3, [r0, #8]
 8007d04:	8181      	strh	r1, [r0, #12]
 8007d06:	6643      	str	r3, [r0, #100]	; 0x64
 8007d08:	81c2      	strh	r2, [r0, #14]
 8007d0a:	6183      	str	r3, [r0, #24]
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	2208      	movs	r2, #8
 8007d10:	305c      	adds	r0, #92	; 0x5c
 8007d12:	f7fd fba5 	bl	8005460 <memset>
 8007d16:	4b05      	ldr	r3, [pc, #20]	; (8007d2c <std+0x38>)
 8007d18:	6263      	str	r3, [r4, #36]	; 0x24
 8007d1a:	4b05      	ldr	r3, [pc, #20]	; (8007d30 <std+0x3c>)
 8007d1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d1e:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <std+0x40>)
 8007d20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d22:	4b05      	ldr	r3, [pc, #20]	; (8007d38 <std+0x44>)
 8007d24:	6224      	str	r4, [r4, #32]
 8007d26:	6323      	str	r3, [r4, #48]	; 0x30
 8007d28:	bd10      	pop	{r4, pc}
 8007d2a:	bf00      	nop
 8007d2c:	08008045 	.word	0x08008045
 8007d30:	08008067 	.word	0x08008067
 8007d34:	0800809f 	.word	0x0800809f
 8007d38:	080080c3 	.word	0x080080c3

08007d3c <_cleanup_r>:
 8007d3c:	4901      	ldr	r1, [pc, #4]	; (8007d44 <_cleanup_r+0x8>)
 8007d3e:	f000 b8af 	b.w	8007ea0 <_fwalk_reent>
 8007d42:	bf00      	nop
 8007d44:	08007c7d 	.word	0x08007c7d

08007d48 <__sfmoreglue>:
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	1e4a      	subs	r2, r1, #1
 8007d4c:	2568      	movs	r5, #104	; 0x68
 8007d4e:	4355      	muls	r5, r2
 8007d50:	460e      	mov	r6, r1
 8007d52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d56:	f7ff fa87 	bl	8007268 <_malloc_r>
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	b140      	cbz	r0, 8007d70 <__sfmoreglue+0x28>
 8007d5e:	2100      	movs	r1, #0
 8007d60:	e9c0 1600 	strd	r1, r6, [r0]
 8007d64:	300c      	adds	r0, #12
 8007d66:	60a0      	str	r0, [r4, #8]
 8007d68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d6c:	f7fd fb78 	bl	8005460 <memset>
 8007d70:	4620      	mov	r0, r4
 8007d72:	bd70      	pop	{r4, r5, r6, pc}

08007d74 <__sfp_lock_acquire>:
 8007d74:	4801      	ldr	r0, [pc, #4]	; (8007d7c <__sfp_lock_acquire+0x8>)
 8007d76:	f000 b8b3 	b.w	8007ee0 <__retarget_lock_acquire_recursive>
 8007d7a:	bf00      	nop
 8007d7c:	200004ac 	.word	0x200004ac

08007d80 <__sfp_lock_release>:
 8007d80:	4801      	ldr	r0, [pc, #4]	; (8007d88 <__sfp_lock_release+0x8>)
 8007d82:	f000 b8ae 	b.w	8007ee2 <__retarget_lock_release_recursive>
 8007d86:	bf00      	nop
 8007d88:	200004ac 	.word	0x200004ac

08007d8c <__sinit_lock_acquire>:
 8007d8c:	4801      	ldr	r0, [pc, #4]	; (8007d94 <__sinit_lock_acquire+0x8>)
 8007d8e:	f000 b8a7 	b.w	8007ee0 <__retarget_lock_acquire_recursive>
 8007d92:	bf00      	nop
 8007d94:	200004a7 	.word	0x200004a7

08007d98 <__sinit_lock_release>:
 8007d98:	4801      	ldr	r0, [pc, #4]	; (8007da0 <__sinit_lock_release+0x8>)
 8007d9a:	f000 b8a2 	b.w	8007ee2 <__retarget_lock_release_recursive>
 8007d9e:	bf00      	nop
 8007da0:	200004a7 	.word	0x200004a7

08007da4 <__sinit>:
 8007da4:	b510      	push	{r4, lr}
 8007da6:	4604      	mov	r4, r0
 8007da8:	f7ff fff0 	bl	8007d8c <__sinit_lock_acquire>
 8007dac:	69a3      	ldr	r3, [r4, #24]
 8007dae:	b11b      	cbz	r3, 8007db8 <__sinit+0x14>
 8007db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db4:	f7ff bff0 	b.w	8007d98 <__sinit_lock_release>
 8007db8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007dbc:	6523      	str	r3, [r4, #80]	; 0x50
 8007dbe:	4b13      	ldr	r3, [pc, #76]	; (8007e0c <__sinit+0x68>)
 8007dc0:	4a13      	ldr	r2, [pc, #76]	; (8007e10 <__sinit+0x6c>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dc6:	42a3      	cmp	r3, r4
 8007dc8:	bf04      	itt	eq
 8007dca:	2301      	moveq	r3, #1
 8007dcc:	61a3      	streq	r3, [r4, #24]
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f000 f820 	bl	8007e14 <__sfp>
 8007dd4:	6060      	str	r0, [r4, #4]
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	f000 f81c 	bl	8007e14 <__sfp>
 8007ddc:	60a0      	str	r0, [r4, #8]
 8007dde:	4620      	mov	r0, r4
 8007de0:	f000 f818 	bl	8007e14 <__sfp>
 8007de4:	2200      	movs	r2, #0
 8007de6:	60e0      	str	r0, [r4, #12]
 8007de8:	2104      	movs	r1, #4
 8007dea:	6860      	ldr	r0, [r4, #4]
 8007dec:	f7ff ff82 	bl	8007cf4 <std>
 8007df0:	68a0      	ldr	r0, [r4, #8]
 8007df2:	2201      	movs	r2, #1
 8007df4:	2109      	movs	r1, #9
 8007df6:	f7ff ff7d 	bl	8007cf4 <std>
 8007dfa:	68e0      	ldr	r0, [r4, #12]
 8007dfc:	2202      	movs	r2, #2
 8007dfe:	2112      	movs	r1, #18
 8007e00:	f7ff ff78 	bl	8007cf4 <std>
 8007e04:	2301      	movs	r3, #1
 8007e06:	61a3      	str	r3, [r4, #24]
 8007e08:	e7d2      	b.n	8007db0 <__sinit+0xc>
 8007e0a:	bf00      	nop
 8007e0c:	080081f4 	.word	0x080081f4
 8007e10:	08007d3d 	.word	0x08007d3d

08007e14 <__sfp>:
 8007e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e16:	4607      	mov	r7, r0
 8007e18:	f7ff ffac 	bl	8007d74 <__sfp_lock_acquire>
 8007e1c:	4b1e      	ldr	r3, [pc, #120]	; (8007e98 <__sfp+0x84>)
 8007e1e:	681e      	ldr	r6, [r3, #0]
 8007e20:	69b3      	ldr	r3, [r6, #24]
 8007e22:	b913      	cbnz	r3, 8007e2a <__sfp+0x16>
 8007e24:	4630      	mov	r0, r6
 8007e26:	f7ff ffbd 	bl	8007da4 <__sinit>
 8007e2a:	3648      	adds	r6, #72	; 0x48
 8007e2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e30:	3b01      	subs	r3, #1
 8007e32:	d503      	bpl.n	8007e3c <__sfp+0x28>
 8007e34:	6833      	ldr	r3, [r6, #0]
 8007e36:	b30b      	cbz	r3, 8007e7c <__sfp+0x68>
 8007e38:	6836      	ldr	r6, [r6, #0]
 8007e3a:	e7f7      	b.n	8007e2c <__sfp+0x18>
 8007e3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e40:	b9d5      	cbnz	r5, 8007e78 <__sfp+0x64>
 8007e42:	4b16      	ldr	r3, [pc, #88]	; (8007e9c <__sfp+0x88>)
 8007e44:	60e3      	str	r3, [r4, #12]
 8007e46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e4a:	6665      	str	r5, [r4, #100]	; 0x64
 8007e4c:	f000 f847 	bl	8007ede <__retarget_lock_init_recursive>
 8007e50:	f7ff ff96 	bl	8007d80 <__sfp_lock_release>
 8007e54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e5c:	6025      	str	r5, [r4, #0]
 8007e5e:	61a5      	str	r5, [r4, #24]
 8007e60:	2208      	movs	r2, #8
 8007e62:	4629      	mov	r1, r5
 8007e64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e68:	f7fd fafa 	bl	8005460 <memset>
 8007e6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e74:	4620      	mov	r0, r4
 8007e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e78:	3468      	adds	r4, #104	; 0x68
 8007e7a:	e7d9      	b.n	8007e30 <__sfp+0x1c>
 8007e7c:	2104      	movs	r1, #4
 8007e7e:	4638      	mov	r0, r7
 8007e80:	f7ff ff62 	bl	8007d48 <__sfmoreglue>
 8007e84:	4604      	mov	r4, r0
 8007e86:	6030      	str	r0, [r6, #0]
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	d1d5      	bne.n	8007e38 <__sfp+0x24>
 8007e8c:	f7ff ff78 	bl	8007d80 <__sfp_lock_release>
 8007e90:	230c      	movs	r3, #12
 8007e92:	603b      	str	r3, [r7, #0]
 8007e94:	e7ee      	b.n	8007e74 <__sfp+0x60>
 8007e96:	bf00      	nop
 8007e98:	080081f4 	.word	0x080081f4
 8007e9c:	ffff0001 	.word	0xffff0001

08007ea0 <_fwalk_reent>:
 8007ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	4688      	mov	r8, r1
 8007ea8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007eac:	2700      	movs	r7, #0
 8007eae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eb2:	f1b9 0901 	subs.w	r9, r9, #1
 8007eb6:	d505      	bpl.n	8007ec4 <_fwalk_reent+0x24>
 8007eb8:	6824      	ldr	r4, [r4, #0]
 8007eba:	2c00      	cmp	r4, #0
 8007ebc:	d1f7      	bne.n	8007eae <_fwalk_reent+0xe>
 8007ebe:	4638      	mov	r0, r7
 8007ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec4:	89ab      	ldrh	r3, [r5, #12]
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d907      	bls.n	8007eda <_fwalk_reent+0x3a>
 8007eca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	d003      	beq.n	8007eda <_fwalk_reent+0x3a>
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	47c0      	blx	r8
 8007ed8:	4307      	orrs	r7, r0
 8007eda:	3568      	adds	r5, #104	; 0x68
 8007edc:	e7e9      	b.n	8007eb2 <_fwalk_reent+0x12>

08007ede <__retarget_lock_init_recursive>:
 8007ede:	4770      	bx	lr

08007ee0 <__retarget_lock_acquire_recursive>:
 8007ee0:	4770      	bx	lr

08007ee2 <__retarget_lock_release_recursive>:
 8007ee2:	4770      	bx	lr

08007ee4 <__swhatbuf_r>:
 8007ee4:	b570      	push	{r4, r5, r6, lr}
 8007ee6:	460e      	mov	r6, r1
 8007ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eec:	2900      	cmp	r1, #0
 8007eee:	b096      	sub	sp, #88	; 0x58
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	461d      	mov	r5, r3
 8007ef4:	da07      	bge.n	8007f06 <__swhatbuf_r+0x22>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	602b      	str	r3, [r5, #0]
 8007efa:	89b3      	ldrh	r3, [r6, #12]
 8007efc:	061a      	lsls	r2, r3, #24
 8007efe:	d410      	bmi.n	8007f22 <__swhatbuf_r+0x3e>
 8007f00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f04:	e00e      	b.n	8007f24 <__swhatbuf_r+0x40>
 8007f06:	466a      	mov	r2, sp
 8007f08:	f000 f902 	bl	8008110 <_fstat_r>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	dbf2      	blt.n	8007ef6 <__swhatbuf_r+0x12>
 8007f10:	9a01      	ldr	r2, [sp, #4]
 8007f12:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f16:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f1a:	425a      	negs	r2, r3
 8007f1c:	415a      	adcs	r2, r3
 8007f1e:	602a      	str	r2, [r5, #0]
 8007f20:	e7ee      	b.n	8007f00 <__swhatbuf_r+0x1c>
 8007f22:	2340      	movs	r3, #64	; 0x40
 8007f24:	2000      	movs	r0, #0
 8007f26:	6023      	str	r3, [r4, #0]
 8007f28:	b016      	add	sp, #88	; 0x58
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}

08007f2c <__smakebuf_r>:
 8007f2c:	898b      	ldrh	r3, [r1, #12]
 8007f2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f30:	079d      	lsls	r5, r3, #30
 8007f32:	4606      	mov	r6, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	d507      	bpl.n	8007f48 <__smakebuf_r+0x1c>
 8007f38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f3c:	6023      	str	r3, [r4, #0]
 8007f3e:	6123      	str	r3, [r4, #16]
 8007f40:	2301      	movs	r3, #1
 8007f42:	6163      	str	r3, [r4, #20]
 8007f44:	b002      	add	sp, #8
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
 8007f48:	ab01      	add	r3, sp, #4
 8007f4a:	466a      	mov	r2, sp
 8007f4c:	f7ff ffca 	bl	8007ee4 <__swhatbuf_r>
 8007f50:	9900      	ldr	r1, [sp, #0]
 8007f52:	4605      	mov	r5, r0
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff f987 	bl	8007268 <_malloc_r>
 8007f5a:	b948      	cbnz	r0, 8007f70 <__smakebuf_r+0x44>
 8007f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f60:	059a      	lsls	r2, r3, #22
 8007f62:	d4ef      	bmi.n	8007f44 <__smakebuf_r+0x18>
 8007f64:	f023 0303 	bic.w	r3, r3, #3
 8007f68:	f043 0302 	orr.w	r3, r3, #2
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	e7e3      	b.n	8007f38 <__smakebuf_r+0xc>
 8007f70:	4b0d      	ldr	r3, [pc, #52]	; (8007fa8 <__smakebuf_r+0x7c>)
 8007f72:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f74:	89a3      	ldrh	r3, [r4, #12]
 8007f76:	6020      	str	r0, [r4, #0]
 8007f78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f7c:	81a3      	strh	r3, [r4, #12]
 8007f7e:	9b00      	ldr	r3, [sp, #0]
 8007f80:	6163      	str	r3, [r4, #20]
 8007f82:	9b01      	ldr	r3, [sp, #4]
 8007f84:	6120      	str	r0, [r4, #16]
 8007f86:	b15b      	cbz	r3, 8007fa0 <__smakebuf_r+0x74>
 8007f88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f000 f8d1 	bl	8008134 <_isatty_r>
 8007f92:	b128      	cbz	r0, 8007fa0 <__smakebuf_r+0x74>
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	f023 0303 	bic.w	r3, r3, #3
 8007f9a:	f043 0301 	orr.w	r3, r3, #1
 8007f9e:	81a3      	strh	r3, [r4, #12]
 8007fa0:	89a0      	ldrh	r0, [r4, #12]
 8007fa2:	4305      	orrs	r5, r0
 8007fa4:	81a5      	strh	r5, [r4, #12]
 8007fa6:	e7cd      	b.n	8007f44 <__smakebuf_r+0x18>
 8007fa8:	08007d3d 	.word	0x08007d3d

08007fac <_malloc_usable_size_r>:
 8007fac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fb0:	1f18      	subs	r0, r3, #4
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	bfbc      	itt	lt
 8007fb6:	580b      	ldrlt	r3, [r1, r0]
 8007fb8:	18c0      	addlt	r0, r0, r3
 8007fba:	4770      	bx	lr

08007fbc <_raise_r>:
 8007fbc:	291f      	cmp	r1, #31
 8007fbe:	b538      	push	{r3, r4, r5, lr}
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	460d      	mov	r5, r1
 8007fc4:	d904      	bls.n	8007fd0 <_raise_r+0x14>
 8007fc6:	2316      	movs	r3, #22
 8007fc8:	6003      	str	r3, [r0, #0]
 8007fca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007fd2:	b112      	cbz	r2, 8007fda <_raise_r+0x1e>
 8007fd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007fd8:	b94b      	cbnz	r3, 8007fee <_raise_r+0x32>
 8007fda:	4620      	mov	r0, r4
 8007fdc:	f000 f830 	bl	8008040 <_getpid_r>
 8007fe0:	462a      	mov	r2, r5
 8007fe2:	4601      	mov	r1, r0
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fea:	f000 b817 	b.w	800801c <_kill_r>
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d00a      	beq.n	8008008 <_raise_r+0x4c>
 8007ff2:	1c59      	adds	r1, r3, #1
 8007ff4:	d103      	bne.n	8007ffe <_raise_r+0x42>
 8007ff6:	2316      	movs	r3, #22
 8007ff8:	6003      	str	r3, [r0, #0]
 8007ffa:	2001      	movs	r0, #1
 8007ffc:	e7e7      	b.n	8007fce <_raise_r+0x12>
 8007ffe:	2400      	movs	r4, #0
 8008000:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008004:	4628      	mov	r0, r5
 8008006:	4798      	blx	r3
 8008008:	2000      	movs	r0, #0
 800800a:	e7e0      	b.n	8007fce <_raise_r+0x12>

0800800c <raise>:
 800800c:	4b02      	ldr	r3, [pc, #8]	; (8008018 <raise+0xc>)
 800800e:	4601      	mov	r1, r0
 8008010:	6818      	ldr	r0, [r3, #0]
 8008012:	f7ff bfd3 	b.w	8007fbc <_raise_r>
 8008016:	bf00      	nop
 8008018:	2000000c 	.word	0x2000000c

0800801c <_kill_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d07      	ldr	r5, [pc, #28]	; (800803c <_kill_r+0x20>)
 8008020:	2300      	movs	r3, #0
 8008022:	4604      	mov	r4, r0
 8008024:	4608      	mov	r0, r1
 8008026:	4611      	mov	r1, r2
 8008028:	602b      	str	r3, [r5, #0]
 800802a:	f7f9 fef3 	bl	8001e14 <_kill>
 800802e:	1c43      	adds	r3, r0, #1
 8008030:	d102      	bne.n	8008038 <_kill_r+0x1c>
 8008032:	682b      	ldr	r3, [r5, #0]
 8008034:	b103      	cbz	r3, 8008038 <_kill_r+0x1c>
 8008036:	6023      	str	r3, [r4, #0]
 8008038:	bd38      	pop	{r3, r4, r5, pc}
 800803a:	bf00      	nop
 800803c:	200004a0 	.word	0x200004a0

08008040 <_getpid_r>:
 8008040:	f7f9 bee0 	b.w	8001e04 <_getpid>

08008044 <__sread>:
 8008044:	b510      	push	{r4, lr}
 8008046:	460c      	mov	r4, r1
 8008048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800804c:	f000 f894 	bl	8008178 <_read_r>
 8008050:	2800      	cmp	r0, #0
 8008052:	bfab      	itete	ge
 8008054:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008056:	89a3      	ldrhlt	r3, [r4, #12]
 8008058:	181b      	addge	r3, r3, r0
 800805a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800805e:	bfac      	ite	ge
 8008060:	6563      	strge	r3, [r4, #84]	; 0x54
 8008062:	81a3      	strhlt	r3, [r4, #12]
 8008064:	bd10      	pop	{r4, pc}

08008066 <__swrite>:
 8008066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800806a:	461f      	mov	r7, r3
 800806c:	898b      	ldrh	r3, [r1, #12]
 800806e:	05db      	lsls	r3, r3, #23
 8008070:	4605      	mov	r5, r0
 8008072:	460c      	mov	r4, r1
 8008074:	4616      	mov	r6, r2
 8008076:	d505      	bpl.n	8008084 <__swrite+0x1e>
 8008078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800807c:	2302      	movs	r3, #2
 800807e:	2200      	movs	r2, #0
 8008080:	f000 f868 	bl	8008154 <_lseek_r>
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800808a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800808e:	81a3      	strh	r3, [r4, #12]
 8008090:	4632      	mov	r2, r6
 8008092:	463b      	mov	r3, r7
 8008094:	4628      	mov	r0, r5
 8008096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800809a:	f000 b817 	b.w	80080cc <_write_r>

0800809e <__sseek>:
 800809e:	b510      	push	{r4, lr}
 80080a0:	460c      	mov	r4, r1
 80080a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a6:	f000 f855 	bl	8008154 <_lseek_r>
 80080aa:	1c43      	adds	r3, r0, #1
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	bf15      	itete	ne
 80080b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80080b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080ba:	81a3      	strheq	r3, [r4, #12]
 80080bc:	bf18      	it	ne
 80080be:	81a3      	strhne	r3, [r4, #12]
 80080c0:	bd10      	pop	{r4, pc}

080080c2 <__sclose>:
 80080c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c6:	f000 b813 	b.w	80080f0 <_close_r>
	...

080080cc <_write_r>:
 80080cc:	b538      	push	{r3, r4, r5, lr}
 80080ce:	4d07      	ldr	r5, [pc, #28]	; (80080ec <_write_r+0x20>)
 80080d0:	4604      	mov	r4, r0
 80080d2:	4608      	mov	r0, r1
 80080d4:	4611      	mov	r1, r2
 80080d6:	2200      	movs	r2, #0
 80080d8:	602a      	str	r2, [r5, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	f7f9 fed1 	bl	8001e82 <_write>
 80080e0:	1c43      	adds	r3, r0, #1
 80080e2:	d102      	bne.n	80080ea <_write_r+0x1e>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	b103      	cbz	r3, 80080ea <_write_r+0x1e>
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	200004a0 	.word	0x200004a0

080080f0 <_close_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d06      	ldr	r5, [pc, #24]	; (800810c <_close_r+0x1c>)
 80080f4:	2300      	movs	r3, #0
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	f7f9 fedd 	bl	8001eba <_close>
 8008100:	1c43      	adds	r3, r0, #1
 8008102:	d102      	bne.n	800810a <_close_r+0x1a>
 8008104:	682b      	ldr	r3, [r5, #0]
 8008106:	b103      	cbz	r3, 800810a <_close_r+0x1a>
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	bd38      	pop	{r3, r4, r5, pc}
 800810c:	200004a0 	.word	0x200004a0

08008110 <_fstat_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4d07      	ldr	r5, [pc, #28]	; (8008130 <_fstat_r+0x20>)
 8008114:	2300      	movs	r3, #0
 8008116:	4604      	mov	r4, r0
 8008118:	4608      	mov	r0, r1
 800811a:	4611      	mov	r1, r2
 800811c:	602b      	str	r3, [r5, #0]
 800811e:	f7f9 fed8 	bl	8001ed2 <_fstat>
 8008122:	1c43      	adds	r3, r0, #1
 8008124:	d102      	bne.n	800812c <_fstat_r+0x1c>
 8008126:	682b      	ldr	r3, [r5, #0]
 8008128:	b103      	cbz	r3, 800812c <_fstat_r+0x1c>
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	bd38      	pop	{r3, r4, r5, pc}
 800812e:	bf00      	nop
 8008130:	200004a0 	.word	0x200004a0

08008134 <_isatty_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d06      	ldr	r5, [pc, #24]	; (8008150 <_isatty_r+0x1c>)
 8008138:	2300      	movs	r3, #0
 800813a:	4604      	mov	r4, r0
 800813c:	4608      	mov	r0, r1
 800813e:	602b      	str	r3, [r5, #0]
 8008140:	f7f9 fed7 	bl	8001ef2 <_isatty>
 8008144:	1c43      	adds	r3, r0, #1
 8008146:	d102      	bne.n	800814e <_isatty_r+0x1a>
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	b103      	cbz	r3, 800814e <_isatty_r+0x1a>
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	bd38      	pop	{r3, r4, r5, pc}
 8008150:	200004a0 	.word	0x200004a0

08008154 <_lseek_r>:
 8008154:	b538      	push	{r3, r4, r5, lr}
 8008156:	4d07      	ldr	r5, [pc, #28]	; (8008174 <_lseek_r+0x20>)
 8008158:	4604      	mov	r4, r0
 800815a:	4608      	mov	r0, r1
 800815c:	4611      	mov	r1, r2
 800815e:	2200      	movs	r2, #0
 8008160:	602a      	str	r2, [r5, #0]
 8008162:	461a      	mov	r2, r3
 8008164:	f7f9 fed0 	bl	8001f08 <_lseek>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_lseek_r+0x1e>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_lseek_r+0x1e>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	200004a0 	.word	0x200004a0

08008178 <_read_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	4d07      	ldr	r5, [pc, #28]	; (8008198 <_read_r+0x20>)
 800817c:	4604      	mov	r4, r0
 800817e:	4608      	mov	r0, r1
 8008180:	4611      	mov	r1, r2
 8008182:	2200      	movs	r2, #0
 8008184:	602a      	str	r2, [r5, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	f7f9 fe5e 	bl	8001e48 <_read>
 800818c:	1c43      	adds	r3, r0, #1
 800818e:	d102      	bne.n	8008196 <_read_r+0x1e>
 8008190:	682b      	ldr	r3, [r5, #0]
 8008192:	b103      	cbz	r3, 8008196 <_read_r+0x1e>
 8008194:	6023      	str	r3, [r4, #0]
 8008196:	bd38      	pop	{r3, r4, r5, pc}
 8008198:	200004a0 	.word	0x200004a0

0800819c <_init>:
 800819c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819e:	bf00      	nop
 80081a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081a2:	bc08      	pop	{r3}
 80081a4:	469e      	mov	lr, r3
 80081a6:	4770      	bx	lr

080081a8 <_fini>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr
