# Introduction #

Intel Nehalem processors support the Architectural Performance Monitoring Version 3.

It has the following support for performance monitoring:

  * Four general purpose performance counter registers (48 bit wide)
  * Three fixed function performance counter registers (48 bit wide)
    * INSTRUCTIONS RETIRED ANY
    * CPU CLK UNHALTED CORE
    * CPU CLK UNHALTED REF
  * Most events can be measured per SMT thread
  * Eight uncore performance counters  per socket


# Performance groups #

For an exact documentation of the performance groups call likwid-perfctr with the -g GROUP\_TAG -H switch. This will output a detailed documentation of the performance group.

Supported Groups:

BRANCH: Branch prediction miss rate/ratio<br>
CACHE: Data cache miss rate/ratio<br>
CLOCK: Clock of cores<br>
DATA: Load to store ratio<br>
FLOPS_DP: Double Precision MFlops/s<br>
FLOPS_SP: Single Precision MFlops/s<br>
FLOPS_X87: X87 MFlops/s<br>
L2: L2 cache bandwidth in MBytes/s<br>
L2CACHE: L2 cache miss rate/ratio<br>
L3: L3 cache bandwidth in MBytes/s<br>
L3CACHE: L3 cache miss rate/ratio<br>
MEM: Main memory bandwidth in MBytes/s<br>
SCHEDULER: Double Precision MFlops/s<br>
TLB: TLB miss rate/ratio<br>
<br>
<h1>Counters</h1>

2 Fixed Counters: FIXC0, FIXC1.<br>
<br>
4 General Purpose Counters: PMC0, PMC1, PMC2, PMC3.<br>
<br>
8 Uncore Counters: UPMC0, UPMC1, UPMC2, UPMC3, UPMC4, UPMC5, UPMC6, UPMC7<br>
<br>
<h1>Events</h1>

This architecture has 480 events.<br>
For a recent list of supported events execute likwid-perfctr with the -e switch.<br>
<br>
Event tags (tag, id, umask, counters):<br>
<br>
INSTR_RETIRED_ANY, 0x0, 0x0, FIXC0 <br>
CPU_CLK_UNHALTED_CORE, 0x0, 0x0, FIXC1 <br>
SB_FORWARD_ANY, 0x2, 0x1, PMC <br>
LOAD_BLOCK_STD, 0x3, 0x1, PMC <br>
LOAD_BLOCK_ADDRESS_OFFSET, 0x3, 0x4, PMC <br>
SB_DRAIN_ANY, 0x4, 0x7, PMC <br>
MISALIGN_MEM_REF_LOAD, 0x5, 0x1, PMC <br>
MISALIGN_MEM_REF_STORE, 0x5, 0x2, PMC <br>
MISALIGN_MEM_REF_ANY, 0x5, 0x3, PMC <br>
STORE_BLOCK_NOT_STA, 0x6, 0x1, PMC <br>
STORE_BLOCK_STA, 0x6, 0x2, PMC <br>
STORE_BLOCK_AT_RET, 0x6, 0x4, PMC <br>
STORE_BLOCK_L1D_BLOCK, 0x6, 0x8, PMC <br>
STORE_BLOCK_ANY, 0x6, 0xF, PMC <br>
PARTIAL_ADDRESS_ALIAS, 0x7, 0x1, PMC <br>
DTLB_LOAD_MISSES_ANY, 0x8, 0x1, PMC <br>
DTLB_LOAD_MISSES_WALK_COMPLETED, 0x8, 0x2, PMC <br>
DTLB_LOAD_MISSES_STLB_HIT, 0x8, 0x10, PMC <br>
DTLB_LOAD_MISSES_PDE_MISS, 0x8, 0x20, PMC <br>
DTLB_LOAD_MISSES_PDP_MISS, 0x8, 0x40, PMC <br>
DTLB_LOAD_MISSES_LARGE_WALK_COMPLETED, 0x8, 0x80, PMC <br>
MEMORY_DISAMBIGURATION_RESET, 0x9, 0x1, PMC <br>
MEMORY_DISAMBIGURATION_SUCCESS, 0x9, 0x1, PMC <br>
MEMORY_DISAMBIGURATION_WATCHDOG, 0x9, 0x1, PMC <br>
MEMORY_DISAMBIGURATION_WATCH_CYCLES, 0x9, 0x1, PMC <br>
MEM_INST_RETIRED_LOADS, 0xB, 0x1, PMC <br>
MEM_INST_RETIRED_STORES, 0xB, 0x2, PMC <br>
MEM_INST_RETIRED_LATENCY_ABOVE_THRESHOLD, 0xB, 0x10, PMC <br>
MEM_STORE_RETIRED_DTLB_MISS, 0xC, 0x1, PMC <br>
UOPS_ISSUED_ANY, 0xE, 0x1, PMC <br>
UOPS_ISSUED_FUSED, 0xE, 0x2, PMC <br>
MEM_UNCORE_RETIRED_OTHER_CORE_L2_HITM, 0xF, 0x2, PMC <br>
MEM_UNCORE_RETIRED_REMOTE_CACHE_LOCAL_HOME_HIT, 0xF, 0x8, PMC <br>
MEM_UNCORE_RETIRED_REMOTE_DRAM, 0xF, 0x10, PMC <br>
MEM_UNCORE_RETIRED_LOCAL_DRAM, 0xF, 0x20, PMC <br>
FP_COMP_OPS_EXE_X87, 0x10, 0x1, PMC <br>
FP_COMP_OPS_EXE_MMX, 0x10, 0x2, PMC <br>
FP_COMP_OPS_EXE_SSE_FP, 0x10, 0x4, PMC <br>
FP_COMP_OPS_EXE_SSE2_INTEGER, 0x10, 0x8, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_PACKED, 0x10, 0x10, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_SCALAR, 0x10, 0x20, PMC <br>
FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION, 0x10, 0x40, PMC <br>
FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISION, 0x10, 0x80, PMC <br>
SIMD_INT_128_PACKED_MPY, 0x12, 0x1, PMC <br>
SIMD_INT_128_PACKED_SHIFT, 0x12, 0x2, PMC <br>
SIMD_INT_128_PACK, 0x12, 0x4, PMC <br>
SIMD_INT_128_UNPACK, 0x12, 0x8, PMC <br>
SIMD_INT_128_PACKED_LOGICAL, 0x12, 0x10, PMC <br>
SIMD_INT_128_PACKED_ARITH, 0x12, 0x20, PMC <br>
SIMD_INT_128_SHUFFLE_MOVE, 0x12, 0x40, PMC <br>
LOAD_DISPATCH_RS, 0x13, 0x1, PMC <br>
LOAD_DISPATCH_RS_DELAYED, 0x13, 0x2, PMC <br>
LOAD_DISPATCH_MOB, 0x13, 0x4, PMC <br>
LOAD_DISPATCH_ANY, 0x13, 0x7, PMC <br>
ARITH_CYCLES_DIV_BUSY, 0x14, 0x1, PMC <br>
ARITH_MUL, 0x14, 0x2, PMC <br>
INST_QUEUE_WRITES, 0x17, 0x1, PMC <br>
INST_DECODED_DECO, 0x18, 0x1, PMC <br>
TWO_UPOS_INST_DECODED, 0x19, 0x1, PMC <br>
HW_INT_RCV, 0x1D, 0x1, PMC <br>
HW_CYCLES_MASKED, 0x1D, 0x2, PMC <br>
HW_CYCLES_PENDING_AND_MASKED, 0x1D, 0x4, PMC <br>
INST_QUEUE_WRITE_CYCLES, 0x1E, 0x1, PMC <br>
LSD_OVERFLOW, 0x20, 0x1, PMC <br>
L2_RQSTS_LD_HIT, 0x24, 0x1, PMC <br>
L2_RQSTS_LD_MISS, 0x24, 0x2, PMC <br>
L2_RQSTS_LOADS, 0x24, 0x3, PMC <br>
L2_RQSTS_RFO_HIT, 0x24, 0x4, PMC <br>
L2_RQSTS_RFO_MISS, 0x24, 0x8, PMC <br>
L2_RQSTS_RFOS, 0x24, 0xC, PMC <br>
L2_RQSTS_IFETCH_HIT, 0x24, 0x10, PMC <br>
L2_RQSTS_IFETCH_MISS, 0x24, 0x20, PMC <br>
L2_RQSTS_IFETCHES, 0x24, 0x30, PMC <br>
L2_RQSTS_PREFETCH_HIT, 0x24, 0x40, PMC <br>
L2_RQSTS_PREFETCH_MISS, 0x24, 0x80, PMC <br>
L2_RQSTS_PREFETCHES, 0x24, 0xC0, PMC <br>
L2_RQSTS_MISS, 0x24, 0xAA, PMC <br>
L2_RQSTS_REFERENCES, 0x24, 0xFF, PMC <br>
L2_DATA_RQSTS_DEMAND_I_STATE, 0x26, 0x1, PMC <br>
L2_DATA_RQSTS_DEMAND_S_STATE, 0x26, 0x2, PMC <br>
L2_DATA_RQSTS_DEMAND_E_STATE, 0x26, 0x4, PMC <br>
L2_DATA_RQSTS_DEMAND_M_STATE, 0x26, 0x8, PMC <br>
L2_DATA_RQSTS_DEMAND_MESI, 0x26, 0xF, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_I_STATE, 0x26, 0x10, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_S_STATE, 0x26, 0x20, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_E_STATE, 0x26, 0x40, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_M_STATE, 0x26, 0x80, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_MESI, 0x26, 0xF0, PMC <br>
L2_DATA_RQSTS_DEMAND_PREFETCH_ANY, 0x26, 0xFF, PMC <br>
L2_WRITE_RFO_I_STATE, 0x27, 0x1, PMC <br>
L2_WRITE_RFO_S_STATE, 0x27, 0x2, PMC <br>
L2_WRITE_RFO_E_STATE, 0x27, 0x4, PMC <br>
L2_WRITE_RFO_M_STATE, 0x27, 0x8, PMC <br>
L2_WRITE_RFO_HIT, 0x27, 0xE, PMC <br>
L2_WRITE_RFO_MESI, 0x27, 0xF, PMC <br>
L2_WRITE_LOCK_I_STATE, 0x27, 0x10, PMC <br>
L2_WRITE_LOCK_S_STATE, 0x27, 0x20, PMC <br>
L2_WRITE_LOCK_E_STATE, 0x27, 0x40, PMC <br>
L2_WRITE_LOCK_M_STATE, 0x27, 0x80, PMC <br>
L2_WRITE_LOCK_HIT, 0x27, 0xE0, PMC <br>
L2_WRITE_LOCK_MESI, 0x27, 0xF0, PMC <br>
L1D_WB_L2_I_STATE, 0x28, 0x1, PMC <br>
L1D_WB_L2_S_STATE, 0x28, 0x2, PMC <br>
L1D_WB_L2_E_STATE, 0x28, 0x4, PMC <br>
L1D_WB_L2_M_STATE, 0x28, 0x8, PMC <br>
L1D_WB_L2_MESI, 0x28, 0xF, PMC <br>
L3_LAT_CACHE_REFERENCE, 0x2E, 0x4F, PMC <br>
L3_LAT_CACHE_MISS, 0x2E, 0x41, PMC <br>
CPU_CLOCK_UNHALTED_THREAD_P, 0x3C, 0x0, PMC <br>
CPU_CLOCK_UNHALTED_REF_P, 0x3C, 0x1, PMC <br>
UOPS_DECODED_DEC0, 0x3C, 0x1, PMC <br>
L1D_CACHE_LD_I_STATE, 0x40, 0x1, PMC0|PMC1 <br>
L1D_CACHE_LD_S_STATE, 0x40, 0x2, PMC0|PMC1 <br>
L1D_CACHE_LD_E_STATE, 0x40, 0x4, PMC0|PMC1 <br>
L1D_CACHE_LD_M_STATE, 0x40, 0x8, PMC0|PMC1 <br>
L1D_CACHE_LD_MESI, 0x40, 0xF, PMC0|PMC1 <br>
L1D_CACHE_ST_I_STATE, 0x41, 0x1, PMC0|PMC1 <br>
L1D_CACHE_ST_S_STATE, 0x41, 0x2, PMC0|PMC1 <br>
L1D_CACHE_ST_E_STATE, 0x41, 0x4, PMC0|PMC1 <br>
L1D_CACHE_ST_M_STATE, 0x41, 0x8, PMC0|PMC1 <br>
L1D_CACHE_ST_MESI, 0x41, 0xF, PMC0|PMC1 <br>
L1D_CACHE_LOCK_HIT, 0x42, 0x1, PMC0|PMC1 <br>
L1D_CACHE_LOCK_S_STATE, 0x42, 0x2, PMC0|PMC1 <br>
L1D_CACHE_LOCK_E_STATE, 0x42, 0x4, PMC0|PMC1 <br>
L1D_CACHE_LOCK_M_STATE, 0x42, 0x8, PMC0|PMC1 <br>
L1D_ALL_REF_ANY, 0x43, 0x1, PMC0|PMC1 <br>
L1D_ALL_REF_CACHEABLE, 0x43, 0x2, PMC0|PMC1 <br>
L1D_PEND_MISS_LOAD_BUFFERS_FULL, 0x48, 0x2, PMC0|PMC1 <br>
DTLB_MISSES_ANY, 0x49, 0x1, PMC <br>
DTLB_MISSES_WALK_COMPLETED, 0x49, 0x2, PMC <br>
DTLB_MISSES_STLB_HIT, 0x49, 0x10, PMC <br>
DTLB_MISSES_PDE_MISS, 0x49, 0x20, PMC <br>
DTLB_MISSES_PDP_MISS, 0x49, 0x40, PMC <br>
DTLB_MISSES_LARGE_WALK_COMPLETED, 0x49, 0x80, PMC <br>
SSE_MEM_EXEC_NTA, 0x4B, 0x1, PMC <br>
SSE_MEM_EXEC_STREAMING_STORES, 0x4B, 0x8, PMC <br>
LOAD_HIT_PRE, 0x4C, 0x1, PMC <br>
SFENCE_CYCLES, 0x4D, 0x1, PMC <br>
L1D_PREFETCH_REQUESTS, 0x4E, 0x1, PMC <br>
L1D_PREFETCH_MISS, 0x4E, 0x2, PMC <br>
L1D_PREFETCH_TRIGGERS, 0x4E, 0x4, PMC <br>
EPT_EPDE_MISS, 0x4F, 0x2, PMC <br>
EPT_EPDPE_HIT, 0x4F, 0x4, PMC <br>
EPT_EPDPE_MISS, 0x4F, 0x8, PMC <br>
L1D_REPL, 0x51, 0x1, PMC0|PMC1 <br>
L1D_M_REPL, 0x51, 0x2, PMC0|PMC1 <br>
L1D_M_EVICT, 0x51, 0x4, PMC0|PMC1 <br>
L1D_M_SNOOP_EVICT, 0x51, 0x8, PMC0|PMC1 <br>
L1D_CACHE_PREFETCH_LOCK_FB_HIT, 0x52, 0x1, PMC <br>
L1D_CACHE_LOCK_FB_HIT, 0x53, 0x1, PMC0|PMC1 <br>
OFFCORE_EVENTS_OUTSTANDING_DEMAND_READ_DATA, 0x60, 0x1, PMC <br>
OFFCORE_EVENTS_OUTSTANDING_DEMAND_READ_CODE, 0x60, 0x2, PMC <br>
OFFCORE_EVENTS_OUTSTANDING_DEMAND_RFO, 0x60, 0x4, PMC <br>
OFFCORE_EVENTS_OUTSTANDING_ANY_READ, 0x60, 0x8, PMC <br>
CACHE_LOCK_CYCLES_L1D_L2, 0x63, 0x1, PMC <br>
CACHE_LOCK_CYCLES_L1D, 0x63, 0x2, PMC <br>
IO_TRANSACTIONS, 0x6C, 0x1, PMC <br>
L1I_HITS, 0x80, 0x1, PMC <br>
L1I_MISSES, 0x80, 0x2, PMC <br>
L1I_READS, 0x80, 0x3, PMC <br>
L1I_CYCLES_STALLED, 0x80, 0x4, PMC <br>
IFU_IVC_FULL, 0x81, 0x1, PMC <br>
IFU_IVC_L1I_EVICTION, 0x81, 0x2, PMC <br>
LARGE_ITLB_HIT, 0x82, 0x1, PMC <br>
L1I_OPPORTUNISTIC_HITS, 0x83, 0x1, PMC <br>
ITLB_MISSES_ANY, 0x85, 0x1, PMC <br>
ITLB_MISSES_WALK_COMPLETED, 0x85, 0x2, PMC <br>
ITLB_STALL_LCP, 0x87, 0x1, PMC <br>
ITLB_STALL_MRU, 0x87, 0x2, PMC <br>
ITLB_STALL_IQ_FULL, 0x87, 0x4, PMC <br>
ITLB_STALL_REGEN, 0x87, 0x8, PMC <br>
ITLB_STALL_ANY, 0x87, 0xF, PMC <br>
BR_INST_EXEC_COND, 0x88, 0x1, PMC <br>
BR_INST_EXEC_DIRECT, 0x88, 0x2, PMC <br>
BR_INST_EXEC_INDIRECT_NON_CALL, 0x88, 0x4, PMC <br>
BR_INST_EXEC_NON_CALLS, 0x88, 0x7, PMC <br>
BR_INST_EXEC_RETURN_NEAR, 0x88, 0x8, PMC <br>
BR_INST_EXEC_DIRECT_NEAR_CALL, 0x88, 0x10, PMC <br>
BR_INST_EXEC_INDIRECT_NEAR_CALL, 0x88, 0x20, PMC <br>
BR_INST_EXEC_NEAR_CALLS, 0x88, 0x30, PMC <br>
BR_INST_EXEC_TAKEN, 0x88, 0x40, PMC <br>
BR_INST_EXEC_ANY, 0x88, 0x7F, PMC <br>
BR_MISP_EXEC_COND, 0x89, 0x1, PMC <br>
BR_MISP_EXEC_DIRECT, 0x89, 0x2, PMC <br>
BR_MISP_EXEC_INDIRECT_NON_CALL, 0x89, 0x4, PMC <br>
BR_MISP_EXEC_NON_CALLS, 0x89, 0x7, PMC <br>
BR_MISP_EXEC_RETURN_NEAR, 0x89, 0x8, PMC <br>
BR_MISP_EXEC_DIRECT_NEAR_CALL, 0x89, 0x10, PMC <br>
BR_MISP_EXEC_INDIRECT_NEAR_CALL, 0x89, 0x20, PMC <br>
BR_MISP_EXEC_NEAR_CALLS, 0x89, 0x30, PMC <br>
BR_MISP_EXEC_TAKEN, 0x89, 0x40, PMC <br>
BR_MISP_EXEC_ANY, 0x89, 0x7F, PMC <br>
RESOURCE_STALLS_ANY, 0xA2, 0x1, PMC <br>
RESOURCE_STALLS_LOAD, 0xA2, 0x2, PMC <br>
RESOURCE_STALLS_RS_FULL, 0xA2, 0x4, PMC <br>
RESOURCE_STALLS_STORE, 0xA2, 0x8, PMC <br>
RESOURCE_STALLS_ROB_FULL, 0xA2, 0x10, PMC <br>
RESOURCE_STALLS_FPCW, 0xA2, 0x20, PMC <br>
RESOURCE_STALLS_MXCSR, 0xA2, 0x40, PMC <br>
RESOURCE_STALLS_OTHER, 0xA2, 0x80, PMC <br>
MACRO_INSTS_FUSIONS_DECODED, 0xA6, 0x1, PMC <br>
BACLEAR_FORCE_IQ, 0xA7, 0x1, PMC <br>
LSD_UOPS, 0xA8, 0x1, PMC <br>
ITLB_FLUSH, 0xAE, 0x1, PMC <br>
OFFCORE_REQUESTS_L1D_WRITEBACK, 0xB0, 0x40, PMC <br>
UOPS_EXECUTED_PORT0, 0xB1, 0x1, PMC <br>
UOPS_EXECUTED_PORT1, 0xB1, 0x2, PMC <br>
UOPS_EXECUTED_PORT2_CORE, 0xB1, 0x4, PMC <br>
UOPS_EXECUTED_PORT3_CORE, 0xB1, 0x8, PMC <br>
UOPS_EXECUTED_PORT4_CORE, 0xB1, 0x10, PMC <br>
UOPS_EXECUTED_PORT5, 0xB1, 0x20, PMC <br>
UOPS_EXECUTED_PORT015, 0xB1, 0x40, PMC <br>
UOPS_EXECUTED_PORT234, 0xB1, 0x80, PMC <br>
OFFCORE_REQUESTS_SQ_FULL, 0xB2, 0x1, PMC <br>
SNOOP_RESPONSE_HIT, 0xB8, 0x1, PMC <br>
SNOOP_RESPONSE_HITE, 0xB8, 0x2, PMC <br>
SNOOP_RESPONSE_HITM, 0xB8, 0x4, PMC <br>
INST_RETIRED_ANY_P, 0xC0, 0x1, PMC <br>
INST_RETIRED_X87, 0xC0, 0x2, PMC <br>
INST_RETIRED_MMX, 0xC0, 0x4, PMC <br>
UOPS_RETIRED_ANY, 0xC2, 0x1, PMC <br>
UOPS_RETIRED_RETIRE_SLOTS, 0xC2, 0x2, PMC <br>
UOPS_RETIRED_MACRO_FUSED, 0xC2, 0x4, PMC <br>
MACHINE_CLEARS_CYCLES, 0xC3, 0x1, PMC <br>
MACHINE_CLEARS_MEM_ORDER, 0xC3, 0x2, PMC <br>
MACHINE_CLEARS_SMC, 0xC3, 0x4, PMC <br>
BR_INST_RETIRED_ALL_BRANCHES2, 0xC4, 0x0, PMC <br>
BR_INST_RETIRED_CONDITIONAL, 0xC4, 0x1, PMC <br>
BR_INST_RETIRED_NEAR_CALL, 0xC4, 0x2, PMC <br>
BR_INST_RETIRED_ALL_BRANCHES, 0xC4, 0x4, PMC <br>
BR_MISP_RETIRED_ALL_BRANCHES, 0xC5, 0x0, PMC <br>
BR_MISP_RETIRED_NEAR_CALL, 0xC5, 0x2, PMC <br>
SSEX_UOPS_RETIRED_PACKED_SINGLE, 0xC7, 0x1, PMC <br>
SSEX_UOPS_RETIRED_SCALAR_SINGLE, 0xC7, 0x2, PMC <br>
SSEX_UOPS_RETIRED_PACKED_DOUBLE, 0xC7, 0x4, PMC <br>
SSEX_UOPS_RETIRED_SCALAR_DOUBLE, 0xC7, 0x8, PMC <br>
SSEX_UOPS_RETIRED_VECTOR_INTEGER, 0xC7, 0x10, PMC <br>
ITLB_MISS_RETIRED, 0xC8, 0x20, PMC <br>
MEM_LOAD_RETIRED_L1D_HIT, 0xCB, 0x1, PMC <br>
MEM_LOAD_RETIRED_L2_HIT, 0xCB, 0x2, PMC <br>
MEM_LOAD_RETIRED_L3_UNSHARED_HIT, 0xCB, 0x4, PMC <br>
MEM_LOAD_RETIRED_OTHER_CORE_L2_HIT_HITM, 0xCB, 0x8, PMC <br>
MEM_LOAD_RETIRED_L3_MISS, 0xCB, 0x10, PMC <br>
MEM_LOAD_RETIRED_HIT_LFB, 0xCB, 0x40, PMC <br>
MEM_LOAD_RETIRED_DTLB_MISS, 0xCB, 0x80, PMC <br>
FP_MMX_TRANS_TO_FP, 0xCC, 0x1, PMC <br>
FP_MMX_TRANS_TO_MMX, 0xCC, 0x2, PMC <br>
FP_MMX_TRANS_TO_ANY, 0xCC, 0x3, PMC <br>
MACRO_INSTS_DECODED, 0xD0, 0x1, PMC <br>
UOPS_DECODED_MS, 0xD1, 0x2, PMC <br>
UOPS_DECODED_ESP_FOLDING, 0xD1, 0x4, PMC <br>
UOPS_DECODED_ESP_SYNC, 0xD1, 0x8, PMC <br>
RAT_STALLS_FLAGS, 0xD2, 0x1, PMC <br>
RAT_STALLS_REGISTERS, 0xD2, 0x2, PMC <br>
RAT_STALLS_ROB_READ_PORT, 0xD2, 0x4, PMC <br>
RAT_STALLS_SCOREBOARD, 0xD2, 0x8, PMC <br>
RAT_STALLS_ANY, 0xD2, 0xF, PMC <br>
SEG_RENAME_STALLS, 0xD4, 0x1, PMC <br>
ES_SEG_RENAMES, 0xD5, 0x1, PMC <br>
UOP_UNFUSION, 0xDB, 0x1, PMC <br>
BR_INST_DECODED, 0xE0, 0x1, PMC <br>
BPU_MISSED_CALL_RET, 0xE5, 0x1, PMC <br>
BACLEAR_CLEAR, 0xE6, 0x1, PMC <br>
BACLEAR_BAD_TARGET, 0xE6, 0x2, PMC <br>
BPU_CLEARS_EARLY, 0xE8, 0x1, PMC <br>
BPU_CLEARS_LATE, 0xE8, 0x2, PMC <br>
BPU_CLEARS_ANY, 0xE8, 0x3, PMC <br>
L2_TRANSACTIONS_LOAD, 0xF0, 0x1, PMC <br>
L2_TRANSACTIONS_RFO, 0xF0, 0x2, PMC <br>
L2_TRANSACTIONS_IFETCH, 0xF0, 0x4, PMC <br>
L2_TRANSACTIONS_PREFETCH, 0xF0, 0x8, PMC <br>
L2_TRANSACTIONS_L1D_WB, 0xF0, 0x10, PMC <br>
L2_TRANSACTIONS_L1D_FILL, 0xF0, 0x20, PMC <br>
L2_TRANSACTIONS_L1D_WB, 0xF0, 0x40, PMC <br>
L2_TRANSACTIONS_L1D_ANY, 0xF0, 0x80, PMC <br>
L2_LINES_IN_S_STATE, 0xF1, 0x2, PMC <br>
L2_LINES_IN_E_STATE, 0xF1, 0x4, PMC <br>
L2_LINES_IN_ANY, 0xF1, 0x7, PMC <br>
L2_LINES_OUT_DEMAND_CLEAN, 0xF2, 0x1, PMC <br>
L2_LINES_OUT_DEMAND_DIRTY, 0xF2, 0x2, PMC <br>
L2_LINES_OUT_PREFETCH_CLEAN, 0xF2, 0x4, PMC <br>
L2_LINES_OUT_PREFETCH_DIRTY, 0xF2, 0x8, PMC <br>
L2_LINES_OUT_ANY, 0xF2, 0xF, PMC <br>
L2_HW_PREFETCH_HIT, 0xF3, 0x1, PMC <br>
L2_HW_PREFETCH_ALLOC, 0xF3, 0x2, PMC <br>
L2_HW_PREFETCH_DATA_TRIGGER, 0xF3, 0x4, PMC <br>
L2_HW_PREFETCH_CODE_TRIGGER, 0xF3, 0x8, PMC <br>
L2_HW_PREFETCH_DCA_TRIGGER, 0xF3, 0x10, PMC <br>
L2_HW_PREFETCH_KICK_START, 0xF3, 0x20, PMC <br>
SQ_MISC_PROMOTION, 0xF4, 0x1, PMC <br>
SQ_MISC_PROMOTION_POST_GO, 0xF4, 0x2, PMC <br>
SQ_MISC_LRU_HINTS, 0xF4, 0x4, PMC <br>
SQ_MISC_FILL_DROPPED, 0xF4, 0x8, PMC <br>
SQ_MISC_SPLIT_LOCK, 0xF4, 0x10, PMC <br>
SQ_FULL_STALL_CYCLES, 0xF6, 0x1, PMC <br>
FP_ASSIST_ALL, 0xF7, 0x1, PMC <br>
FP_ASSIST_OUTPUT, 0xF7, 0x2, PMC <br>
FP_ASSIST_INPUT, 0xF7, 0x4, PMC <br>
SIMD_INT_64_PACKED_MPY, 0xFD, 0x1, PMC <br>
SIMD_INT_64_PACKED_SHIFT, 0xFD, 0x2, PMC <br>
SIMD_INT_64_PACK, 0xFD, 0x4, PMC <br>
SIMD_INT_64_UNPACK, 0xFD, 0x8, PMC <br>
SIMD_INT_64_PACKED_LOGICAL, 0xFD, 0x10, PMC <br>
SIMD_INT_64_PACKED_ARITH, 0xFD, 0x20, PMC <br>
SIMD_INT_64_SHUFFLE_MOVE, 0xFD, 0x40, PMC <br>
UNC_GQ_CYCLES_FULL_READ_TRACKER, 0x0, 0x1, UPMC <br>
UNC_GQ_CYCLES_FULL_WRITE_TRACKER, 0x0, 0x2, UPMC <br>
UNC_GQ_CYCLES_FULL_PEER_PROBE_TRACKER, 0x0, 0x4, UPMC <br>
UNC_GQ_CYCLES_NOT_EMPTY_READ_TRACKER, 0x1, 0x1, UPMC <br>
UNC_GQ_CYCLES_NOT_EMPTY_WRITE_TRACKER, 0x1, 0x2, UPMC <br>
UNC_GQ_CYCLES_NOT_EMPTY_PEER_PROBE_TRACKER, 0x1, 0x4, UPMC <br>
UNC_GQ_ALLOC_READ_TRACKER, 0x3, 0x1, UPMC <br>
UNC_GQ_ALLOC_RT_L3_MISS, 0x3, 0x2, UPMC <br>
UNC_GQ_ALLOC_RT_TO_L3_RESP, 0x3, 0x4, UPMC <br>
UNC_GQ_ALLOC_RT_TO_RTID_ACQUIRED, 0x3, 0x8, UPMC <br>
UNC_GQ_ALLOC_WT_TO_RTID_ACQUIRED, 0x3, 0x10, UPMC <br>
UNC_GQ_ALLOC_WRITE_TRACKER, 0x3, 0x20, UPMC <br>
UNC_GQ_ALLOC_PEER_PROBE_TRACKER, 0x3, 0x40, UPMC <br>
UNC_GQ_DATA_FROM_QPI, 0x4, 0x1, UPMC <br>
UNC_GQ_DATA_FROM_QMC, 0x4, 0x2, UPMC <br>
UNC_GQ_DATA_FROM_L3, 0x4, 0x4, UPMC <br>
UNC_GQ_DATA_FROM_CORES_02, 0x4, 0x8, UPMC <br>
UNC_GQ_DATA_FROM_CORES_13, 0x4, 0x10, UPMC <br>
UNC_GQ_DATA_TO_QPI_QMC, 0x5, 0x1, UPMC <br>
UNC_GQ_DATA_TO_L3, 0x5, 0x2, UPMC <br>
UNC_GQ_DATA_TO_CORES, 0x5, 0x4, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_I_STATE, 0x6, 0x1, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_S_STATE, 0x6, 0x2, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_FWD_S_STATE, 0x6, 0x4, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_FWD_I_STATE, 0x6, 0x8, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_CONFLICT, 0x6, 0x10, UPMC <br>
UNC_SNP_RESP_TO_LOCAL_HOME_WB, 0x6, 0x20, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_I_STATE, 0x7, 0x1, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_S_STATE, 0x7, 0x2, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_FWD_S_STATE, 0x7, 0x4, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_FWD_I_STATE, 0x7, 0x8, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_CONFLICT, 0x7, 0x10, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_WB, 0x7, 0x20, UPMC <br>
UNC_SNP_RESP_TO_REMOTE_HOME_HITM, 0x7, 0x24, UPMC <br>
UNC_L3_HITS_READ, 0x8, 0x1, UPMC <br>
UNC_L3_HITS_WRITE, 0x8, 0x2, UPMC <br>
UNC_L3_HITS_PROBE, 0x8, 0x4, UPMC <br>
UNC_L3_HITS_ANY, 0x8, 0x3, UPMC <br>
UNC_L3_MISS_READ, 0x9, 0x1, UPMC <br>
UNC_L3_MISS_WRITE, 0x9, 0x2, UPMC <br>
UNC_L3_MISS_PROBE, 0x9, 0x4, UPMC <br>
UNC_L3_MISS_ANY, 0x9, 0x3, UPMC <br>
UNC_L3_LINES_IN_M_STATE, 0xA, 0x1, UPMC <br>
UNC_L3_LINES_IN_E_STATE, 0xA, 0x2, UPMC <br>
UNC_L3_LINES_IN_S_STATE, 0xA, 0x4, UPMC <br>
UNC_L3_LINES_IN_F_STATE, 0xA, 0x8, UPMC <br>
UNC_L3_LINES_IN_ANY, 0xA, 0xF, UPMC <br>
UNC_L3_LINES_OUT_M_STATE, 0xB, 0x1, UPMC <br>
UNC_L3_LINES_OUT_E_STATE, 0xB, 0x2, UPMC <br>
UNC_L3_LINES_OUT_S_STATE, 0xB, 0x4, UPMC <br>
UNC_L3_LINES_OUT_I_STATE, 0xB, 0x8, UPMC <br>
UNC_L3_LINES_OUT_F_STATE, 0xB, 0x10, UPMC <br>
UNC_L3_LINES_OUT_ANY, 0xB, 0x1F, UPMC <br>
UNC_QHL_REQUESTS_IOH_READS, 0x20, 0x1, UPMC <br>
UNC_QHL_REQUESTS_IOH_WRITES, 0x20, 0x2, UPMC <br>
UNC_QHL_REQUESTS_REMOTE_READS, 0x20, 0x4, UPMC <br>
UNC_QHL_REQUESTS_REMOTE_WRITES, 0x20, 0x8, UPMC <br>
UNC_QHL_REQUESTS_LOCAL_READS, 0x20, 0x10, UPMC <br>
UNC_QHL_REQUESTS_LOCAL_WRITES, 0x20, 0x20, UPMC <br>
UNC_QHL_CYCLES_FULL_IOH, 0x21, 0x1, UPMC <br>
UNC_QHL_CYCLES_FULL_REMOTE, 0x21, 0x2, UPMC <br>
UNC_QHL_CYCLES_FULL_LOCAL, 0x21, 0x4, UPMC <br>
UNC_QHL_CYCLES_NOT_EMPTY_IOH, 0x22, 0x1, UPMC <br>
UNC_QHL_CYCLES_NOT_EMPTY_REMOTE, 0x22, 0x2, UPMC <br>
UNC_QHL_CYCLES_NOT_EMPTY_LOCAL, 0x22, 0x4, UPMC <br>
UNC_QHL_OCCUPANCY_IOH, 0x23, 0x1, UPMC <br>
UNC_QHL_OCCUPANCY_REMOTE, 0x23, 0x2, UPMC <br>
UNC_QHL_OCCUPANCY_LOCAL, 0x23, 0x4, UPMC <br>
UNC_QHL_ADDRESS_CONFLICTS_2WAY, 0x24, 0x2, UPMC <br>
UNC_QHL_ADDRESS_CONFLICTS_3WAY, 0x24, 0x4, UPMC <br>
UNC_QHL_CONFLICT_CYCLES_IOH, 0x25, 0x1, UPMC <br>
UNC_QHL_CONFLICT_CYCLES_REMOTE, 0x25, 0x2, UPMC <br>
UNC_QHL_CONFLICT_CYCLES_LOCAL, 0x25, 0x4, UPMC <br>
UNC_QHL_TO_QMC_BYPASS, 0x26, 0x1, UPMC <br>
UNC_QMC_NORMAL_FULL_READ_CH0, 0x27, 0x1, UPMC <br>
UNC_QMC_NORMAL_FULL_READ_CH1, 0x27, 0x2, UPMC <br>
UNC_QMC_NORMAL_FULL_READ_CH2, 0x27, 0x4, UPMC <br>
UNC_QMC_NORMAL_FULL_WRITE_CH0, 0x27, 0x8, UPMC <br>
UNC_QMC_NORMAL_FULL_WRITE_CH1, 0x27, 0x10, UPMC <br>
UNC_QMC_NORMAL_FULL_WRITE_CH2, 0x27, 0x20, UPMC <br>
UNC_QMC_ISOC_FULL_READ_CH0, 0x28, 0x1, UPMC <br>
UNC_QMC_ISOC_FULL_READ_CH1, 0x28, 0x2, UPMC <br>
UNC_QMC_ISOC_FULL_READ_CH2, 0x28, 0x4, UPMC <br>
UNC_QMC_ISOC_FULL_WRITE_CH0, 0x28, 0x8, UPMC <br>
UNC_QMC_ISOC_FULL_WRITE_CH1, 0x28, 0x10, UPMC <br>
UNC_QMC_ISOC_FULL_WRITE_CH2, 0x28, 0x20, UPMC <br>
UNC_QMC_BUSY_READ_CH0, 0x29, 0x1, UPMC <br>
UNC_QMC_BUSY_READ_CH1, 0x29, 0x2, UPMC <br>
UNC_QMC_BUSY_READ_CH2, 0x29, 0x4, UPMC <br>
UNC_QMC_BUSY_WRITE_CH0, 0x29, 0x8, UPMC <br>
UNC_QMC_BUSY_WRITE_CH1, 0x29, 0x10, UPMC <br>
UNC_QMC_BUSY_WRITE_CH2, 0x29, 0x20, UPMC <br>
UNC_QMC_OCCUPANCY_CH0, 0x2A, 0x1, UPMC <br>
UNC_QMC_OCCUPANCY_CH1, 0x2A, 0x2, UPMC <br>
UNC_QMC_OCCUPANCY_CH2, 0x2A, 0x4, UPMC <br>
UNC_QMC_ISSOC_OCCUPANCY_CH0, 0x2B, 0x1, UPMC <br>
UNC_QMC_ISSOC_OCCUPANCY_CH1, 0x2B, 0x2, UPMC <br>
UNC_QMC_ISSOC_OCCUPANCY_CH2, 0x2B, 0x4, UPMC <br>
UNC_QMC_ISSOC_READS_ANY, 0x2B, 0x7, UPMC <br>
UNC_QMC_NORMAL_READS_CH0, 0x2C, 0x1, UPMC <br>
UNC_QMC_NORMAL_READS_CH1, 0x2C, 0x2, UPMC <br>
UNC_QMC_NORMAL_READS_CH2, 0x2C, 0x4, UPMC <br>
UNC_QMC_NORMAL_READS_ANY, 0x2C, 0x7, UPMC <br>
UNC_QMC_HIGH_PRIORITY_READS_CH0, 0x2D, 0x1, UPMC <br>
UNC_QMC_HIGH_PRIORITY_READS_CH1, 0x2D, 0x2, UPMC <br>
UNC_QMC_HIGH_PRIORITY_READS_CH2, 0x2D, 0x4, UPMC <br>
UNC_QMC_HIGH_PRIORITY_READS_ANY, 0x2D, 0x7, UPMC <br>
UNC_QMC_CRITICAL_PRIORITY_READS_CH0, 0x2E, 0x1, UPMC <br>
UNC_QMC_CRITICAL_PRIORITY_READS_CH1, 0x2E, 0x2, UPMC <br>
UNC_QMC_CRITICAL_PRIORITY_READS_CH2, 0x2E, 0x4, UPMC <br>
UNC_QMC_CRITICAL_PRIORITY_READS_ANY, 0x2E, 0x7, UPMC <br>
UNC_QMC_WRITES_FULL_CH0, 0x2F, 0x1, UPMC <br>
UNC_QMC_WRITES_FULL_CH1, 0x2F, 0x2, UPMC <br>
UNC_QMC_WRITES_FULL_CH2, 0x2F, 0x4, UPMC <br>
UNC_QMC_WRITES_FULL_ANY, 0x2F, 0x7, UPMC <br>
UNC_QMC_WRITES_PARTIAL_CH0, 0x2F, 0x8, UPMC <br>
UNC_QMC_WRITES_PARTIAL_CH1, 0x2F, 0x10, UPMC <br>
UNC_QMC_WRITES_PARTIAL_CH2, 0x2F, 0x20, UPMC <br>
UNC_QMC_WRITES_PARTIAL_ANY, 0x2F, 0x38, UPMC <br>
UNC_QMC_CANCEL_CH0, 0x30, 0x1, UPMC <br>
UNC_QMC_CANCEL_CH1, 0x30, 0x2, UPMC <br>
UNC_QMC_CANCEL_CH2, 0x30, 0x4, UPMC <br>
UNC_QMC_CANCEL_ANY, 0x30, 0x7, UPMC <br>
UNC_QMC_PRIORITY_UPDATES_CH0, 0x31, 0x1, UPMC <br>
UNC_QMC_PRIORITY_UPDATES_CH1, 0x31, 0x2, UPMC <br>
UNC_QMC_PRIORITY_UPDATES_CH2, 0x31, 0x4, UPMC <br>
UNC_QMC_PRIORITY_UPDATES_ANY, 0x31, 0x7, UPMC <br>
UNC_QHL_FRC_ACK_CNFLTS_LOCAL, 0x33, 0x4, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_HOME_LINK_0, 0x40, 0x1, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_SNOOP_LINK_0, 0x40, 0x2, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_NDR_LINK_0, 0x40, 0x4, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_HOME_LINK_1, 0x40, 0x8, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_SNOOP_LINK_1, 0x40, 0x10, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_NDR_LINK_1, 0x40, 0x20, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_LINK_0, 0x40, 0x7, UPMC <br>
UNC_QPI_TX_STALLED_SINGLE_FLIT_LINK_1, 0x40, 0x38, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_DRS_LINK_0, 0x40, 0x1, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_NCB_LINK_0, 0x40, 0x2, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_NCS_LINK_0, 0x40, 0x4, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_DRS_LINK_1, 0x40, 0x8, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_NCB_LINK_1, 0x40, 0x10, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_NCS_LINK_1, 0x40, 0x20, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_LINK_0, 0x40, 0x7, UPMC <br>
UNC_QPI_TX_STALLED_MULTI_FLIT_LINK_1, 0x40, 0x38, UPMC <br>
UNC_QPI_TX_HEADER_BUSY_LINK_0, 0x42, 0x2, UPMC <br>
UNC_QPI_TX_HEADER_BUSY_LINK_1, 0x42, 0x8, UPMC <br>
UNC_QPI_RX_NO_PPT_CREDIT_STALLS_LINK_0, 0x43, 0x1, UPMC <br>
UNC_QPI_RX_NO_PPT_CREDIT_STALLS_LINK_1, 0x43, 0x2, UPMC <br>
UNC_DRAM_OPEN_CH0, 0x60, 0x1, UPMC <br>
UNC_DRAM_OPEN_CH1, 0x60, 0x2, UPMC <br>
UNC_DRAM_OPEN_CH2, 0x60, 0x4, UPMC <br>
UNC_DRAM_PAGE_CLOSE_CH0, 0x61, 0x1, UPMC <br>
UNC_DRAM_PAGE_CLOSE_CH1, 0x61, 0x2, UPMC <br>
UNC_DRAM_PAGE_CLOSE_CH2, 0x61, 0x4, UPMC <br>
UNC_DRAM_PAGE_MISS_CH0, 0x62, 0x1, UPMC <br>
UNC_DRAM_PAGE_MISS_CH1, 0x62, 0x2, UPMC <br>
UNC_DRAM_PAGE_MISS_CH2, 0x62, 0x4, UPMC <br>
UNC_DRAM_READ_CAS_CH0, 0x63, 0x1, UPMC <br>
UNC_DRAM_READ_CAS_AUTOPRE_CH0, 0x63, 0x2, UPMC <br>
UNC_DRAM_READ_CAS_CH1, 0x63, 0x4, UPMC <br>
UNC_DRAM_READ_CAS_AUTOPRE_CH1, 0x63, 0x8, UPMC <br>
UNC_DRAM_READ_CAS_CH2, 0x63, 0x10, UPMC <br>
UNC_DRAM_READ_CAS_AUTOPRE_CH2, 0x63, 0x20, UPMC <br>
UNC_DRAM_WRITE_CAS_CH0, 0x64, 0x1, UPMC <br>
UNC_DRAM_WRITE_CAS_AUTOPRE_CH0, 0x64, 0x2, UPMC <br>
UNC_DRAM_WRITE_CAS_CH1, 0x64, 0x4, UPMC <br>
UNC_DRAM_WRITE_CAS_AUTOPRE_CH1, 0x64, 0x8, UPMC <br>
UNC_DRAM_WRITE_CAS_CH2, 0x64, 0x10, UPMC <br>
UNC_DRAM_WRITE_CAS_AUTOPRE_CH2, 0x64, 0x20, UPMC <br>
UNC_DRAM_REFRESH_CH0, 0x65, 0x1, UPMC <br>
UNC_DRAM_REFRESH_CH1, 0x65, 0x2, UPMC <br>
UNC_DRAM_REFRESH_CH2, 0x65, 0x4, UPMC <br>
UNC_DRAM_PRE_ALL_CH0, 0x66, 0x1, UPMC <br>
UNC_DRAM_PRE_ALL_CH1, 0x66, 0x2, UPMC <br>
UNC_DRAM_PRE_ALL_CH2, 0x66, 0x4, UPMC <br>