INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/counter_bit/counter_bit.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/counter_bit/counter_bit.srcs/sim_1/new/counter_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
