16-mask CMOS Process:
![image](https://github.com/user-attachments/assets/ff5923b6-1486-4223-ae45-ae572db57d90)

![image](https://github.com/user-attachments/assets/f17fb6f6-45d2-4d7e-af60-e22735a13290)

![image](https://github.com/user-attachments/assets/37242e0e-8afc-4d2f-b94a-3120dcd7d5fa)

![image](https://github.com/user-attachments/assets/871cec15-8645-4f7d-9997-5b20343c40fa)

![image](https://github.com/user-attachments/assets/5158c90b-4a22-4b21-9b37-fb5b77b3f3ed)

![image](https://github.com/user-attachments/assets/0c037e99-15ed-43d3-b589-7528ad0818ed)

Bird's beak basically isolate the transistors.
![image](https://github.com/user-attachments/assets/b6de9f58-42cd-485b-990e-33d90357c626)

![image](https://github.com/user-attachments/assets/8ec2adf0-c0b6-4264-b913-38b67d798790)


Formartion of n-well and p-well
![image](https://github.com/user-attachments/assets/4e493c83-3dd5-4844-90d8-f31d56f043fc)

![image](https://github.com/user-attachments/assets/4c0d05cf-2804-4e74-b3f4-476ef1d028d4)

p-well using boron. (ion implantation also damages oxide layer - will repair later.)
![image](https://github.com/user-attachments/assets/9aad631f-8731-4285-9157-1e91b23e4e3c)

n-well using phosphorous.

Twin tub process:
![image](https://github.com/user-attachments/assets/1a16c116-149b-4f2f-a2ca-f28f78241c61)

Formation of gate:
![image](https://github.com/user-attachments/assets/6b7bf2d5-616a-4a05-8a6d-fd5aa12e9b90)

![image](https://github.com/user-attachments/assets/92fa292b-46c6-4497-9c59-d4566d37f01d)

4th mask. Doping P-well
![image](https://github.com/user-attachments/assets/f5da86ad-e25d-4115-bf90-0fe7604bf4c9)

Low energy as we just want on surface. Doping concentration depends on threshold voltage.
![image](https://github.com/user-attachments/assets/9896176c-f47c-4484-866b-571b28487f08)

5th Mask:
![image](https://github.com/user-attachments/assets/517c3b83-f3fe-4aec-989b-8824f21ca8ff)

![image](https://github.com/user-attachments/assets/6e45da21-d807-4fde-93f6-e67562cac46c)

Fixing oxide:
![image](https://github.com/user-attachments/assets/bd1892f7-f0cd-454d-8c1e-f35f37e1202a)
![image](https://github.com/user-attachments/assets/f99a0c03-4dbb-4886-845a-71c015998681)

Gate formation:
![image](https://github.com/user-attachments/assets/10d0708e-860c-4ce2-a118-d48f827c1293)

![image](https://github.com/user-attachments/assets/e07a6aa6-7d9c-4816-90c7-453da6f7bb33)

![image](https://github.com/user-attachments/assets/e66c52ac-b388-45a2-a1db-9d2e205258bc)

![image](https://github.com/user-attachments/assets/c4065b47-5689-4396-9b28-366c50771b42)

![image](https://github.com/user-attachments/assets/a45c25c9-403e-401e-b924-120aebd99373)

![image](https://github.com/user-attachments/assets/c04049c9-cda9-4225-a6ea-78579a8faa55)

For PMOS -> Need P+ and P- and N-well  For NMOS - need N+ and N- and P-well
+ -> source & drain
- -> (LDD) lightly doped drain formation.

Reasons: Hot electron effect:
![image](https://github.com/user-attachments/assets/da613d6e-fe8c-4e76-89b8-4f97d75956b4)

Short channel effect:
![image](https://github.com/user-attachments/assets/e4bfe7d8-b774-41bf-b3cb-5acf8637b584)

































