

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_244_21'
================================================================
* Date:           Thu May  2 23:57:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.161 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_21  |        2|        2|         1|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    289|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    334|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln244_fu_292_p2       |         +|   0|  0|  11|           3|           2|
    |arr_10_I_0_fu_228_p2      |         +|   0|  0|  31|          24|          24|
    |arr_10_Q_0_fu_270_p2      |         +|   0|  0|  31|          24|          24|
    |icmp_ln245_1_fu_216_p2    |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln245_fu_198_p2      |      icmp|   0|  0|  10|           2|           1|
    |or_ln245_fu_210_p2        |        or|   0|  0|   2|           2|           1|
    |arr_10_I_1_5_fu_242_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_I_1_6_fu_250_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_Q_1_5_fu_276_p3    |    select|   0|  0|  24|           1|          24|
    |arr_10_Q_1_6_fu_284_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln245_1_fu_222_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln245_fu_204_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln246_1_fu_264_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln246_fu_258_p3    |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 289|          66|         247|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_10_I_1_fu_64         |   9|          2|   24|         48|
    |arr_10_Q_1_fu_72         |   9|          2|   24|         48|
    |i_fu_60                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   53|        106|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_10_I_1_3_fu_68       |  24|   0|   24|          0|
    |arr_10_I_1_fu_64         |  24|   0|   24|          0|
    |arr_10_Q_1_3_fu_76       |  24|   0|   24|          0|
    |arr_10_Q_1_fu_72         |  24|   0|   24|          0|
    |i_fu_60                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_244_21|  return value|
|arr_9_I_0_0_reload          |   in|   24|     ap_none|                   arr_9_I_0_0_reload|        scalar|
|arr_9_I_2_0121_reload       |   in|   24|     ap_none|                arr_9_I_2_0121_reload|        scalar|
|arr_9_I_1_0120_reload       |   in|   24|     ap_none|                arr_9_I_1_0120_reload|        scalar|
|arr_9_I_3_0122_reload       |   in|   24|     ap_none|                arr_9_I_3_0122_reload|        scalar|
|arr_9_Q_0_0_reload          |   in|   24|     ap_none|                   arr_9_Q_0_0_reload|        scalar|
|arr_9_Q_2_0124_reload       |   in|   24|     ap_none|                arr_9_Q_2_0124_reload|        scalar|
|arr_9_Q_1_0123_reload       |   in|   24|     ap_none|                arr_9_Q_1_0123_reload|        scalar|
|arr_9_Q_3_0125_reload       |   in|   24|     ap_none|                arr_9_Q_3_0125_reload|        scalar|
|arr_10_Q_1_0127_out         |  out|   24|      ap_vld|                  arr_10_Q_1_0127_out|       pointer|
|arr_10_Q_1_0127_out_ap_vld  |  out|    1|      ap_vld|                  arr_10_Q_1_0127_out|       pointer|
|arr_10_Q_0_0_out            |  out|   24|      ap_vld|                     arr_10_Q_0_0_out|       pointer|
|arr_10_Q_0_0_out_ap_vld     |  out|    1|      ap_vld|                     arr_10_Q_0_0_out|       pointer|
|arr_10_I_1_0126_out         |  out|   24|      ap_vld|                  arr_10_I_1_0126_out|       pointer|
|arr_10_I_1_0126_out_ap_vld  |  out|    1|      ap_vld|                  arr_10_I_1_0126_out|       pointer|
|arr_10_I_0_0_out            |  out|   24|      ap_vld|                     arr_10_I_0_0_out|       pointer|
|arr_10_I_0_0_out_ap_vld     |  out|    1|      ap_vld|                     arr_10_I_0_0_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_10_I_1 = alloca i32 1"   --->   Operation 5 'alloca' 'arr_10_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_10_I_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_10_I_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_10_Q_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_10_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_10_Q_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_10_Q_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_9_Q_3_0125_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_Q_3_0125_reload"   --->   Operation 9 'read' 'arr_9_Q_3_0125_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_9_Q_1_0123_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_Q_1_0123_reload"   --->   Operation 10 'read' 'arr_9_Q_1_0123_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_9_Q_2_0124_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_Q_2_0124_reload"   --->   Operation 11 'read' 'arr_9_Q_2_0124_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_9_Q_0_0_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_Q_0_0_reload"   --->   Operation 12 'read' 'arr_9_Q_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_9_I_3_0122_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_I_3_0122_reload"   --->   Operation 13 'read' 'arr_9_I_3_0122_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_9_I_1_0120_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_I_1_0120_reload"   --->   Operation 14 'read' 'arr_9_I_1_0120_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_9_I_2_0121_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_I_2_0121_reload"   --->   Operation 15 'read' 'arr_9_I_2_0121_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_9_I_0_0_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %arr_9_I_0_0_reload"   --->   Operation 16 'read' 'arr_9_I_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_10_Q_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_10_I_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body799"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.16>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [receiver.cpp:245]   --->   Operation 21 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_4, i32 2" [receiver.cpp:244]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %tmp, void %for.body799.split, void %_ZN13ap_fixed_baseILi25ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i472_ifconv.exitStub" [receiver.cpp:244]   --->   Operation 24 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%arr_10_I_1_load_1 = load i24 %arr_10_I_1" [receiver.cpp:245]   --->   Operation 25 'load' 'arr_10_I_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%arr_10_I_1_3_load_1 = load i24 %arr_10_I_1_3" [receiver.cpp:245]   --->   Operation 26 'load' 'arr_10_I_1_3_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%arr_10_Q_1_load_1 = load i24 %arr_10_Q_1" [receiver.cpp:246]   --->   Operation 27 'load' 'arr_10_Q_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%arr_10_Q_1_3_load_1 = load i24 %arr_10_Q_1_3" [receiver.cpp:246]   --->   Operation 28 'load' 'arr_10_Q_1_3_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_4" [receiver.cpp:245]   --->   Operation 29 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [receiver.cpp:244]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [receiver.cpp:244]   --->   Operation 31 'specloopname' 'specloopname_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.56ns)   --->   "%icmp_ln245 = icmp_eq  i2 %empty, i2 0" [receiver.cpp:245]   --->   Operation 32 'icmp' 'icmp_ln245' <Predicate = (!tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node arr_10_I_0)   --->   "%select_ln245 = select i1 %icmp_ln245, i24 %arr_9_I_0_0_reload_read, i24 %arr_9_I_2_0121_reload_read" [receiver.cpp:245]   --->   Operation 33 'select' 'select_ln245' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245_1)   --->   "%or_ln245 = or i2 %empty, i2 1" [receiver.cpp:245]   --->   Operation 34 'or' 'or_ln245' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln245_1 = icmp_eq  i2 %or_ln245, i2 1" [receiver.cpp:245]   --->   Operation 35 'icmp' 'icmp_ln245_1' <Predicate = (!tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node arr_10_I_0)   --->   "%select_ln245_1 = select i1 %icmp_ln245_1, i24 %arr_9_I_1_0120_reload_read, i24 %arr_9_I_3_0122_reload_read" [receiver.cpp:245]   --->   Operation 36 'select' 'select_ln245_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.31ns) (out node of the LUT)   --->   "%arr_10_I_0 = add i24 %select_ln245_1, i24 %select_ln245" [receiver.cpp:245]   --->   Operation 37 'add' 'arr_10_I_0' <Predicate = (!tmp)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_4, i32 1" [receiver.cpp:245]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%arr_10_I_1_5 = select i1 %tmp_1, i24 %arr_10_I_0, i24 %arr_10_I_1_3_load_1" [receiver.cpp:245]   --->   Operation 39 'select' 'arr_10_I_1_5' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.69ns)   --->   "%arr_10_I_1_6 = select i1 %tmp_1, i24 %arr_10_I_1_load_1, i24 %arr_10_I_0" [receiver.cpp:245]   --->   Operation 40 'select' 'arr_10_I_1_6' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node arr_10_Q_0)   --->   "%select_ln246 = select i1 %icmp_ln245, i24 %arr_9_Q_0_0_reload_read, i24 %arr_9_Q_2_0124_reload_read" [receiver.cpp:246]   --->   Operation 41 'select' 'select_ln246' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node arr_10_Q_0)   --->   "%select_ln246_1 = select i1 %icmp_ln245_1, i24 %arr_9_Q_1_0123_reload_read, i24 %arr_9_Q_3_0125_reload_read" [receiver.cpp:246]   --->   Operation 42 'select' 'select_ln246_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.31ns) (out node of the LUT)   --->   "%arr_10_Q_0 = add i24 %select_ln246_1, i24 %select_ln246" [receiver.cpp:246]   --->   Operation 43 'add' 'arr_10_Q_0' <Predicate = (!tmp)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%arr_10_Q_1_5 = select i1 %tmp_1, i24 %arr_10_Q_0, i24 %arr_10_Q_1_3_load_1" [receiver.cpp:246]   --->   Operation 44 'select' 'arr_10_Q_1_5' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.69ns)   --->   "%arr_10_Q_1_6 = select i1 %tmp_1, i24 %arr_10_Q_1_load_1, i24 %arr_10_Q_0" [receiver.cpp:246]   --->   Operation 45 'select' 'arr_10_Q_1_6' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln244 = add i3 %i_4, i3 2" [receiver.cpp:244]   --->   Operation 46 'add' 'add_ln244' <Predicate = (!tmp)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln244 = store i24 %arr_10_Q_1_5, i24 %arr_10_Q_1_3" [receiver.cpp:244]   --->   Operation 47 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln244 = store i24 %arr_10_Q_1_6, i24 %arr_10_Q_1" [receiver.cpp:244]   --->   Operation 48 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln244 = store i24 %arr_10_I_1_5, i24 %arr_10_I_1_3" [receiver.cpp:244]   --->   Operation 49 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln244 = store i24 %arr_10_I_1_6, i24 %arr_10_I_1" [receiver.cpp:244]   --->   Operation 50 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln244 = store i3 %add_ln244, i3 %i" [receiver.cpp:244]   --->   Operation 51 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.body799" [receiver.cpp:244]   --->   Operation 52 'br' 'br_ln244' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%arr_10_I_1_load = load i24 %arr_10_I_1"   --->   Operation 53 'load' 'arr_10_I_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arr_10_I_1_3_load = load i24 %arr_10_I_1_3"   --->   Operation 54 'load' 'arr_10_I_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%arr_10_Q_1_load = load i24 %arr_10_Q_1"   --->   Operation 55 'load' 'arr_10_Q_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%arr_10_Q_1_3_load = load i24 %arr_10_Q_1_3"   --->   Operation 56 'load' 'arr_10_Q_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_10_Q_1_0127_out, i24 %arr_10_Q_1_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_10_Q_0_0_out, i24 %arr_10_Q_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_10_I_1_0126_out, i24 %arr_10_I_1_3_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_10_I_0_0_out, i24 %arr_10_I_1_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_9_I_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_I_2_0121_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_I_1_0120_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_I_3_0122_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_Q_0_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_Q_2_0124_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_Q_1_0123_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9_Q_3_0125_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_10_Q_1_0127_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_10_Q_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_10_I_1_0126_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_10_I_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 011]
arr_10_I_1                 (alloca           ) [ 011]
arr_10_I_1_3               (alloca           ) [ 011]
arr_10_Q_1                 (alloca           ) [ 011]
arr_10_Q_1_3               (alloca           ) [ 011]
arr_9_Q_3_0125_reload_read (read             ) [ 011]
arr_9_Q_1_0123_reload_read (read             ) [ 011]
arr_9_Q_2_0124_reload_read (read             ) [ 011]
arr_9_Q_0_0_reload_read    (read             ) [ 011]
arr_9_I_3_0122_reload_read (read             ) [ 011]
arr_9_I_1_0120_reload_read (read             ) [ 011]
arr_9_I_2_0121_reload_read (read             ) [ 011]
arr_9_I_0_0_reload_read    (read             ) [ 011]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i_4                        (load             ) [ 000]
specpipeline_ln0           (specpipeline     ) [ 000]
tmp                        (bitselect        ) [ 011]
br_ln244                   (br               ) [ 000]
arr_10_I_1_load_1          (load             ) [ 000]
arr_10_I_1_3_load_1        (load             ) [ 000]
arr_10_Q_1_load_1          (load             ) [ 000]
arr_10_Q_1_3_load_1        (load             ) [ 000]
empty                      (trunc            ) [ 000]
speclooptripcount_ln244    (speclooptripcount) [ 000]
specloopname_ln244         (specloopname     ) [ 000]
icmp_ln245                 (icmp             ) [ 000]
select_ln245               (select           ) [ 000]
or_ln245                   (or               ) [ 000]
icmp_ln245_1               (icmp             ) [ 000]
select_ln245_1             (select           ) [ 000]
arr_10_I_0                 (add              ) [ 000]
tmp_1                      (bitselect        ) [ 000]
arr_10_I_1_5               (select           ) [ 000]
arr_10_I_1_6               (select           ) [ 000]
select_ln246               (select           ) [ 000]
select_ln246_1             (select           ) [ 000]
arr_10_Q_0                 (add              ) [ 000]
arr_10_Q_1_5               (select           ) [ 000]
arr_10_Q_1_6               (select           ) [ 000]
add_ln244                  (add              ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
store_ln244                (store            ) [ 000]
br_ln244                   (br               ) [ 000]
arr_10_I_1_load            (load             ) [ 000]
arr_10_I_1_3_load          (load             ) [ 000]
arr_10_Q_1_load            (load             ) [ 000]
arr_10_Q_1_3_load          (load             ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
write_ln0                  (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_9_I_0_0_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_9_I_2_0121_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_2_0121_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_9_I_1_0120_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_1_0120_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_9_I_3_0122_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_I_3_0122_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_9_Q_0_0_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_0_0_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_9_Q_2_0124_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_2_0124_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_9_Q_1_0123_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_1_0123_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_9_Q_3_0125_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_Q_3_0125_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_10_Q_1_0127_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_Q_1_0127_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_10_Q_0_0_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_Q_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_10_I_1_0126_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_I_1_0126_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_10_I_0_0_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_I_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="arr_10_I_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_10_I_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="arr_10_I_1_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_10_I_1_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arr_10_Q_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_10_Q_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arr_10_Q_1_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_10_Q_1_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arr_9_Q_3_0125_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_Q_3_0125_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_9_Q_1_0123_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_Q_1_0123_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arr_9_Q_2_0124_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_Q_2_0124_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_9_Q_0_0_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_Q_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arr_9_I_3_0122_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_I_3_0122_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arr_9_I_1_0120_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_I_1_0120_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arr_9_I_2_0121_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_I_2_0121_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arr_9_I_0_0_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_I_0_0_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="0" index="2" bw="24" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="0"/>
<pin id="138" dir="0" index="2" bw="24" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="24" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_4_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="1"/>
<pin id="173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arr_10_I_1_load_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="1"/>
<pin id="184" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_I_1_load_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="arr_10_I_1_3_load_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="1"/>
<pin id="187" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_I_1_3_load_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arr_10_Q_1_load_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="1"/>
<pin id="190" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_Q_1_load_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="arr_10_Q_1_3_load_1_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="1"/>
<pin id="193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_Q_1_3_load_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln245_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln245_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="1"/>
<pin id="207" dir="0" index="2" bw="24" slack="1"/>
<pin id="208" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln245_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln245/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln245_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln245_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="1"/>
<pin id="225" dir="0" index="2" bw="24" slack="1"/>
<pin id="226" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="arr_10_I_0_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="0"/>
<pin id="231" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10_I_0/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="arr_10_I_1_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="24" slack="0"/>
<pin id="246" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_10_I_1_5/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="arr_10_I_1_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="24" slack="0"/>
<pin id="254" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_10_I_1_6/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln246_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="1"/>
<pin id="261" dir="0" index="2" bw="24" slack="1"/>
<pin id="262" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln246/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln246_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="1"/>
<pin id="267" dir="0" index="2" bw="24" slack="1"/>
<pin id="268" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln246_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="arr_10_Q_0_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10_Q_0/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="arr_10_Q_1_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="0" index="2" bw="24" slack="0"/>
<pin id="280" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_10_Q_1_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="arr_10_Q_1_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="0"/>
<pin id="287" dir="0" index="2" bw="24" slack="0"/>
<pin id="288" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_10_Q_1_6/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln244_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln244_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln244_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln244_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln244_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="24" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln244_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="arr_10_I_1_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="1"/>
<pin id="325" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_I_1_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="arr_10_I_1_3_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="1"/>
<pin id="329" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_I_1_3_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="arr_10_Q_1_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="1"/>
<pin id="333" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_Q_1_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="arr_10_Q_1_3_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="24" slack="1"/>
<pin id="337" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_Q_1_3_load/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="346" class="1005" name="arr_10_I_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="0"/>
<pin id="348" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_10_I_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="arr_10_I_1_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="1"/>
<pin id="356" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_10_I_1_3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="arr_10_Q_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="0"/>
<pin id="363" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_10_Q_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="arr_10_Q_1_3_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="1"/>
<pin id="371" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_10_Q_1_3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="arr_9_Q_3_0125_reload_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="1"/>
<pin id="378" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_Q_3_0125_reload_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="arr_9_Q_1_0123_reload_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="1"/>
<pin id="383" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_Q_1_0123_reload_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="arr_9_Q_2_0124_reload_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="1"/>
<pin id="388" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_Q_2_0124_reload_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="arr_9_Q_0_0_reload_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="1"/>
<pin id="393" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_Q_0_0_reload_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="arr_9_I_3_0122_reload_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="1"/>
<pin id="398" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_I_3_0122_reload_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="arr_9_I_1_0120_reload_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="1"/>
<pin id="403" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_I_1_0120_reload_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="arr_9_I_2_0121_reload_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="1"/>
<pin id="408" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_I_2_0121_reload_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="arr_9_I_0_0_reload_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="1"/>
<pin id="413" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_I_0_0_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="197"><net_src comp="171" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="194" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="204" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="171" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="228" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="185" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="234" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="182" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="228" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="198" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="216" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="234" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="191" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="234" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="188" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="270" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="171" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="276" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="284" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="242" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="250" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="292" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="342"><net_src comp="60" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="349"><net_src comp="64" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="357"><net_src comp="68" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="364"><net_src comp="72" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="372"><net_src comp="76" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="379"><net_src comp="80" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="384"><net_src comp="86" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="389"><net_src comp="92" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="394"><net_src comp="98" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="399"><net_src comp="104" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="404"><net_src comp="110" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="409"><net_src comp="116" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="414"><net_src comp="122" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_10_Q_1_0127_out | {2 }
	Port: arr_10_Q_0_0_out | {2 }
	Port: arr_10_I_1_0126_out | {2 }
	Port: arr_10_I_0_0_out | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_I_0_0_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_I_2_0121_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_I_1_0120_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_I_3_0122_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_Q_0_0_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_Q_2_0124_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_Q_1_0123_reload | {1 }
	Port: receiver_Pipeline_VITIS_LOOP_244_21 : arr_9_Q_3_0125_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln244 : 2
		empty : 1
		icmp_ln245 : 2
		select_ln245 : 3
		or_ln245 : 2
		icmp_ln245_1 : 2
		select_ln245_1 : 3
		arr_10_I_0 : 4
		tmp_1 : 1
		arr_10_I_1_5 : 5
		arr_10_I_1_6 : 5
		select_ln246 : 3
		select_ln246_1 : 3
		arr_10_Q_0 : 4
		arr_10_Q_1_5 : 5
		arr_10_Q_1_6 : 5
		add_ln244 : 1
		store_ln244 : 6
		store_ln244 : 6
		store_ln244 : 6
		store_ln244 : 6
		store_ln244 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |           select_ln245_fu_204          |    0    |    24   |
|          |          select_ln245_1_fu_222         |    0    |    24   |
|          |           arr_10_I_1_5_fu_242          |    0    |    24   |
|  select  |           arr_10_I_1_6_fu_250          |    0    |    24   |
|          |           select_ln246_fu_258          |    0    |    24   |
|          |          select_ln246_1_fu_264         |    0    |    24   |
|          |           arr_10_Q_1_5_fu_276          |    0    |    24   |
|          |           arr_10_Q_1_6_fu_284          |    0    |    24   |
|----------|----------------------------------------|---------|---------|
|          |            arr_10_I_0_fu_228           |    0    |    31   |
|    add   |            arr_10_Q_0_fu_270           |    0    |    31   |
|          |            add_ln244_fu_292            |    0    |    11   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln245_fu_198           |    0    |    10   |
|          |           icmp_ln245_1_fu_216          |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|          |  arr_9_Q_3_0125_reload_read_read_fu_80 |    0    |    0    |
|          |  arr_9_Q_1_0123_reload_read_read_fu_86 |    0    |    0    |
|          |  arr_9_Q_2_0124_reload_read_read_fu_92 |    0    |    0    |
|   read   |   arr_9_Q_0_0_reload_read_read_fu_98   |    0    |    0    |
|          | arr_9_I_3_0122_reload_read_read_fu_104 |    0    |    0    |
|          | arr_9_I_1_0120_reload_read_read_fu_110 |    0    |    0    |
|          | arr_9_I_2_0121_reload_read_read_fu_116 |    0    |    0    |
|          |   arr_9_I_0_0_reload_read_read_fu_122  |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |         write_ln0_write_fu_128         |    0    |    0    |
|   write  |         write_ln0_write_fu_135         |    0    |    0    |
|          |         write_ln0_write_fu_142         |    0    |    0    |
|          |         write_ln0_write_fu_149         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|               tmp_fu_174               |    0    |    0    |
|          |              tmp_1_fu_234              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |              empty_fu_194              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|    or    |             or_ln245_fu_210            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   285   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       arr_10_I_1_3_reg_354       |   24   |
|        arr_10_I_1_reg_346        |   24   |
|       arr_10_Q_1_3_reg_369       |   24   |
|        arr_10_Q_1_reg_361        |   24   |
|  arr_9_I_0_0_reload_read_reg_411 |   24   |
|arr_9_I_1_0120_reload_read_reg_401|   24   |
|arr_9_I_2_0121_reload_read_reg_406|   24   |
|arr_9_I_3_0122_reload_read_reg_396|   24   |
|  arr_9_Q_0_0_reload_read_reg_391 |   24   |
|arr_9_Q_1_0123_reload_read_reg_381|   24   |
|arr_9_Q_2_0124_reload_read_reg_386|   24   |
|arr_9_Q_3_0125_reload_read_reg_376|   24   |
|             i_reg_339            |    3   |
+----------------------------------+--------+
|               Total              |   291  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   285  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   291  |    -   |
+-----------+--------+--------+
|   Total   |   291  |   285  |
+-----------+--------+--------+
