CADENCE IHNL01070
$model
16nm_Tests/6T_DataPath_Test/schematic 16nm_Tests/6T_DataPath_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_DataPath_Test_config/1 _sub87
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
$endparam
