{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422072920882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072920883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:15:20 2015 " "Processing started: Fri Jan 23 23:15:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072920883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422072920883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422072920883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1422072921482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922365 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922369 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-arch " "Found design unit 1: cache-arch" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922373 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behavior " "Found design unit 1: cache_tb-behavior" {  } { { "vhdl/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922381 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM-arch " "Found design unit 1: cache_SRAM-arch" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922386 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM " "Found entity 1: cache_SRAM" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM_tb-behavior " "Found design unit 1: cache_SRAM_tb-behavior" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922389 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM_tb " "Found entity 1: cache_SRAM_tb" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072922389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072922389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422072922571 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_readdata cache.vhd(30) " "VHDL Signal Declaration warning at cache.vhd(30): used implicit default value for signal \"s_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422072922595 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_write cache.vhd(39) " "VHDL Signal Declaration warning at cache.vhd(39): used implicit default value for signal \"m_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422072922595 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_writedata cache.vhd(40) " "VHDL Signal Declaration warning at cache.vhd(40): used implicit default value for signal \"m_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422072922595 "|cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata cache.vhd(54) " "Verilog HDL or VHDL warning at cache.vhd(54): object \"readdata\" assigned a value but never read" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422072922596 "|cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addr_offset cache.vhd(59) " "Verilog HDL or VHDL warning at cache.vhd(59): object \"s_addr_offset\" assigned a value but never read" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422072922596 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata_tag cache.vhd(74) " "VHDL Signal Declaration warning at cache.vhd(74): used implicit default value for signal \"writedata_tag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422072922596 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_tag cache.vhd(77) " "VHDL Signal Declaration warning at cache.vhd(77): used implicit default value for signal \"write_tag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422072922596 "|cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:tag_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:tag_SRAM\"" {  } { { "vhdl/cache.vhd" "tag_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072922606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:word_zero_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:word_zero_SRAM\"" {  } { { "vhdl/cache.vhd" "word_zero_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072922611 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_SRAM:tag_SRAM\|mem_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_SRAM:tag_SRAM\|mem_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422072923752 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1422072923752 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1422072923752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0 " "Elaborated megafunction instantiation \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0 " "Instantiated megafunction \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422072923981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422072923981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au31 " "Found entity 1: altsyncram_au31" {  } { { "db/altsyncram_au31.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/db/altsyncram_au31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422072924103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422072924103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[0\] GND " "Pin \"s_readdata\[0\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[1\] GND " "Pin \"s_readdata\[1\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[2\] GND " "Pin \"s_readdata\[2\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[3\] GND " "Pin \"s_readdata\[3\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[4\] GND " "Pin \"s_readdata\[4\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[5\] GND " "Pin \"s_readdata\[5\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[6\] GND " "Pin \"s_readdata\[6\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[7\] GND " "Pin \"s_readdata\[7\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[8\] GND " "Pin \"s_readdata\[8\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[9\] GND " "Pin \"s_readdata\[9\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[10\] GND " "Pin \"s_readdata\[10\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[11\] GND " "Pin \"s_readdata\[11\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[12\] GND " "Pin \"s_readdata\[12\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[13\] GND " "Pin \"s_readdata\[13\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[14\] GND " "Pin \"s_readdata\[14\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[15\] GND " "Pin \"s_readdata\[15\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[16\] GND " "Pin \"s_readdata\[16\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[17\] GND " "Pin \"s_readdata\[17\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[18\] GND " "Pin \"s_readdata\[18\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[19\] GND " "Pin \"s_readdata\[19\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[20\] GND " "Pin \"s_readdata\[20\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[21\] GND " "Pin \"s_readdata\[21\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[22\] GND " "Pin \"s_readdata\[22\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[23\] GND " "Pin \"s_readdata\[23\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[24\] GND " "Pin \"s_readdata\[24\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[25\] GND " "Pin \"s_readdata\[25\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[26\] GND " "Pin \"s_readdata\[26\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[27\] GND " "Pin \"s_readdata\[27\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[28\] GND " "Pin \"s_readdata\[28\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[29\] GND " "Pin \"s_readdata\[29\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[30\] GND " "Pin \"s_readdata\[30\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[31\] GND " "Pin \"s_readdata\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|s_readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_addr\[31\] GND " "Pin \"m_addr\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_addr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_read VCC " "Pin \"m_read\" is stuck at VCC" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_read"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_write GND " "Pin \"m_write\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[0\] GND " "Pin \"m_writedata\[0\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[1\] GND " "Pin \"m_writedata\[1\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[2\] GND " "Pin \"m_writedata\[2\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[3\] GND " "Pin \"m_writedata\[3\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[4\] GND " "Pin \"m_writedata\[4\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[5\] GND " "Pin \"m_writedata\[5\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[6\] GND " "Pin \"m_writedata\[6\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[7\] GND " "Pin \"m_writedata\[7\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[8\] GND " "Pin \"m_writedata\[8\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[9\] GND " "Pin \"m_writedata\[9\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[10\] GND " "Pin \"m_writedata\[10\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[11\] GND " "Pin \"m_writedata\[11\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[12\] GND " "Pin \"m_writedata\[12\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[13\] GND " "Pin \"m_writedata\[13\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[14\] GND " "Pin \"m_writedata\[14\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[15\] GND " "Pin \"m_writedata\[15\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[16\] GND " "Pin \"m_writedata\[16\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[17\] GND " "Pin \"m_writedata\[17\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[18\] GND " "Pin \"m_writedata\[18\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[19\] GND " "Pin \"m_writedata\[19\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[20\] GND " "Pin \"m_writedata\[20\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[21\] GND " "Pin \"m_writedata\[21\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[22\] GND " "Pin \"m_writedata\[22\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[23\] GND " "Pin \"m_writedata\[23\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[24\] GND " "Pin \"m_writedata\[24\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[25\] GND " "Pin \"m_writedata\[25\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[26\] GND " "Pin \"m_writedata\[26\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[27\] GND " "Pin \"m_writedata\[27\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[28\] GND " "Pin \"m_writedata\[28\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[29\] GND " "Pin \"m_writedata\[29\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[30\] GND " "Pin \"m_writedata\[30\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[31\] GND " "Pin \"m_writedata\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422072924470 "|cache|m_writedata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422072924470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1422072924755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1422072925003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422072925408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[0\] " "No output dependent on input pin \"s_addr\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[1\] " "No output dependent on input pin \"s_addr\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[0\] " "No output dependent on input pin \"s_writedata\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[1\] " "No output dependent on input pin \"s_writedata\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[2\] " "No output dependent on input pin \"s_writedata\[2\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[3\] " "No output dependent on input pin \"s_writedata\[3\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[4\] " "No output dependent on input pin \"s_writedata\[4\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[5\] " "No output dependent on input pin \"s_writedata\[5\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[6\] " "No output dependent on input pin \"s_writedata\[6\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[7\] " "No output dependent on input pin \"s_writedata\[7\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[8\] " "No output dependent on input pin \"s_writedata\[8\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[9\] " "No output dependent on input pin \"s_writedata\[9\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[10\] " "No output dependent on input pin \"s_writedata\[10\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[11\] " "No output dependent on input pin \"s_writedata\[11\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[12\] " "No output dependent on input pin \"s_writedata\[12\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[13\] " "No output dependent on input pin \"s_writedata\[13\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[14\] " "No output dependent on input pin \"s_writedata\[14\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[15\] " "No output dependent on input pin \"s_writedata\[15\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[16\] " "No output dependent on input pin \"s_writedata\[16\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[17\] " "No output dependent on input pin \"s_writedata\[17\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[18\] " "No output dependent on input pin \"s_writedata\[18\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[19\] " "No output dependent on input pin \"s_writedata\[19\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[20\] " "No output dependent on input pin \"s_writedata\[20\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[21\] " "No output dependent on input pin \"s_writedata\[21\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[22\] " "No output dependent on input pin \"s_writedata\[22\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[23\] " "No output dependent on input pin \"s_writedata\[23\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[24\] " "No output dependent on input pin \"s_writedata\[24\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[25\] " "No output dependent on input pin \"s_writedata\[25\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[26\] " "No output dependent on input pin \"s_writedata\[26\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[27\] " "No output dependent on input pin \"s_writedata\[27\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[28\] " "No output dependent on input pin \"s_writedata\[28\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[29\] " "No output dependent on input pin \"s_writedata\[29\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[30\] " "No output dependent on input pin \"s_writedata\[30\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[31\] " "No output dependent on input pin \"s_writedata\[31\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|s_writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[0\] " "No output dependent on input pin \"m_readdata\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[1\] " "No output dependent on input pin \"m_readdata\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[2\] " "No output dependent on input pin \"m_readdata\[2\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[3\] " "No output dependent on input pin \"m_readdata\[3\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[4\] " "No output dependent on input pin \"m_readdata\[4\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[5\] " "No output dependent on input pin \"m_readdata\[5\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[6\] " "No output dependent on input pin \"m_readdata\[6\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[7\] " "No output dependent on input pin \"m_readdata\[7\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[8\] " "No output dependent on input pin \"m_readdata\[8\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[9\] " "No output dependent on input pin \"m_readdata\[9\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[10\] " "No output dependent on input pin \"m_readdata\[10\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[11\] " "No output dependent on input pin \"m_readdata\[11\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[12\] " "No output dependent on input pin \"m_readdata\[12\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[13\] " "No output dependent on input pin \"m_readdata\[13\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[14\] " "No output dependent on input pin \"m_readdata\[14\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[15\] " "No output dependent on input pin \"m_readdata\[15\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[16\] " "No output dependent on input pin \"m_readdata\[16\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[17\] " "No output dependent on input pin \"m_readdata\[17\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[18\] " "No output dependent on input pin \"m_readdata\[18\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[19\] " "No output dependent on input pin \"m_readdata\[19\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[20\] " "No output dependent on input pin \"m_readdata\[20\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[21\] " "No output dependent on input pin \"m_readdata\[21\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[22\] " "No output dependent on input pin \"m_readdata\[22\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[23\] " "No output dependent on input pin \"m_readdata\[23\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[24\] " "No output dependent on input pin \"m_readdata\[24\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[25\] " "No output dependent on input pin \"m_readdata\[25\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[26\] " "No output dependent on input pin \"m_readdata\[26\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[27\] " "No output dependent on input pin \"m_readdata\[27\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[28\] " "No output dependent on input pin \"m_readdata\[28\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[29\] " "No output dependent on input pin \"m_readdata\[29\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[30\] " "No output dependent on input pin \"m_readdata\[30\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[31\] " "No output dependent on input pin \"m_readdata\[31\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422072925624 "|cache|m_readdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422072925624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422072925630 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422072925630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422072925630 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1422072925630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422072925630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072925771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:15:25 2015 " "Processing ended: Fri Jan 23 23:15:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072925771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072925771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072925771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422072925771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422072927856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072927857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:15:27 2015 " "Processing started: Fri Jan 23 23:15:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072927857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1422072927857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cache_design -c cache_design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1422072927857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1422072928021 ""}
{ "Info" "0" "" "Project  = cache_design" {  } {  } 0 0 "Project  = cache_design" 0 0 "Fitter" 0 0 1422072928021 ""}
{ "Info" "0" "" "Revision = cache_design" {  } {  } 0 0 "Revision = cache_design" 0 0 "Fitter" 0 0 1422072928021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1422072928148 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cache_design EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design cache_design" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1422072928406 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1422072928406 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1422072928496 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1422072928496 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a1 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a0 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a3 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a2 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a5 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a4 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a7 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a6 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a9 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a8 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a11 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a10 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a13 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a12 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a15 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a14 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a17 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a16 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a19 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a18 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a22 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a21 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a20 " "Atom \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\|altsyncram_au31:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1422072928658 "|cache|cache_SRAM:tag_SRAM|altsyncram:mem_block_rtl_0|altsyncram_au31:auto_generated|ram_block1a20"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1422072928658 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1422072928681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1422072928696 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1422072929272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1422072929272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1422072929272 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 800 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422072929277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 802 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422072929277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 804 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422072929277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422072929277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 808 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422072929277 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1422072929277 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1422072929281 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1422072929287 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "200 200 " "No exact pin location assignment(s) for 200 pins of 200 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[0\] " "Pin s_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[1\] " "Pin s_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[0\] " "Pin s_readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[1\] " "Pin s_readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[2\] " "Pin s_readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[3\] " "Pin s_readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[4\] " "Pin s_readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[5\] " "Pin s_readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[6\] " "Pin s_readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[7\] " "Pin s_readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[8\] " "Pin s_readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[9\] " "Pin s_readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[10\] " "Pin s_readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[11\] " "Pin s_readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[12\] " "Pin s_readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[13\] " "Pin s_readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[14\] " "Pin s_readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[15\] " "Pin s_readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[16\] " "Pin s_readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[17\] " "Pin s_readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[18\] " "Pin s_readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[19\] " "Pin s_readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[20\] " "Pin s_readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[21\] " "Pin s_readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[22\] " "Pin s_readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[23\] " "Pin s_readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[24\] " "Pin s_readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[25\] " "Pin s_readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[26\] " "Pin s_readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[27\] " "Pin s_readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[28\] " "Pin s_readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[29\] " "Pin s_readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[30\] " "Pin s_readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_readdata\[31\] " "Pin s_readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_readdata[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[0\] " "Pin s_writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[1\] " "Pin s_writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[2\] " "Pin s_writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[3\] " "Pin s_writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[4\] " "Pin s_writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[5\] " "Pin s_writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[6\] " "Pin s_writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[7\] " "Pin s_writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[8\] " "Pin s_writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[9\] " "Pin s_writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[10\] " "Pin s_writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[11\] " "Pin s_writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[12\] " "Pin s_writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[13\] " "Pin s_writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[14\] " "Pin s_writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[15\] " "Pin s_writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[16\] " "Pin s_writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[17\] " "Pin s_writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[18\] " "Pin s_writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[19\] " "Pin s_writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[20\] " "Pin s_writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[21\] " "Pin s_writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[22\] " "Pin s_writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[23\] " "Pin s_writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[24\] " "Pin s_writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[25\] " "Pin s_writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[26\] " "Pin s_writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[27\] " "Pin s_writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[28\] " "Pin s_writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[29\] " "Pin s_writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[30\] " "Pin s_writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_writedata\[31\] " "Pin s_writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_writedata[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_waitrequest " "Pin s_waitrequest not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_waitrequest } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[0\] " "Pin m_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[1\] " "Pin m_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[2\] " "Pin m_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[3\] " "Pin m_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[4\] " "Pin m_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[5\] " "Pin m_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[6\] " "Pin m_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[7\] " "Pin m_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[8\] " "Pin m_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[9\] " "Pin m_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[10\] " "Pin m_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[11\] " "Pin m_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[12\] " "Pin m_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[13\] " "Pin m_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[14\] " "Pin m_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[15\] " "Pin m_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[16\] " "Pin m_addr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[17\] " "Pin m_addr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[18\] " "Pin m_addr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[19\] " "Pin m_addr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[20\] " "Pin m_addr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[21\] " "Pin m_addr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[22\] " "Pin m_addr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[23\] " "Pin m_addr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[24\] " "Pin m_addr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[25\] " "Pin m_addr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[26\] " "Pin m_addr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[27\] " "Pin m_addr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[28\] " "Pin m_addr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[29\] " "Pin m_addr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[30\] " "Pin m_addr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_addr\[31\] " "Pin m_addr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_addr[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_read " "Pin m_read not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_read } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[0\] " "Pin m_readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[1\] " "Pin m_readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[2\] " "Pin m_readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[3\] " "Pin m_readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[4\] " "Pin m_readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[5\] " "Pin m_readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[6\] " "Pin m_readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[7\] " "Pin m_readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[8\] " "Pin m_readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[9\] " "Pin m_readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[10\] " "Pin m_readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[11\] " "Pin m_readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[12\] " "Pin m_readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[13\] " "Pin m_readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[14\] " "Pin m_readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[15\] " "Pin m_readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[16\] " "Pin m_readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[17\] " "Pin m_readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[18\] " "Pin m_readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[19\] " "Pin m_readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[20\] " "Pin m_readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[21\] " "Pin m_readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[22\] " "Pin m_readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[23\] " "Pin m_readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[24\] " "Pin m_readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[25\] " "Pin m_readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[26\] " "Pin m_readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[27\] " "Pin m_readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[28\] " "Pin m_readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[29\] " "Pin m_readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[30\] " "Pin m_readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_readdata\[31\] " "Pin m_readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_readdata[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_write " "Pin m_write not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_write } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[0\] " "Pin m_writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[0] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[1\] " "Pin m_writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[1] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[2\] " "Pin m_writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[3\] " "Pin m_writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[4\] " "Pin m_writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[5\] " "Pin m_writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[6\] " "Pin m_writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[7\] " "Pin m_writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[8\] " "Pin m_writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[9\] " "Pin m_writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[10\] " "Pin m_writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[11\] " "Pin m_writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[12\] " "Pin m_writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[13\] " "Pin m_writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[14\] " "Pin m_writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[15\] " "Pin m_writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[16\] " "Pin m_writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[17\] " "Pin m_writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[18\] " "Pin m_writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[19\] " "Pin m_writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[20\] " "Pin m_writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[21\] " "Pin m_writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[22\] " "Pin m_writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[23\] " "Pin m_writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[24\] " "Pin m_writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[25\] " "Pin m_writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[26\] " "Pin m_writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[27\] " "Pin m_writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[28\] " "Pin m_writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[29\] " "Pin m_writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[30\] " "Pin m_writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_writedata\[31\] " "Pin m_writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_writedata[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[2\] " "Pin s_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[2] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[3\] " "Pin s_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[3] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[4\] " "Pin s_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[4] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[5\] " "Pin s_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[5] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[6\] " "Pin s_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[6] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[7\] " "Pin s_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[7] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[8\] " "Pin s_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[8] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[9\] " "Pin s_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[9] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[10\] " "Pin s_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[10] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[11\] " "Pin s_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[11] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[12\] " "Pin s_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[12] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[13\] " "Pin s_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[13] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[14\] " "Pin s_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[14] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[15\] " "Pin s_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[15] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[16\] " "Pin s_addr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[16] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[17\] " "Pin s_addr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[17] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[18\] " "Pin s_addr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[18] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[19\] " "Pin s_addr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[19] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[20\] " "Pin s_addr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[20] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[21\] " "Pin s_addr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[21] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[22\] " "Pin s_addr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[22] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[23\] " "Pin s_addr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[23] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[24\] " "Pin s_addr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[24] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[25\] " "Pin s_addr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[25] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[26\] " "Pin s_addr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[26] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[27\] " "Pin s_addr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[27] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[28\] " "Pin s_addr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[28] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[29\] " "Pin s_addr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[29] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[30\] " "Pin s_addr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[30] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_write " "Pin s_write not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_write } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 31 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_read " "Pin s_read not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_read } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_addr\[31\] " "Pin s_addr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s_addr[31] } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_waitrequest " "Pin m_waitrequest not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m_waitrequest } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 41 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422072930743 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1422072930743 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cache_design.sdc " "Synopsys Design Constraints File file not found: 'cache_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1422072931338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1422072931353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1422072931353 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1422072931353 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1422072931353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clock~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""}  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 763 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422072931385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_waitrequest~reg0 " "Destination node s_waitrequest~reg0" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_waitrequest~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_count\[0\] " "Destination node out_count\[0\]" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_addr\[0\]~0 " "Destination node m_addr\[0\]~0" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_addr[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_count\[1\] " "Destination node out_count\[1\]" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422072931385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1422072931385 ""}  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 764 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422072931385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1422072932080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1422072932143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1422072932143 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1422072932143 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "198 unused 2.5V 99 99 0 " "Number of I/O pins in group: 198 (unused VREF, 2.5V VCCIO, 99 input, 99 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1422072932190 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1422072932190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1422072932190 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422072932190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1422072932190 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1422072932190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422072932408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1422072936913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422072937256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1422072937287 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1422072946613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422072946613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1422072947282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X70_Y56 X81_Y67 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X70_Y56 to location X81_Y67" {  } { { "loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X70_Y56 to location X81_Y67"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X70_Y56 to location X81_Y67"} 70 56 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1422072950093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1422072950093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422072951295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1422072951297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1422072951297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1422072951343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1422072951503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1422072952001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1422072952137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1422072952534 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422072953168 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V N11 " "Pin clock uses I/O standard 2.5 V at N11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1422072954444 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V M11 " "Pin reset uses I/O standard 2.5 V at M11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1422072954444 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1422072954444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/output_files/cache_design.fit.smsg " "Generated suppressed messages file C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/output_files/cache_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1422072954725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072955771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:15:55 2015 " "Processing ended: Fri Jan 23 23:15:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072955771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072955771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072955771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1422072955771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1422072958424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072958424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:15:58 2015 " "Processing started: Fri Jan 23 23:15:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072958424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1422072958424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cache_design -c cache_design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1422072958424 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1422072961846 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1422072962003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072963469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:16:03 2015 " "Processing ended: Fri Jan 23 23:16:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072963469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072963469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072963469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1422072963469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1422072964342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1422072965941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072965943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:16:05 2015 " "Processing started: Fri Jan 23 23:16:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072965943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422072965943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cache_design -c cache_design " "Command: quartus_sta cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422072965943 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1422072966095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1422072966300 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1422072966366 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1422072966366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cache_design.sdc " "Synopsys Design Constraints File file not found: 'cache_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1422072966919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1422072966920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1422072966921 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1422072966921 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1422072967338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967339 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1422072967340 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1422072967377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1422072967397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1422072967397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.574 " "Worst-case setup slack is -4.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574             -48.087 clock  " "   -4.574             -48.087 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072967401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clock  " "    0.344               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072967412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072967417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072967424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.696 clock  " "   -3.000             -51.696 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072967429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072967429 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1422072967542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1422072967606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1422072968243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1422072968321 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1422072968321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.998 " "Worst-case setup slack is -3.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998             -39.719 clock  " "   -3.998             -39.719 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock  " "    0.300               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072968455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072968470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.696 clock  " "   -3.000             -51.696 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968475 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1422072968550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1422072968842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1422072968842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.959 " "Worst-case setup slack is -1.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959             -11.939 clock  " "   -1.959             -11.939 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072968864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1422072968872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.920 clock  " "   -3.000             -47.920 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1422072968879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1422072968879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1422072969678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1422072969678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072969864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:16:09 2015 " "Processing ended: Fri Jan 23 23:16:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072969864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072969864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072969864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422072969864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422072971936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072971937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:16:11 2015 " "Processing started: Fri Jan 23 23:16:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072971937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422072971937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cache_design -c cache_design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422072971937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_6_1200mv_85c_slow.vho C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_6_1200mv_85c_slow.vho in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072972600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_6_1200mv_0c_slow.vho C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_6_1200mv_0c_slow.vho in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072972688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_min_1200mv_0c_fast.vho C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_min_1200mv_0c_fast.vho in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072972778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design.vho C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design.vho in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072972859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_6_1200mv_85c_vhd_slow.sdo C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072972919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_6_1200mv_0c_vhd_slow.sdo C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072973033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_min_1200mv_0c_vhd_fast.sdo C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072973111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cache_design_vhd.sdo C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/ simulation " "Generated file cache_design_vhd.sdo in folder \"C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1422072973184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072973330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:16:13 2015 " "Processing ended: Fri Jan 23 23:16:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072973330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072973330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072973330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422072973330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 154 s " "Quartus II Full Compilation was successful. 0 errors, 154 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422072973997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422072978275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422072978275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 23:16:18 2015 " "Processing started: Fri Jan 23 23:16:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422072978275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1422072978275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cache_design -c cache_design --netlist_type=sgate " "Command: quartus_npp cache_design -c cache_design --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1422072978275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422072978432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 23:16:18 2015 " "Processing ended: Fri Jan 23 23:16:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422072978432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422072978432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422072978432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1422072978432 ""}
