(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-09-20 19:01:01")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_ORAND/D///    Pos: x89y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1396:1547:1702)(1431:1570:1712))
          (PORT IN2 (616:698:783)(618:696:776))
          (PORT IN3 (1087:1223:1361)(1090:1214:1339))
          (PORT IN5 (891:1024:1160)(897:1016:1139))
          (PORT IN6 (428:487:548)(409:460:512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1538:1654:1770)(1579:1678:1778))
          (PORT EN (950:1059:1171)(959:1065:1174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x89y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2189:2459:2734)(2253:2508:2768))
          (PORT IN6 (1768:1966:2168)(1823:2006:2195))
          (PORT IN7 (1277:1406:1538)(1294:1409:1527))
          (PORT IN8 (1564:1744:1930)(1613:1783:1959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1184:1374:1567)(1190:1356:1524))
          (PORT IN4 (1290:1455:1623)(1357:1515:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x92y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:860:968)(769:864:961))
          (PORT IN2 (1033:1172:1314)(1013:1129:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x92y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1080:1197:1316)(1127:1243:1362))
          (PORT IN7 (1436:1610:1788)(1490:1656:1825))
          (PORT IN8 (1105:1226:1349)(1169:1290:1414))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1239:1360)(1163:1270:1377))
          (PORT IN2 (895:989:1085)(922:1010:1101))
          (PORT IN3 (1243:1393:1546)(1278:1416:1556))
          (PORT IN4 (918:1016:1116)(962:1056:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x90y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (944:1073:1207)(974:1097:1222))
          (PORT IN6 (1918:2158:2403)(1982:2214:2451))
          (PORT IN8 (1095:1250:1410)(1134:1280:1429))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (750:854:962)(758:853:950))
          (PORT IN2 (1732:1948:2169)(1774:1979:2188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x89y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1406:1549:1694)(1429:1553:1682))
          (PORT IN2 (1536:1699:1868)(1567:1718:1875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x89y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1791:2020:2256)(1803:2013:2230))
          (PORT IN6 (1436:1614:1796)(1488:1655:1826))
          (PORT IN7 (1389:1556:1726)(1437:1591:1748))
          (PORT IN8 (1963:2163:2368)(2024:2212:2406))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (789:882:975)(798:878:961))
          (PORT IN3 (1354:1520:1689)(1395:1551:1713))
          (PORT IN4 (779:883:988)(778:865:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x92y40
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1590:1768)(1446:1606:1769))
          (PORT IN2 (850:967:1087)(850:957:1067))
          (PORT IN3 (1142:1288:1438)(1187:1324:1465))
          (PORT IN6 (868:994:1122)(875:990:1108))
          (PORT IN8 (705:779:854)(707:771:836))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1420:1511:1604)(1459:1537:1618))
          (PORT EN (1813:2021:2231)(1898:2094:2296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x89y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (713:789:866)(719:783:848))
          (PORT IN8 (600:676:753)(576:640:705))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1817:2048:2285)(1907:2134:2365))
          (PORT IN4 (798:898:1000)(794:886:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1131:1278:1429)(1154:1294:1437))
          (PORT IN6 (1347:1487:1632)(1360:1484:1613))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x92y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (552:632:714)(550:626:703))
          (PORT IN8 (573:651:731)(563:634:705))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x91y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1632:1871:2114)(1705:1920:2140))
          (PORT IN6 (1246:1380:1518)(1249:1362:1478))
          (PORT IN7 (1117:1254:1395)(1113:1230:1351))
          (PORT IN8 (371:427:484)(349:394:439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x89y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1923:2155:2393)(1918:2124:2337))
          (PORT IN6 (1336:1490:1648)(1331:1461:1595))
          (PORT IN7 (1367:1532:1700)(1419:1571:1726))
          (PORT IN8 (2484:2744:3011)(2574:2832:3094))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4149:4580:5019)(4405:4812:5226))
          (PORT IN3 (1563:1753:1946)(1636:1817:2001))
          (PORT IN4 (2294:2531:2774)(2363:2593:2827))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x93y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1505:1675:1851)(1519:1660:1807))
          (PORT IN2 (1342:1542:1746)(1352:1527:1707))
          (PORT IN3 (1176:1308:1444)(1205:1329:1454))
          (PORT IN4 (1812:2007:2208)(1880:2066:2255))
          (PORT IN5 (1548:1738:1932)(1590:1769:1951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1903:2043:2185)(1932:2053:2178))
          (PORT EN (2014:2247:2483)(2120:2344:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1241:1367:1493)(1252:1358:1466))
          (PORT IN2 (1030:1153:1281)(1023:1129:1238))
          (PORT IN3 (741:843:947)(780:881:986))
          (PORT IN4 (1120:1280:1443)(1154:1294:1438))
          (PORT IN5 (1246:1377:1511)(1254:1366:1479))
          (PORT IN6 (733:824:917)(740:823:908))
          (PORT IN7 (2003:2209:2420)(2110:2309:2514))
          (PORT IN8 (1498:1677:1861)(1505:1671:1840))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1434:1527)(1380:1458:1538))
          (PORT EN (1585:1768:1953)(1635:1803:1974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x82y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1576:1732)(1491:1628:1768))
          (PORT IN2 (915:1042:1171)(957:1075:1196))
          (PORT IN3 (726:823:922)(741:830:922))
          (PORT IN4 (595:677:759)(594:663:735))
          (PORT IN5 (1424:1579:1738)(1492:1630:1770))
          (PORT IN6 (703:800:900)(714:804:896))
          (PORT IN7 (413:470:528)(395:444:493))
          (PORT IN8 (1688:1880:2075)(1777:1962:2151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1821:1958:2099)(1857:1982:2107))
          (PORT EN (2134:2380:2632)(2220:2435:2658))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1208:1378:1551)(1246:1410:1578))
          (PORT IN3 (1231:1394:1562)(1299:1456:1617))
          (PORT IN4 (1774:1967:2166)(1824:2008:2195))
          (PORT IN5 (1217:1367:1521)(1238:1373:1511))
          (PORT IN7 (1651:1846:2043)(1743:1933:2129))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1662:1779)(1582:1686:1791))
          (PORT EN (1606:1789:1974)(1656:1824:1997))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1442:1609:1781)(1515:1670:1829))
          (PORT IN3 (1893:2114:2343)(2018:2229:2441))
          (PORT IN4 (413:472:532)(396:444:493))
          (PORT IN6 (1137:1260:1387)(1147:1260:1376))
          (PORT IN8 (418:475:533)(401:449:498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1381:1468:1557)(1422:1497:1574))
          (PORT EN (1991:2213:2441)(2072:2267:2469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x90y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1074:1220:1367)(1098:1242:1388))
          (PORT IN3 (904:1031:1159)(917:1026:1138))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR/D///    Pos: x83y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1582:1780:1981)(1587:1758:1934))
          (PORT IN2 (880:1015:1153)(887:1012:1140))
          (PORT IN4 (563:648:734)(576:656:737))
          (PORT IN6 (549:622:696)(548:610:672))
          (PORT IN7 (1779:1986:2197)(1860:2055:2255))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1868:2014:2163)(1909:2038:2170))
          (PORT EN (2151:2394:2642)(2256:2476:2704))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1365:1538:1715)(1429:1590:1755))
          (PORT IN4 (1054:1207:1362)(1060:1196:1333))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x92y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1429:1606:1786)(1493:1659:1829))
          (PORT IN7 (869:973:1080)(885:975:1068))
          (PORT IN8 (935:1051:1169)(962:1068:1175))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1612:1812:2015)(1697:1891:2089))
          (PORT IN3 (1065:1194:1327)(1102:1220:1342))
          (PORT IN4 (2086:2338:2595)(2205:2450:2703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x80y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1362:1516)(1256:1391:1528))
          (PORT IN3 (1377:1521:1670)(1436:1565:1694))
          (PORT IN4 (1279:1423:1569)(1337:1468:1601))
          (PORT IN7 (1616:1813:2013)(1707:1894:2088))
          (PORT IN8 (1277:1415:1558)(1327:1455:1587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1562:1678:1799)(1598:1698:1801))
          (PORT EN (2076:2326:2582)(2147:2366:2591))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x89y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:451:509)(372:417:463))
          (PORT IN6 (388:448:509)(370:416:463))
          (PORT IN7 (1180:1333:1489)(1174:1309:1448))
          (PORT IN8 (1175:1323:1475)(1190:1323:1459))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (362:417:472)(335:379:423))
          (PORT IN2 (1589:1786:1989)(1631:1832:2036))
          (PORT IN3 (1801:1995:2195)(1855:2041:2234))
          (PORT IN4 (354:410:466)(328:372:416))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x83y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1630:1850:2074)(1675:1882:2095))
          (PORT IN2 (1171:1324:1481)(1167:1297:1431))
          (PORT IN3 (1246:1396:1550)(1264:1409:1559))
          (PORT IN4 (1434:1604:1777)(1464:1627:1796))
          (PORT IN8 (1255:1426:1602)(1340:1510:1684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1709:1850:1993)(1785:1914:2046))
          (PORT EN (2135:2379:2628)(2238:2459:2686))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x89y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1101:1252:1406)(1146:1290:1438))
          (PORT IN6 (1630:1799:1970)(1705:1865:2030))
          (PORT IN7 (1209:1385:1563)(1227:1387:1550))
          (PORT IN8 (1124:1289:1458)(1139:1282:1427))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x80y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (933:1075:1219)(950:1079:1210))
          (PORT IN2 (1749:1949:2152)(1848:2033:2222))
          (PORT IN3 (2113:2343:2577)(2211:2427:2647))
          (PORT IN5 (916:1052:1190)(933:1062:1192))
          (PORT IN8 (395:455:516)(368:412:458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1410:1504:1602)(1453:1534:1617))
          (PORT EN (1948:2169:2395)(2016:2210:2409))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x92y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1420:1602:1786)(1458:1640:1823))
          (PORT IN7 (1046:1180:1317)(1069:1191:1318))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ICOMP////    Pos: x89y48
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1807:2027:2250)(1826:2029:2237))
          (PORT IN2 (1758:1955:2158)(1810:1995:2185))
          (PORT IN3 (1632:1808:1989)(1688:1855:2024))
          (PORT IN5 (1467:1650:1838)(1561:1740:1924))
          (PORT IN8 (1014:1147:1283)(987:1097:1210))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x83y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2027:2251:2477)(2106:2317:2532))
          (PORT IN3 (976:1086:1198)(997:1108:1221))
          (PORT IN4 (1306:1453:1605)(1316:1442:1572))
          (PORT IN7 (734:852:971)(716:812:910))
          (PORT IN8 (1655:1854:2059)(1737:1929:2128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1982:2119:2260)(2025:2149:2276))
          (PORT EN (2261:2530:2806)(2358:2600:2849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x81y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1627:1816:2011)(1635:1792:1953))
          (PORT IN3 (1504:1670:1842)(1584:1739:1895))
          (PORT IN4 (1750:1945:2142)(1842:2028:2217))
          (PORT IN5 (1599:1788:1981)(1618:1776:1938))
          (PORT IN6 (587:676:766)(578:651:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1662:1779)(1582:1686:1791))
          (PORT EN (1912:2140:2373)(1966:2159:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x81y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1920:2129:2344)(1988:2183:2387))
          (PORT IN2 (1497:1701:1911)(1553:1743:1939))
          (PORT IN3 (907:1048:1193)(920:1048:1179))
          (PORT IN4 (1092:1263:1436)(1102:1252:1406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (548:627:706)(543:615:687))
          (PORT IN6 (1770:1990:2217)(1832:2061:2293))
          (PORT IN7 (1032:1178:1327)(1074:1210:1348))
          (PORT IN8 (537:616:696)(532:604:676))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x90y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1234:1354:1477)(1260:1368:1479))
          (PORT IN4 (1588:1773:1959)(1652:1810:1972))
          (PORT IN5 (580:662:747)(561:633:707))
          (PORT IN6 (1443:1590:1740)(1465:1592:1723))
          (PORT IN8 (1523:1711:1902)(1579:1745:1915))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1787:1924:2064)(1818:1940:2065))
          (PORT EN (1418:1578:1740)(1459:1601:1746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1611:1825:2042)(1658:1858:2063))
          (PORT IN3 (1887:2073:2265)(1939:2106:2275))
          (PORT IN4 (1066:1199:1337)(1082:1211:1343))
          (PORT IN5 (1886:2085:2288)(1954:2140:2334))
          (PORT IN7 (1906:2130:2359)(1982:2186:2397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1883:2028)(1812:1943:2076))
          (PORT EN (2090:2341:2598)(2167:2387:2614))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (369:426:485)(342:387:432))
          (PORT IN3 (785:882:981)(808:896:986))
          (PORT IN4 (920:1021:1124)(918:999:1082))
          (PORT IN5 (356:409:464)(328:370:413))
          (PORT IN7 (1125:1248:1375)(1137:1249:1367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2234:2396:2562)(2293:2441:2591))
          (PORT EN (2084:2326:2574)(2183:2403:2630))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2490:2823:3161)(2578:2886:3203))
          (PORT IN3 (409:468:527)(401:452:504))
          (PORT IN4 (1281:1431:1584)(1297:1429:1565))
          (PORT IN7 (1402:1604:1810)(1443:1631:1824))
          (PORT IN8 (1442:1594:1748)(1469:1602:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1941:2087)(1869:2002:2138))
          (PORT EN (2078:2324:2576)(2153:2368:2589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1680:1883)(1541:1731:1926))
          (PORT IN2 (1022:1161:1305)(1019:1141:1265))
          (PORT IN4 (564:647:732)(583:663:745))
          (PORT IN5 (929:1074:1220)(911:1028:1148))
          (PORT IN6 (1027:1170:1318)(1017:1142:1269))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2081:2238:2399)(2168:2311:2458))
          (PORT EN (1925:2186:2453)(1986:2213:2448))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1162:1284:1410)(1180:1289:1402))
          (PORT IN2 (1639:1822:2009)(1696:1866:2039))
          (PORT IN4 (358:420:483)(337:383:430))
          (PORT IN5 (1068:1218:1371)(1068:1203:1341))
          (PORT IN8 (1213:1341:1472)(1228:1337:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1624:1740:1861)(1663:1763:1866))
          (PORT EN (1911:2171:2437)(1966:2192:2425))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:851:956)(768:869:972))
          (PORT IN2 (558:640:724)(571:649:728))
          (PORT IN3 (2291:2575:2863)(2394:2658:2927))
          (PORT IN5 (572:656:742)(577:655:734))
          (PORT IN8 (1190:1344:1500)(1243:1391:1541))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2160:2342:2529)(2236:2408:2584))
          (PORT EN (2253:2523:2800)(2354:2596:2845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (944:1064:1186)(956:1064:1176))
          (PORT IN2 (1093:1220:1351)(1090:1201:1316))
          (PORT IN4 (1360:1535:1714)(1384:1539:1698))
          (PORT IN5 (1226:1387:1552)(1235:1379:1527))
          (PORT IN6 (774:874:974)(791:880:971))
          (PORT IN8 (1500:1702:1908)(1568:1753:1941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2082:2241:2400)(2180:2327:2477))
          (PORT EN (1829:2047:2269)(1898:2091:2290))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1153:1311:1473)(1149:1292:1438))
          (PORT IN3 (918:1044:1171)(954:1069:1188))
          (PORT IN4 (1283:1426:1575)(1290:1417:1546))
          (PORT IN7 (1164:1307:1455)(1221:1370:1521))
          (PORT IN8 (1914:2138:2368)(1987:2213:2445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2093:2250:2409)(2191:2339:2489))
          (PORT EN (2019:2261:2507)(2115:2335:2562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x80y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:850:956)(759:855:954))
          (PORT IN2 (703:792:883)(706:778:853))
          (PORT IN3 (744:859:976)(749:848:950))
          (PORT IN4 (1311:1469:1632)(1392:1546:1703))
          (PORT IN5 (1540:1726:1916)(1570:1745:1922))
          (PORT IN6 (427:486:546)(411:461:512))
          (PORT IN7 (961:1063:1168)(962:1056:1151))
          (PORT IN8 (1663:1847:2035)(1736:1908:2084))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1909:2044:2184)(1965:2078:2196))
          (PORT EN (1759:1986:2219)(1812:2010:2216))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (530:610:690)(524:597:670))
          (PORT IN2 (1388:1563:1743)(1447:1619:1799))
          (PORT IN4 (1289:1437:1588)(1301:1436:1575))
          (PORT IN6 (1325:1494:1666)(1374:1535:1697))
          (PORT IN7 (417:481:547)(396:451:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2075:2231:2389)(2168:2309:2454))
          (PORT EN (1247:1404:1564)(1268:1410:1556))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (428:488:549)(411:463:516))
          (PORT IN4 (1877:2099:2327)(1967:2188:2414))
          (PORT IN5 (1321:1492:1668)(1375:1529:1687))
          (PORT IN7 (1010:1137:1266)(1065:1182:1302))
          (PORT IN8 (1354:1522:1692)(1409:1565:1723))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2248:2398:2551)(2309:2444:2584))
          (PORT EN (1232:1390:1551)(1255:1397:1542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x90y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (613:697:782)(606:685:765))
          (PORT IN2 (573:661:750)(575:659:744))
          (PORT IN3 (1255:1416:1579)(1318:1474:1632))
          (PORT IN4 (1056:1188:1323)(1089:1225:1365))
          (PORT IN5 (1612:1835:2061)(1699:1912:2130))
          (PORT IN6 (562:646:731)(576:658:741))
          (PORT IN7 (1276:1433:1592)(1326:1479:1636))
          (PORT IN8 (591:674:757)(604:685:767))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2389:2553)(2285:2425:2571))
          (PORT EN (1232:1398:1569)(1231:1380:1531))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1612:1791)(1504:1668:1834))
          (PORT IN2 (1243:1398:1556)(1239:1375:1516))
          (PORT IN5 (891:1002:1117)(870:968:1067))
          (PORT IN6 (1021:1161:1303)(998:1107:1220))
          (PORT IN7 (1432:1600:1771)(1489:1647:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1750:1859:1973)(1809:1902:1999))
          (PORT EN (1832:2051:2274)(1893:2086:2285))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1177:1324:1475)(1202:1336:1474))
          (PORT IN2 (921:1044:1171)(909:1020:1133))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR/D///    Pos: x82y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1061:1188)(938:1046:1156))
          (PORT IN4 (1264:1402:1544)(1276:1394:1514))
          (PORT IN6 (585:668:754)(589:669:749))
          (PORT IN7 (1216:1392:1572)(1217:1373:1532))
          (PORT IN8 (550:646:744)(538:619:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2234:2396:2563)(2285:2427:2575))
          (PORT EN (1823:2040:2261)(1898:2090:2288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1179:1325)(1031:1149:1269))
          (PORT IN3 (1531:1700:1871)(1559:1700:1844))
          (PORT IN4 (579:666:754)(584:663:745))
          (PORT IN5 (1018:1157:1300)(1001:1114:1230))
          (PORT IN7 (1623:1800:1979)(1642:1788:1938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2215:2370:2527)(2274:2416:2558))
          (PORT EN (1111:1270:1432)(1108:1247:1388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1569:1746:1927)(1591:1747:1907))
          (PORT IN4 (379:439:500)(374:426:478))
          (PORT IN6 (1013:1152:1294)(1001:1114:1229))
          (PORT IN7 (575:653:733)(557:622:688))
          (PORT IN8 (372:435:499)(364:418:473))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2309:2460:2615)(2380:2514:2652))
          (PORT EN (1040:1184:1330)(1043:1171:1302))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x80y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1413:1561:1711)(1468:1600:1734))
          (PORT IN6 (1626:1813:2004)(1667:1830:1997))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x91y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (841:961:1083)(848:959:1072))
          (PORT IN3 (1913:2137:2368)(1991:2197:2410))
          (PORT IN6 (707:800:895)(715:800:887))
          (PORT IN7 (1029:1144:1262)(1050:1154:1261))
          (PORT IN8 (1062:1201:1343)(1090:1231:1375))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1856:1988:2123)(1912:2023:2139))
          (PORT EN (1389:1586:1786)(1416:1592:1772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1036:1163:1292)(1015:1120:1229))
          (PORT IN4 (730:842:957)(755:865:978))
          (PORT IN5 (1554:1766:1982)(1619:1815:2014))
          (PORT IN6 (565:643:724)(550:619:689))
          (PORT IN8 (738:848:960)(760:869:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a122_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2128:2286:2445)(2227:2371:2519))
          (PORT EN (1038:1179:1322)(1043:1170:1300))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1325:1505:1688)(1322:1481:1645))
          (PORT IN3 (768:882:999)(781:881:985))
          (PORT IN4 (657:737:819)(655:722:790))
          (PORT IN7 (1038:1162:1290)(1058:1170:1285))
          (PORT IN8 (1006:1112:1219)(1021:1119:1220))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
          (PORT EN (1008:1130:1254)(1000:1098:1199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1289:1440:1595)(1321:1467:1614))
          (PORT IN4 (1163:1293:1424)(1176:1285:1397))
          (PORT IN6 (1266:1435:1606)(1355:1523:1694))
          (PORT IN7 (1813:2025:2242)(1922:2133:2350))
          (PORT IN8 (1018:1148:1280)(1033:1145:1262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2012:2170:2330)(2116:2257:2402))
          (PORT EN (590:680:771)(557:623:692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:647:733)(558:627:697))
          (PORT IN3 (1172:1303:1436)(1177:1282:1392))
          (PORT IN4 (1765:1957:2156)(1845:2028:2216))
          (PORT IN5 (545:625:708)(540:608:678))
          (PORT IN8 (576:649:722)(583:645:708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2012:2170:2330)(2116:2257:2402))
          (PORT EN (1593:1793:1998)(1652:1830:2014))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1337:1496)(1189:1335:1483))
          (PORT IN4 (1713:1890:2073)(1746:1909:2076))
          (PORT IN5 (1432:1592:1755)(1460:1604:1750))
          (PORT IN6 (721:824:927)(727:821:917))
          (PORT IN8 (1317:1484:1654)(1326:1474:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a134_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2392:2559)(2294:2437:2583))
          (PORT EN (1773:1997:2226)(1853:2058:2270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x94y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1342:1501:1664)(1410:1560:1710))
          (PORT IN2 (1016:1129:1246)(1043:1144:1248))
          (PORT IN5 (1049:1172:1297)(1061:1168:1276))
          (PORT IN6 (1040:1154:1271)(1063:1165:1271))
          (PORT IN7 (1775:1972:2173)(1879:2075:2277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a137_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2322:2479:2640)(2390:2526:2666))
          (PORT EN (944:1061:1180)(954:1065:1179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x81y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1402:1568:1737)(1482:1636:1793))
          (PORT IN7 (1266:1435:1606)(1353:1521:1693))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1389:1551)(1299:1440:1584))
          (PORT IN4 (1363:1536:1715)(1461:1635:1811))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x91y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:646:724)(550:610:673))
          (PORT IN3 (767:882:998)(775:875:977))
          (PORT IN4 (1262:1427:1592)(1325:1478:1635))
          (PORT IN5 (750:848:948)(767:854:944))
          (PORT IN6 (715:825:937)(710:803:899))
          (PORT IN7 (1745:1953:2167)(1717:1897:2080))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2392:2559)(2294:2437:2583))
          (PORT EN (592:677:763)(564:628:695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x91y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2684:3004:3333)(2731:3016:3310))
          (PORT IN2 (737:842:950)(757:852:948))
          (PORT IN3 (1961:2184:2414)(2053:2272:2494))
          (PORT IN4 (1127:1256:1389)(1133:1251:1372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x80y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1332:1486:1643)(1339:1467:1597))
          (PORT IN4 (1488:1656:1826)(1511:1657:1806))
          (PORT IN5 (1470:1652:1839)(1562:1740:1924))
          (PORT IN6 (1387:1538:1691)(1412:1542:1676))
          (PORT IN8 (1463:1642:1823)(1551:1725:1905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a146_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1882:1987)(1845:1933:2024))
          (PORT EN (1613:1816:2025)(1669:1849:2035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1137:1266:1397)(1145:1265:1388))
          (PORT IN4 (1355:1527:1701)(1460:1625:1795))
          (PORT IN6 (1227:1400:1578)(1312:1486:1661))
          (PORT IN7 (1444:1591:1741)(1465:1597:1734))
          (PORT IN8 (1376:1551:1731)(1415:1578:1745))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a149_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1711:1820:1930)(1774:1865:1959))
          (PORT EN (1162:1310:1461)(1170:1305:1444))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1293:1461:1633)(1339:1491:1646))
          (PORT IN4 (1513:1679:1848)(1606:1769:1936))
          (PORT IN5 (784:881:980)(816:907:1000))
          (PORT IN7 (1252:1405:1559)(1290:1436:1587))
          (PORT IN8 (362:416:471)(336:379:423))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a152_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2147:2302:2460)(2203:2339:2478))
          (PORT EN (974:1094:1216)(968:1074:1182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1641:1834)(1473:1642:1816))
          (PORT IN3 (944:1047:1152)(968:1060:1153))
          (PORT IN6 (562:636:712)(553:615:678))
          (PORT IN7 (1268:1434:1603)(1307:1465:1625))
          (PORT IN8 (749:858:970)(731:820:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a155_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1765:1869:1974)(1821:1908:2000))
          (PORT EN (1769:1990:2217)(1859:2061:2268))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1267:1424:1585)(1340:1492:1647))
          (PORT IN3 (592:679:767)(568:639:712))
          (PORT IN4 (1777:1980:2187)(1853:2045:2242))
          (PORT IN6 (1284:1432:1585)(1289:1417:1549))
          (PORT IN8 (413:472:532)(397:449:503))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a158_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1860:1990:2123)(1922:2033:2146))
          (PORT EN (1114:1267:1421)(1118:1252:1391))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1058:1187:1319)(1071:1184:1299))
          (PORT IN4 (1182:1340:1503)(1209:1362:1518))
          (PORT IN6 (758:884:1010)(728:819:911))
          (PORT IN7 (682:760:840)(683:751:821))
          (PORT IN8 (911:1032:1155)(920:1033:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a161_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2089:2249:2409)(2188:2332:2480))
          (PORT EN (1770:2000:2235)(1830:2031:2238))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x83y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:510)(372:427:482))
          (PORT IN2 (1684:1903:2128)(1790:1993:2200))
          (PORT IN3 (795:892:991)(797:891:988))
          (PORT IN4 (1670:1843:2022)(1748:1917:2092))
          (PORT IN5 (1686:1888:2094)(1723:1907:2093))
          (PORT IN6 (916:1038:1161)(951:1068:1188))
          (PORT IN7 (777:891:1007)(787:891:996))
          (PORT IN8 (410:471:532)(401:454:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2100:2258:2418)(2199:2344:2492))
          (PORT EN (1801:2025:2252)(1888:2093:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:477:538)(383:428:474))
          (PORT IN2 (763:863:966)(771:856:942))
          (PORT IN3 (1924:2138:2357)(2016:2225:2439))
          (PORT IN4 (700:800:903)(729:826:925))
          (PORT IN5 (586:675:765)(564:635:706))
          (PORT IN6 (937:1063:1191)(966:1087:1211))
          (PORT IN7 (791:888:987)(798:884:972))
          (PORT IN8 (729:840:954)(720:813:908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2011:2151)(1934:2050:2169))
          (PORT EN (1111:1265:1423)(1111:1247:1387))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (874:1002:1133)(870:980:1092))
          (PORT IN2 (398:456:515)(387:438:490))
          (PORT IN4 (376:435:495)(364:416:468))
          (PORT IN5 (1150:1292:1436)(1173:1303:1435))
          (PORT IN6 (694:776:861)(704:775:849))
          (PORT IN7 (928:1066:1205)(945:1069:1197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a170_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2089:2249:2409)(2188:2332:2480))
          (PORT EN (933:1061:1190)(924:1031:1142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (764:881:999)(776:876:979))
          (PORT IN3 (1529:1716:1907)(1564:1739:1918))
          (PORT IN5 (1232:1394:1558)(1269:1418:1571))
          (PORT IN7 (1736:1947:2163)(1773:1968:2168))
          (PORT IN8 (1394:1539:1687)(1415:1544:1676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a173_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2311:2473:2637)(2378:2519:2665))
          (PORT EN (1957:2211:2470)(2037:2265:2500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x94y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1578:1743)(1467:1626:1787))
          (PORT IN4 (567:644:722)(582:656:731))
          (PORT IN5 (1408:1573:1741)(1458:1620:1785))
          (PORT IN6 (716:812:910)(729:818:909))
          (PORT IN8 (580:659:739)(588:664:741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2349:2508:2668)(2417:2557:2702))
          (PORT EN (1572:1789:2012)(1613:1819:2031))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1329:1475:1624)(1403:1546:1691))
          (PORT IN4 (769:873:979)(804:898:995))
          (PORT IN6 (927:1033:1142)(950:1048:1148))
          (PORT IN7 (938:1072:1210)(938:1056:1178))
          (PORT IN8 (762:861:961)(792:884:979))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a179_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1923:2055:2189)(1982:2093:2208))
          (PORT EN (1958:2210:2468)(2038:2264:2498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1539:1695)(1420:1561:1704))
          (PORT IN3 (1435:1617:1802)(1471:1648:1831))
          (PORT IN5 (591:679:768)(568:642:718))
          (PORT IN6 (1398:1552:1708)(1430:1575:1723))
          (PORT IN7 (1269:1437:1608)(1298:1453:1611))
          (PORT IN8 (591:668:748)(571:635:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a182_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1899:2008)(1858:1954:2052))
          (PORT EN (1346:1503:1661)(1375:1521:1671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1324:1471:1620)(1336:1461:1589))
          (PORT IN2 (1128:1258:1392)(1172:1296:1424))
          (PORT IN4 (1180:1344:1514)(1162:1295:1430))
          (PORT IN5 (837:958:1082)(844:958:1075))
          (PORT IN7 (1039:1173:1309)(1033:1149:1266))
          (PORT IN8 (1264:1440:1621)(1314:1484:1656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a186_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2219:2374:2533)(2279:2417:2556))
          (PORT EN (1172:1305:1441)(1188:1308:1431))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x91y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:994:1110)(871:966:1063))
          (PORT IN2 (859:963:1068)(869:956:1043))
          (PORT IN6 (1234:1389:1549)(1229:1366:1507))
          (PORT IN7 (2117:2313:2514)(2232:2423:2620))
          (PORT IN8 (875:972:1071)(908:997:1087))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a189_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2222:2378:2536)(2282:2421:2561))
          (PORT EN (764:870:978)(739:821:906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x91y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2880:3224:3578)(2950:3264:3587))
          (PORT IN6 (928:1057:1189)(969:1092:1216))
          (PORT IN7 (1502:1666:1834)(1572:1719:1870))
          (PORT IN8 (1321:1474:1632)(1348:1495:1646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1224:1383:1544)(1264:1404:1550))
          (PORT IN2 (1889:2124:2365)(1962:2177:2399))
          (PORT IN3 (1473:1662:1853)(1498:1668:1840))
          (PORT IN4 (1373:1536:1702)(1408:1556:1709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x89y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:844:960)(725:819:917))
          (PORT IN3 (1000:1127:1258)(1053:1173:1295))
          (PORT IN4 (593:671:751)(576:638:701))
          (PORT IN7 (1264:1438:1615)(1286:1446:1610))
          (PORT IN8 (574:656:739)(552:620:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a193_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1929:2062:2195)(1993:2108:2224))
          (PORT EN (1936:2166:2399)(2008:2227:2453))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1059:1211:1365)(1074:1219:1366))
          (PORT IN3 (1262:1419:1579)(1287:1438:1594))
          (PORT IN4 (1064:1201:1340)(1073:1210:1352))
          (PORT IN5 (845:953:1064)(822:913:1006))
          (PORT IN7 (1617:1793:1974)(1670:1841:2016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2352:2510:2670)(2417:2554:2697))
          (PORT EN (1172:1305:1439)(1188:1307:1429))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x81y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:617:696)(533:600:669))
          (PORT IN4 (543:624:706)(543:611:681))
          (PORT IN5 (1499:1692:1890)(1525:1695:1871))
          (PORT IN7 (1231:1381:1532)(1272:1403:1535))
          (PORT IN8 (553:634:718)(535:608:683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a199_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1780:1888:1997)(1840:1932:2028))
          (PORT EN (1724:1916:2112)(1780:1944:2112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1867:2047:2229)(1908:2063:2223))
          (PORT IN2 (561:643:726)(551:623:696))
          (PORT IN3 (763:857:953)(773:862:954))
          (PORT IN4 (1696:1905:2116)(1769:1965:2165))
          (PORT IN6 (841:967:1093)(854:970:1088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2378:2529:2685)(2439:2576:2718))
          (PORT EN (1883:2097:2317)(1966:2155:2349))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (576:661:747)(588:668:749))
          (PORT IN4 (775:880:987)(775:867:961))
          (PORT IN5 (941:1052:1164)(960:1052:1148))
          (PORT IN6 (388:441:496)(358:401:444))
          (PORT IN7 (1343:1486:1632)(1363:1495:1630))
          (PORT IN8 (1752:1948:2148)(1783:1965:2151))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a205_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1944:2078:2213)(2004:2121:2240))
          (PORT EN (1553:1736:1922)(1587:1756:1931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x91y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1727:1906)(1605:1769:1936))
          (PORT IN3 (779:868:958)(791:867:946))
          (PORT IN4 (1103:1237:1376)(1130:1256:1386))
          (PORT IN5 (1179:1319:1465)(1225:1356:1489))
          (PORT IN6 (1312:1472:1637)(1332:1470:1611))
          (PORT IN7 (1078:1214:1353)(1091:1216:1344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a209_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1821:1927:2035)(1882:1971:2064))
          (PORT EN (992:1100:1210)(993:1084:1178))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (390:449:509)(363:406:450))
          (PORT IN4 (1198:1345:1494)(1262:1399:1537))
          (PORT IN5 (1114:1248:1385)(1155:1275:1397))
          (PORT IN7 (377:434:493)(350:393:437))
          (PORT IN8 (874:1011:1150)(859:970:1084))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2081:2238:2397)(2182:2324:2471))
          (PORT EN (1767:1974:2183)(1826:2019:2218))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1563:1745:1933)(1611:1791:1974))
          (PORT IN2 (524:602:682)(496:559:624))
          (PORT IN3 (1147:1272:1401)(1157:1267:1380))
          (PORT IN4 (1076:1197:1320)(1093:1208:1325))
          (PORT IN8 (569:654:741)(548:621:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a215_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1770:1880:1990)(1831:1924:2020))
          (PORT EN (1447:1607:1769)(1466:1612:1760))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x80y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:629:708)(550:623:697))
          (PORT IN2 (1700:1910:2126)(1783:1973:2165))
          (PORT IN3 (1037:1161:1289)(1060:1172:1285))
          (PORT IN4 (571:655:740)(557:627:699))
          (PORT IN5 (2200:2436:2677)(2267:2487:2711))
          (PORT IN6 (395:448:502)(367:411:455))
          (PORT IN7 (1295:1423:1554)(1317:1428:1540))
          (PORT IN8 (555:641:729)(529:594:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1874:1983:2097)(1939:2032:2129))
          (PORT EN (2074:2322:2576)(2143:2358:2579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x83y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (354:409:464)(333:379:425))
          (PORT IN2 (1856:2073:2294)(1920:2109:2300))
          (PORT IN3 (1124:1283:1442)(1157:1306:1458))
          (PORT IN4 (1626:1809:1994)(1682:1857:2036))
          (PORT IN5 (2110:2359:2614)(2251:2499:2751))
          (PORT IN6 (1089:1247:1409)(1123:1271:1421))
          (PORT IN7 (1336:1478:1624)(1372:1507:1646))
          (PORT IN8 (1205:1362:1523)(1229:1378:1531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a221_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2380:2535:2695)(2444:2583:2726))
          (PORT EN (2116:2395:2681)(2198:2446:2702))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x80y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (378:438:499)(372:426:482))
          (PORT IN5 (1235:1370:1509)(1266:1393:1522))
          (PORT IN6 (900:993:1087)(921:1002:1086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2689:2912:3141)(2828:3048:3273))
          (PORT SR (3297:3564:3837)(3490:3730:3974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x91y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:424:483)(347:391:436))
          (PORT IN2 (552:642:733)(534:602:670))
          (PORT IN4 (929:1049:1170)(955:1073:1195))
          (PORT IN5 (948:1050:1156)(952:1043:1136))
          (PORT IN6 (713:813:915)(736:835:938))
          (PORT IN7 (1065:1198:1335)(1066:1186:1310))
          (PORT IN8 (737:838:940)(750:846:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1252:1394:1539)(1294:1436:1581))
          (PORT IN6 (1341:1503:1670)(1371:1525:1683))
          (PORT IN7 (558:638:719)(569:646:724))
          (PORT IN8 (552:632:713)(568:645:723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (402:459:517)(389:440:491))
          (PORT IN2 (763:877:994)(776:881:986))
          (PORT IN3 (448:513:579)(434:487:542))
          (PORT IN4 (931:1056:1184)(956:1069:1184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (720:825:931)(738:836:937))
          (PORT IN6 (1176:1324:1475)(1198:1338:1480))
          (PORT IN7 (600:681:762)(600:676:753))
          (PORT IN8 (740:847:956)(770:876:984))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x91y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1063:1193)(959:1076:1194))
          (PORT IN6 (882:1004:1129)(910:1023:1139))
          (PORT IN7 (1349:1514:1683)(1401:1564:1730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x94y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (392:448:505)(383:431:480))
          (PORT IN6 (1386:1568:1754)(1417:1596:1778))
          (PORT IN7 (1585:1795:2007)(1645:1857:2076))
          (PORT IN8 (387:445:504)(383:436:490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1114:1253:1393)(1172:1299:1431))
          (PORT IN3 (1382:1552:1726)(1422:1580:1744))
          (PORT IN4 (1315:1474:1638)(1346:1507:1675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1428:1601:1780)(1497:1669:1846))
          (PORT IN2 (889:1020:1153)(909:1032:1157))
          (PORT IN3 (1232:1387:1547)(1254:1399:1549))
          (PORT IN4 (1548:1746:1949)(1601:1800:2003))
          (PORT IN5 (952:1091:1234)(965:1093:1224))
          (PORT IN6 (751:838:928)(738:816:895))
          (PORT IN8 (1217:1366:1519)(1230:1363:1501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (854:967:1081)(822:912:1004))
          (PORT IN2 (909:1043:1182)(920:1039:1161))
          (PORT IN3 (372:427:483)(354:396:440))
          (PORT IN4 (712:823:936)(712:813:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x90y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1545:1724:1909)(1578:1735:1896))
          (PORT IN7 (918:1037:1157)(940:1059:1180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a236_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1627:1766:1908)(1701:1831:1964))
          (PORT EN (1067:1201:1338)(1071:1194:1322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x95y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (568:656:745)(580:665:750))
          (PORT IN7 (1069:1213:1362)(1084:1220:1362))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1818:1961:2107)(1849:1969:2092))
          (PORT EN (1422:1579:1740)(1428:1574:1724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (383:447:512)(375:432:489))
          (PORT IN2 (394:456:519)(385:438:492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1818:1961:2107)(1849:1969:2092))
          (PORT EN (1422:1579:1740)(1428:1574:1724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x90y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1563:1729:1900)(1614:1769:1926))
          (PORT IN8 (1046:1184:1326)(1056:1180:1308))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1677:1817:1959)(1745:1873:2004))
          (PORT EN (1134:1268:1406)(1146:1273:1405))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1376:1518:1664)(1406:1533:1662))
          (PORT IN4 (1273:1438:1608)(1322:1481:1644))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1677:1817:1959)(1745:1873:2004))
          (PORT EN (1134:1268:1406)(1146:1273:1405))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x92y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1651:1852:2058)(1723:1923:2130))
          (PORT IN7 (596:668:742)(602:664:727))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1802:1945:2091)(1831:1950:2073))
          (PORT EN (902:1006:1112)(895:982:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1630:1811)(1506:1677:1855))
          (PORT IN3 (592:661:733)(599:661:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1802:1945:2091)(1831:1950:2073))
          (PORT EN (902:1006:1112)(895:982:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x91y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1753:1944:2140)(1826:2009:2196))
          (PORT IN8 (383:448:514)(358:409:461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a243_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:1990:2131)(1891:2015:2142))
          (PORT EN (956:1066:1179)(953:1052:1155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1558:1724:1894)(1607:1761:1918))
          (PORT IN4 (366:420:475)(347:391:437))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a243_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:1990:2131)(1891:2015:2142))
          (PORT EN (956:1066:1179)(953:1052:1155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x94y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1143:1282:1427)(1162:1296:1434))
          (PORT IN7 (917:1052:1191)(939:1062:1186))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a245_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1624:1740)(1547:1643:1740))
          (PORT EN (1088:1223:1361)(1109:1233:1362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (944:1058:1177)(941:1045:1153))
          (PORT IN3 (909:1043:1178)(931:1054:1179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a245_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1624:1740)(1547:1643:1740))
          (PORT EN (1088:1223:1361)(1109:1233:1362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1047:1174)(939:1048:1159))
          (PORT IN4 (948:1059:1171)(940:1042:1146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a246_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1646:1761)(1571:1673:1775))
          (PORT EN (783:866:952)(763:836:911))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x90y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1382:1532:1687)(1412:1551:1693))
          (PORT IN8 (584:667:751)(586:663:741))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1975:2123)(1862:1989:2121))
          (PORT EN (926:1038:1154)(940:1046:1154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1187:1313:1443)(1196:1306:1419))
          (PORT IN3 (1670:1878:2091)(1723:1908:2099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1975:2123)(1862:1989:2121))
          (PORT EN (926:1038:1154)(940:1046:1154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a249_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1072:1206)(984:1105:1229))
          (PORT IN3 (1246:1423:1601)(1312:1481:1653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a249_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1676:1815:1955)(1754:1882:2014))
          (PORT EN (730:814:901)(724:799:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1065:1184)(973:1087:1204))
          (PORT IN4 (549:633:718)(538:612:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a250_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1739:1876:2017)(1808:1934:2064))
          (PORT EN (733:815:899)(735:808:884))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1178:1313)(1054:1172:1293))
          (PORT IN2 (545:627:709)(527:598:670))
          (PORT IN3 (1238:1397:1559)(1288:1442:1599))
          (PORT IN5 (968:1089:1213)(1001:1116:1233))
          (PORT IN6 (751:857:964)(757:850:946))
          (PORT IN8 (1114:1247:1382)(1149:1284:1421))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a251_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1394:1483:1574)(1436:1519:1603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x88y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:835:939)(750:848:947))
          (PORT IN2 (1310:1469:1632)(1299:1437:1579))
          (PORT IN5 (1066:1210:1356)(1084:1224:1365))
          (PORT IN6 (1824:2035:2251)(1878:2081:2290))
          (PORT IN7 (614:697:781)(617:694:772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x86y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:877:975)(789:883:979))
          (PORT IN2 (550:626:704)(541:611:681))
          (PORT IN4 (377:440:503)(372:428:485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:451:509)(372:417:463))
          (PORT IN6 (1082:1219:1360)(1093:1225:1359))
          (PORT IN7 (374:429:486)(352:396:441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////D    Pos: x90y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1409:1593:1781)(1430:1607:1787))
          (PORT IN5 (1313:1468:1625)(1317:1451:1587))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a257_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1941:2085:2230)(1985:2113:2244))
          (PORT EN (764:862:964)(751:838:927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (381:444:507)(364:411:458))
          (PORT IN7 (748:854:961)(758:858:960))
          (PORT IN8 (1387:1549:1715)(1392:1537:1687))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a258_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1821:1958:2099)(1857:1982:2107))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x90y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (381:436:492)(352:395:439))
          (PORT IN6 (876:986:1097)(866:958:1053))
          (PORT IN7 (1055:1200:1347)(1075:1211:1353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////D    Pos: x89y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (413:476:540)(393:447:502))
          (PORT IN3 (946:1062:1181)(948:1053:1161))
          (PORT IN5 (594:667:740)(584:644:705))
          (PORT IN7 (863:986:1109)(867:978:1091))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a260_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1831:1976:2123)(1861:1988:2119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x90y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a261_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1579:1776:1978)(1606:1800:1998))
          (PORT IN4 (1128:1261:1398)(1125:1238:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x85y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1590:1828:2071)(1612:1821:2034))
          (PORT IN8 (933:1052:1175)(934:1041:1149))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x85y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1039:1176:1314)(1041:1166:1294))
          (PORT IN7 (559:627:697)(546:605:665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a264_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1303:1397:1492)(1343:1425:1509))
          (PORT EN (777:872:969)(753:838:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1456:1639)(1335:1513:1694))
          (PORT IN2 (1205:1365:1526)(1227:1380:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a264_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1303:1397:1492)(1343:1425:1509))
          (PORT EN (777:872:969)(753:838:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1081:1221:1364)(1089:1213:1341))
          (PORT IN7 (1088:1223:1361)(1116:1243:1374))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1843:1988:2137)(1879:2011:2145))
          (PORT EN (1134:1274:1415)(1143:1273:1407))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x91y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1796:2007:2224)(1838:2041:2249))
          (PORT IN2 (574:656:739)(584:664:745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x89y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1422:1611)(1238:1400:1565))
          (PORT IN7 (1109:1235:1362)(1101:1212:1326))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x90y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1415:1553)(1295:1422:1555))
          (PORT IN5 (1153:1281:1411)(1158:1268:1380))
          (PORT IN7 (1413:1593:1777)(1477:1656:1838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x88y32
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1337:1505:1676)(1378:1539:1702))
          (PORT IN7 (434:499:565)(411:468:526))
          (PORT IN8 (951:1100:1251)(963:1094:1228))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1054:1188)(943:1058:1176))
          (PORT IN2 (751:860:972)(757:849:944))
          (PORT IN4 (1235:1391:1550)(1257:1400:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x91y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1091:1244:1400)(1110:1250:1394))
          (PORT IN8 (1593:1764:1939)(1649:1812:1980))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a271_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a271_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1409:1557:1709)(1445:1581:1721))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a271_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1374:1523:1676)(1407:1543:1683))
          (PORT IN5 (912:1045:1182)(931:1052:1176))
          (PORT IN7 (911:1041:1175)(934:1051:1173))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a272_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1534)(1389:1466:1546))
          (PORT EN (1526:1703:1884)(1554:1717:1882))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x86y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (389:446:505)(390:440:491))
          (PORT IN6 (1077:1214:1352)(1087:1209:1332))
          (PORT IN7 (1044:1194:1346)(1061:1199:1340))
          (PORT IN8 (756:849:944)(755:844:935))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x83y31
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1094:1244:1396)(1143:1289:1437))
          (PORT IN3 (783:894:1005)(777:876:977))
          (PORT IN7 (1128:1263:1401)(1143:1273:1407))
          (PORT IN8 (371:427:484)(349:394:439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a274_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1764:1904:2048)(1793:1920:2048))
          (PORT EN (1176:1330:1486)(1186:1330:1478))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x80y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a275_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (537:621:707)(510:574:639))
          (PORT IN3 (774:885:999)(766:865:966))
          (PORT IN4 (902:1039:1179)(920:1042:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x87y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1318:1461:1608)(1335:1465:1598))
          (PORT IN3 (860:985:1112)(868:986:1106))
          (PORT IN7 (1024:1156:1290)(1073:1197:1324))
          (PORT IN8 (576:655:736)(559:623:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a276_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1628:1772:1918)(1695:1830:1965))
          (PORT EN (1126:1268:1412)(1159:1292:1428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x80y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (732:841:953)(728:821:915))
          (PORT IN7 (975:1111:1250)(988:1115:1244))
          (PORT IN8 (1099:1260:1424)(1139:1289:1441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x87y31
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1108:1234:1362)(1106:1214:1324))
          (PORT IN3 (1068:1224:1383)(1124:1275:1428))
          (PORT IN7 (1116:1244:1375)(1118:1231:1346))
          (PORT IN8 (818:928:1042)(797:892:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a278_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1766:1909:2057)(1800:1927:2055))
          (PORT EN (1094:1224:1357)(1082:1194:1309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x84y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a279_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:437:493)(355:397:441))
          (PORT IN3 (372:428:484)(352:394:437))
          (PORT IN4 (749:854:961)(756:852:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x87y27
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (767:863:961)(799:890:983))
          (PORT IN5 (1260:1429:1603)(1273:1431:1594))
          (PORT IN7 (1204:1375:1550)(1241:1402:1565))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a280_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1756:1907:2059)(1792:1923:2058))
          (PORT EN (1125:1280:1436)(1136:1285:1437))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x86y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1664:1872)(1544:1750:1959))
          (PORT IN2 (409:474:539)(380:426:474))
          (PORT IN3 (396:455:514)(363:408:454))
          (PORT IN4 (1239:1388:1538)(1243:1379:1519))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x85y27
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1196:1345)(1063:1192:1324))
          (PORT IN3 (1207:1381:1558)(1243:1415:1591))
          (PORT IN7 (1597:1790:1989)(1594:1770:1951))
          (PORT IN8 (927:1054:1184)(940:1059:1181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a282_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1299:1393:1488)(1342:1428:1514))
          (PORT EN (1482:1672:1865)(1547:1734:1925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x85y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1221:1379)(1117:1263:1412))
          (PORT IN3 (1057:1214:1373)(1107:1257:1410))
          (PORT IN7 (1474:1671:1873)(1502:1691:1887))
          (PORT IN8 (378:435:494)(347:393:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1463:1587:1712)(1505:1610:1716))
          (PORT EN (1450:1630:1813)(1469:1637:1809))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x89y31
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1470:1671:1876)(1563:1759:1957))
          (PORT IN3 (1208:1378:1552)(1263:1432:1605))
          (PORT IN7 (755:864:974)(735:828:922))
          (PORT IN8 (915:1037:1163)(945:1060:1179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a284_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (605:677:750)(589:654:720))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x92y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1031:1122)(959:1030:1102))
          (PORT IN3 (906:1042:1179)(907:1024:1144))
          (PORT IN5 (1494:1678:1866)(1548:1722:1901))
          (PORT IN6 (385:448:512)(355:400:446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1862:1966:2071)(1927:2016:2108))
          (PORT EN (1417:1575:1735)(1448:1587:1730))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x93y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (555:627:701)(547:606:668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1370:1545:1725)(1402:1576:1752))
          (PORT IN6 (555:627:701)(547:606:668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1365:1529:1695)(1361:1504:1651))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:856:964)(744:839:936))
          (PORT IN8 (1365:1529:1695)(1361:1504:1651))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x93y37
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1672:1853)(1560:1734:1911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1638:1826:2021)(1679:1863:2051))
          (PORT IN7 (1091:1237:1388)(1111:1255:1399))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:820:928)(715:814:915))
          (PORT IN6 (1638:1826:2021)(1679:1863:2051))
          (PORT IN7 (1091:1237:1388)(1111:1255:1399))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (764:867:973)(801:904:1009))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a325_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (739:847:958)(767:874:984))
          (PORT IN8 (764:867:973)(801:904:1009))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (961:1073:1187)(994:1104:1217))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a327_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (567:646:726)(583:658:735))
          (PORT IN7 (961:1073:1187)(994:1104:1217))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1090:1220:1351)(1090:1201:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1442:1637:1835)(1502:1694:1889))
          (PORT IN5 (1090:1220:1351)(1090:1201:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (537:608:679)(538:597:658))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (555:627:700)(559:621:685))
          (PORT IN8 (537:608:679)(538:597:658))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1026:1166:1308)(1050:1189:1331))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (795:900:1006)(798:895:994))
          (PORT IN5 (1026:1166:1308)(1050:1189:1331))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (890:1016:1144)(909:1026:1146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1303:1460)(1161:1303:1447))
          (PORT IN8 (890:1016:1144)(909:1026:1146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (741:837:933)(741:828:917))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1465:1649:1835)(1522:1697:1877))
          (PORT IN8 (741:837:933)(741:828:917))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2114:2348:2586)(2166:2390:2621))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:637:717)(559:635:712))
          (PORT IN7 (2114:2348:2586)(2166:2390:2621))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1652:1855:2062)(1733:1934:2142))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1854:2054:2259)(1909:2104:2303))
          (PORT IN7 (1652:1855:2062)(1733:1934:2142))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1749:1986:2229)(1782:1996:2218))
          (PORT IN8 (1364:1550:1741)(1359:1528:1701))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1685:1882:2083)(1714:1910:2108))
          (PORT IN5 (1749:1986:2229)(1782:1996:2218))
          (PORT IN8 (1364:1550:1741)(1359:1528:1701))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1594:1800:2008)(1625:1818:2014))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (766:884:1004)(759:862:966))
          (PORT IN7 (1594:1800:2008)(1625:1818:2014))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (919:1041:1167)(937:1052:1170))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a347_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (899:1019:1141)(920:1036:1153))
          (PORT IN7 (919:1041:1167)(937:1052:1170))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (774:873:973)(788:883:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1054:1208:1366)(1109:1259:1412))
          (PORT IN7 (774:873:973)(788:883:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (720:833:946)(722:818:918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1611:1838:2071)(1646:1861:2081))
          (PORT IN5 (720:833:946)(722:818:918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:1068:1204)(946:1068:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (782:898:1017)(775:879:985))
          (PORT IN6 (934:1068:1204)(946:1068:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1590:1792:1997)(1610:1798:1992))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1789:2028:2269)(1850:2086:2326))
          (PORT IN5 (1590:1792:1997)(1610:1798:1992))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1209:1385:1563)(1260:1424:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (781:887:994)(790:881:974))
          (PORT IN7 (1209:1385:1563)(1260:1424:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1687:1866:2050)(1723:1888:2059))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (845:976:1108)(844:965:1091))
          (PORT IN7 (1687:1866:2050)(1723:1888:2059))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1713:1948:2187)(1809:2034:2263))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1705:1917:2133)(1792:2005:2223))
          (PORT IN7 (1713:1948:2187)(1809:2034:2263))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1030:1162:1296)(1029:1144:1263))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a364_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1247:1408:1572)(1274:1436:1601))
          (PORT IN7 (1030:1162:1296)(1029:1144:1263))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1000:1135:1273)(994:1113:1235))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1156:1322:1490)(1185:1341:1499))
          (PORT IN7 (1000:1135:1273)(994:1113:1235))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (907:1028:1153)(944:1060:1178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1459:1647:1839)(1525:1714:1906))
          (PORT IN6 (907:1028:1153)(944:1060:1178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (975:1105:1236)(983:1105:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1591:1787:1987)(1611:1794:1986))
          (PORT IN5 (975:1105:1236)(983:1105:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (790:902:1018)(789:889:991))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:629:710)(536:608:681))
          (PORT IN7 (790:902:1018)(789:889:991))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1175:1338:1506)(1174:1314:1457))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:661:741)(572:637:703))
          (PORT IN7 (1175:1338:1506)(1174:1314:1457))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1293:1465:1639)(1319:1489:1661))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (924:1058:1195)(932:1058:1187))
          (PORT IN5 (1293:1465:1639)(1319:1489:1661))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1080:1230:1384)(1101:1238:1375))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (537:620:705)(511:574:638))
          (PORT IN5 (1080:1230:1384)(1101:1238:1375))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (993:1105:1219)(1003:1109:1219))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1432:1610)(1332:1508:1687))
          (PORT IN8 (993:1105:1219)(1003:1109:1219))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1002:1145:1293)(1013:1144:1278))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1086:1233:1383)(1086:1221:1359))
          (PORT IN7 (1002:1145:1293)(1013:1144:1278))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1254:1388:1528)(1271:1385:1503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1236:1394:1554)(1303:1452:1603))
          (PORT IN7 (1254:1388:1528)(1271:1385:1503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1159:1312:1469)(1198:1339:1484))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1643:1827)(1475:1632:1793))
          (PORT IN7 (1159:1312:1469)(1198:1339:1484))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1122:1268:1417)(1141:1280:1422))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a387_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:617:696)(525:595:665))
          (PORT IN7 (1122:1268:1417)(1141:1280:1422))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2084:2337:2592)(2164:2413:2668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1660:1875:2094)(1737:1950:2167))
          (PORT IN7 (2084:2337:2592)(2164:2413:2668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x84y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (545:628:711)(517:582:648))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1245:1406:1571)(1268:1411:1558))
          (PORT IN7 (545:628:711)(517:582:648))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (774:873:973)(788:883:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (553:643:734)(530:600:672))
          (PORT IN7 (774:873:973)(788:883:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1488:1663:1842)(1552:1727:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (992:1132:1276)(991:1121:1254))
          (PORT IN5 (1488:1663:1842)(1552:1727:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (793:916:1042)(787:898:1011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1233:1408:1587)(1282:1458:1638))
          (PORT IN7 (793:916:1042)(787:898:1011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1568:1764:1962)(1592:1772:1958))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (906:1031:1158)(919:1036:1157))
          (PORT IN6 (1568:1764:1962)(1592:1772:1958))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1424:1587:1754)(1427:1578:1731))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1369:1554:1743)(1446:1630:1817))
          (PORT IN8 (1424:1587:1754)(1427:1578:1731))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (736:839:946)(740:836:932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1581:1796:2020)(1603:1797:1995))
          (PORT IN6 (736:839:946)(740:836:932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1272:1414:1558)(1332:1462:1594))
          (PORT IN8 (1411:1596:1786)(1414:1588:1765))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1585:1759)(1435:1576:1723))
          (PORT IN6 (1272:1414:1558)(1332:1462:1594))
          (PORT IN8 (1411:1596:1786)(1414:1588:1765))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1893:2095:2302)(1957:2156:2359))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1635:1836:2043)(1666:1856:2051))
          (PORT IN5 (1893:2095:2302)(1957:2156:2359))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (760:876:994)(766:868:972))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1270:1449:1632)(1334:1510:1689))
          (PORT IN8 (760:876:994)(766:868:972))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1067:1208:1352)(1099:1235:1374))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1081:1245:1413)(1103:1259:1417))
          (PORT IN8 (1067:1208:1352)(1099:1235:1374))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1118:1255:1395)(1140:1276:1416))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1610:1800)(1436:1602:1770))
          (PORT IN8 (1118:1255:1395)(1140:1276:1416))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1484:1687:1894)(1532:1729:1931))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1429:1607)(1314:1473:1635))
          (PORT IN7 (1484:1687:1894)(1532:1729:1931))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (778:892:1008)(778:881:986))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1466:1670:1878)(1520:1718:1918))
          (PORT IN8 (778:892:1008)(778:881:986))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1442:1632:1827)(1471:1654:1838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1400:1596:1796)(1480:1662:1848))
          (PORT IN7 (1442:1632:1827)(1471:1654:1838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1182:1346:1516)(1210:1370:1533))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1643:1844:2052)(1669:1855:2045))
          (PORT IN6 (1182:1346:1516)(1210:1370:1533))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (915:1037:1162)(932:1051:1173))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1391:1566:1745)(1474:1648:1825))
          (PORT IN6 (915:1037:1162)(932:1051:1173))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1414:1598:1787)(1452:1625:1803))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (946:1073:1205)(966:1092:1220))
          (PORT IN5 (1414:1598:1787)(1452:1625:1803))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1498:1671:1848)(1514:1684:1857))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (730:841:954)(724:819:915))
          (PORT IN6 (1498:1671:1848)(1514:1684:1857))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1208:1347)(1082:1217:1357))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:986:1103)(877:984:1092))
          (PORT IN6 (1071:1208:1347)(1082:1217:1357))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1623:1831:2045)(1691:1896:2107))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2134:2405:2682)(2195:2448:2706))
          (PORT IN7 (1623:1831:2045)(1691:1896:2107))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1264:1418:1576)(1257:1395:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (834:947:1062)(851:963:1075))
          (PORT IN5 (1264:1418:1576)(1257:1395:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (759:856:956)(764:851:942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1088:1249:1410)(1106:1257:1412))
          (PORT IN6 (759:856:956)(764:851:942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1336:1503:1673)(1380:1546:1715))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:866:974)(771:876:982))
          (PORT IN5 (1336:1503:1673)(1380:1546:1715))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (951:1084:1222)(962:1088:1215))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1057:1218:1382)(1083:1224:1366))
          (PORT IN7 (951:1084:1222)(962:1088:1215))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (930:1050:1171)(966:1082:1200))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1779:1987:2201)(1840:2048:2261))
          (PORT IN6 (930:1050:1171)(966:1082:1200))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1240:1419:1601)(1309:1477:1649))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a445_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1406:1615:1828)(1472:1673:1877))
          (PORT IN5 (1240:1419:1601)(1309:1477:1649))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (937:1046:1160)(937:1037:1141))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (953:1086:1222)(970:1097:1225))
          (PORT IN5 (937:1046:1160)(937:1037:1141))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1760:1958:2160)(1833:2027:2222))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1337:1506:1679)(1416:1586:1759))
          (PORT IN6 (1760:1958:2160)(1833:2027:2222))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1446:1633:1825)(1484:1661:1840))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (998:1120:1243)(1037:1157:1279))
          (PORT IN5 (1446:1633:1825)(1484:1661:1840))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1215:1376:1539)(1214:1359:1508))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (998:1123:1249)(1043:1168:1294))
          (PORT IN6 (1215:1376:1539)(1214:1359:1508))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x86y65
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:635:716)(547:617:688))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x86y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (735:831:929)(737:826:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (961:1084:1210)(976:1090:1205))
          (PORT IN6 (735:831:929)(737:826:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1426:1597:1773)(1446:1611:1781))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1081:1245:1413)(1103:1259:1417))
          (PORT IN5 (1426:1597:1773)(1446:1611:1781))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x80y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:669:762)(591:678:767))
          (PORT IN8 (1216:1374:1536)(1233:1383:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1621:1743)(1541:1643:1748))
          (PORT SR (4135:4427:4727)(4374:4636:4904))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1490:1610:1730)(1547:1656:1769))
          (PORT IN5 (577:669:762)(591:678:767))
          (PORT IN8 (1216:1374:1536)(1233:1383:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x80y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (914:1014:1117)(939:1033:1127))
          (PORT IN8 (1282:1440:1601)(1301:1449:1601))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3004:3270:3544)(3115:3363:3618))
          (PORT SR (3374:3636:3905)(3558:3795:4035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1370:1513)(1233:1363:1496))
          (PORT IN5 (914:1014:1117)(939:1033:1127))
          (PORT IN8 (1282:1440:1601)(1301:1449:1601))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x80y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (580:668:758)(579:655:733))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3200:3504:3817)(3330:3617:3914))
          (PORT SR (3362:3626:3898)(3552:3790:4032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:868:983)(746:839:933))
          (PORT IN7 (580:668:758)(579:655:733))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF/D///    Pos: x80y60
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1798:1904:2013)(1870:1963:2058))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (402:434:468)(397:435:475))  // in 2 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2939:3208:3481)(3082:3335:3595))
          (PORT SR (3528:3814:4109)(3717:3970:4229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/    Pos: x87y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (535:618:703)(522:596:671))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1969:2160:2354)(2042:2216:2393))
          (PORT SR (4150:4452:4760)(4391:4655:4922))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (900:1004:1110)(903:1001:1102))
          (PORT IN4 (1525:1723:1926)(1540:1722:1908))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (535:618:703)(522:596:671))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2059:2297:2542)(2164:2389:2622))
          (PORT IN7 (720:836:954)(708:809:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a469_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2053:2246:2442)(2128:2304:2484))
          (PORT SR (4022:4332:4651)(4233:4499:4768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1248:1425:1604)(1293:1454:1618))
          (PORT IN4 (910:1028:1149)(942:1058:1175))
          (PORT IN5 (2059:2297:2542)(2164:2389:2622))
          (PORT IN7 (720:836:954)(708:809:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (538:622:706)(530:607:685))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1897:2058:2222)(1965:2115:2269))
          (PORT SR (4015:4323:4640)(4227:4491:4759))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (618:700:785)(614:691:768))
          (PORT IN3 (574:666:761)(548:627:708))
          (PORT IN6 (538:622:706)(530:607:685))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1280:1432:1589)(1288:1422:1562))
          (PORT IN8 (1231:1406:1585)(1281:1456:1635))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1917:2084:2256)(1981:2137:2296))
          (PORT SR (3844:4123:4410)(4054:4300:4549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1414:1586:1760)(1425:1579:1739))
          (PORT IN4 (421:482:543)(403:458:513))
          (PORT IN5 (1280:1432:1589)(1288:1422:1562))
          (PORT IN8 (1231:1406:1585)(1281:1456:1635))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (541:619:698)(518:580:644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2039:2229:2423)(2111:2285:2462))
          (PORT SR (3826:4107:4396)(4040:4286:4535))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1162:1335:1509)(1170:1324:1482))
          (PORT IN4 (1383:1551:1722)(1379:1528:1683))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (541:619:698)(518:580:644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN7 (1384:1568:1757)(1471:1653:1838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2051:2239:2430)(2120:2294:2470))
          (PORT SR (4002:4304:4615)(4217:4476:4741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:636:719)(540:608:677))
          (PORT IN4 (559:646:735)(542:611:683))
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN7 (1384:1568:1757)(1471:1653:1838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1204:1370:1543)(1192:1331:1473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a480_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2194:2379:2567)(2289:2460:2635))
          (PORT SR (3987:4290:4601)(4204:4463:4728))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1623:1798)(1498:1655:1816))
          (PORT IN4 (1109:1254:1401)(1173:1321:1469))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1204:1370:1543)(1192:1331:1473))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN7 (1258:1410:1567)(1257:1390:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a482_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2194:2379:2567)(2292:2464:2640))
          (PORT SR (3832:4109:4394)(4049:4291:4538))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:862:974)(742:838:936))
          (PORT IN4 (408:469:530)(393:445:498))
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN7 (1258:1410:1567)(1257:1390:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:823:919)(719:808:897))
          (PORT IN7 (893:1023:1155)(924:1044:1167))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2353:2560:2770)(2448:2636:2826))
          (PORT SR (3813:4090:4374)(4033:4271:4515))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1044:1168)(968:1082:1197))
          (PORT IN4 (893:1010:1129)(902:1010:1122))
          (PORT IN6 (729:823:919)(719:808:897))
          (PORT IN7 (893:1023:1155)(924:1044:1167))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1233:1409:1588)(1284:1453:1625))
          (PORT IN7 (720:836:954)(708:809:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2352:2562:2775)(2451:2640:2832))
          (PORT SR (3957:4270:4590)(4171:4439:4710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (797:896:995)(802:891:982))
          (PORT IN4 (521:604:690)(501:568:638))
          (PORT IN5 (1233:1409:1588)(1284:1453:1625))
          (PORT IN7 (720:836:954)(708:809:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2195:2374:2555)(2286:2450:2618))
          (PORT SR (3950:4261:4579)(4165:4431:4701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1739:1941:2150)(1818:2011:2207))
          (PORT IN3 (1251:1424:1600)(1280:1444:1611))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN7 (936:1047:1159)(926:1024:1123))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1981:2170:2361)(2051:2225:2401))
          (PORT SR (4067:4370:4684)(4279:4542:4809))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1230:1382:1539)(1227:1366:1508))
          (PORT IN3 (597:686:778)(606:689:772))
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN7 (936:1047:1159)(926:1024:1123))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1507:1701:1900)(1540:1722:1911))
          (PORT IN8 (1400:1551:1706)(1431:1570:1712))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2215:2400:2589)(2302:2472:2645))
          (PORT SR (3779:4061:4349)(3992:4240:4491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (790:896:1004)(811:915:1021))
          (PORT IN4 (421:482:543)(403:458:513))
          (PORT IN5 (1507:1701:1900)(1540:1722:1911))
          (PORT IN8 (1400:1551:1706)(1431:1570:1712))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1038:1165:1295)(1041:1153:1265))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2337:2545:2756)(2432:2620:2811))
          (PORT SR (3761:4045:4335)(3978:4226:4477))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1098:1233)(1002:1134:1270))
          (PORT IN3 (1890:2132:2380)(1910:2131:2356))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1038:1165:1295)(1041:1153:1265))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1642:1811:1985)(1727:1875:2028))
          (PORT IN7 (1045:1197:1353)(1037:1165:1295))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a495_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2349:2555:2763)(2441:2629:2819))
          (PORT SR (3937:4243:4557)(4154:4419:4688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (838:943:1051)(817:905:995))
          (PORT IN3 (744:843:945)(739:829:920))
          (PORT IN5 (1642:1811:1985)(1727:1875:2028))
          (PORT IN7 (1045:1197:1353)(1037:1165:1295))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1266:1418:1575)(1258:1389:1523))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2271:2456:2644)(2364:2537:2716))
          (PORT SR (3922:4229:4543)(4141:4406:4675))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:828:927)(727:817:910))
          (PORT IN3 (934:1060:1189)(974:1093:1216))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1266:1418:1575)(1258:1389:1523))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN7 (1014:1140:1269)(1065:1182:1301))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2271:2456:2644)(2367:2541:2721))
          (PORT SR (3767:4048:4336)(3986:4234:4485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1193:1329)(1058:1177:1299))
          (PORT IN3 (1106:1240:1375)(1108:1232:1360))
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN7 (1014:1140:1269)(1065:1182:1301))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (569:647:728)(556:626:698))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a502_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2430:2637:2847)(2523:2713:2907))
          (PORT SR (3748:4029:4316)(3970:4214:4462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1136:1270:1407)(1154:1286:1420))
          (PORT IN4 (1045:1181:1321)(1043:1170:1300))
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (569:647:728)(556:626:698))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1256:1423:1592)(1294:1444:1597))
          (PORT IN8 (1440:1612:1790)(1495:1661:1831))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a504_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2429:2639:2852)(2526:2717:2913))
          (PORT SR (3633:3925:4226)(3820:4070:4323))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1059:1204:1351)(1065:1201:1342))
          (PORT IN3 (1841:2051:2269)(1893:2088:2287))
          (PORT IN5 (1256:1423:1592)(1294:1444:1597))
          (PORT IN8 (1440:1612:1790)(1495:1661:1831))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a506_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2265:2443:2624)(2355:2519:2687))
          (PORT SR (3626:3916:4215)(3814:4062:4314))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:863:974)(752:850:950))
          (PORT IN3 (780:886:993)(778:870:963))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1926:2154:2386)(2025:2245:2469))
          (PORT IN7 (432:493:556)(410:464:518))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a508_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2285:2469:2658)(2371:2541:2714))
          (PORT SR (3455:3716:3985)(3641:3871:4104))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (590:663:737)(563:623:685))
          (PORT IN3 (760:874:990)(752:858:965))
          (PORT IN5 (1926:2154:2386)(2025:2245:2469))
          (PORT IN7 (432:493:556)(410:464:518))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (716:827:938)(697:792:889))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a510_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2407:2614:2825)(2501:2689:2880))
          (PORT SR (3437:3700:3971)(3627:3857:4090))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1431:1600)(1287:1443:1601))
          (PORT IN3 (1020:1160:1304)(994:1106:1222))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (716:827:938)(697:792:889))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (732:845:959)(728:823:919))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a512_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1895:2063:2234)(1966:2124:2287))
          (PORT SR (4052:4356:4670)(4266:4529:4796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (798:908:1019)(812:920:1031))
          (PORT IN4 (1321:1463:1606)(1335:1469:1605))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (732:845:959)(728:823:919))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (873:978:1087)(866:957:1051))
          (PORT IN7 (1334:1499:1667)(1376:1530:1686))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2419:2624:2832)(2510:2698:2888))
          (PORT SR (3613:3899:4194)(3804:4050:4301))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1796:2021:2250)(1836:2048:2267))
          (PORT IN3 (582:664:749)(576:653:731))
          (PORT IN5 (873:978:1087)(866:957:1051))
          (PORT IN7 (1334:1499:1667)(1376:1530:1686))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (931:1066:1203)(930:1053:1179))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2325:2509:2697)(2417:2588:2763))
          (PORT SR (3598:3885:4180)(3791:4037:4288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (753:849:946)(764:851:940))
          (PORT IN4 (1321:1463:1606)(1335:1469:1605))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (931:1066:1203)(930:1053:1179))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1252:1423:1598)(1314:1483:1656))
          (PORT IN8 (1957:2187:2424)(2039:2274:2513))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2325:2509:2697)(2420:2592:2768))
          (PORT SR (3443:3704:3973)(3636:3865:4098))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1420:1603)(1307:1475:1647))
          (PORT IN3 (1240:1412:1587)(1275:1444:1618))
          (PORT IN5 (1252:1423:1598)(1314:1483:1656))
          (PORT IN8 (1957:2187:2424)(2039:2274:2513))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:631:716)(548:624:703))
          (PORT IN7 (1029:1189:1351)(1062:1207:1355))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2484:2690:2900)(2576:2764:2954))
          (PORT SR (3424:3685:3953)(3620:3845:4075))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:628:708)(536:602:671))
          (PORT IN3 (1731:1926:2125)(1793:1971:2153))
          (PORT IN6 (548:631:716)(548:624:703))
          (PORT IN7 (1029:1189:1351)(1062:1207:1355))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2000:2187:2378)(2092:2258:2429))
          (PORT IN7 (592:677:763)(575:647:720))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a521_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2483:2692:2905)(2579:2768:2960))
          (PORT SR (3568:3863:4165)(3758:4010:4265))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1443:1637:1835)(1491:1675:1863))
          (PORT IN4 (1696:1906:2120)(1763:1957:2157))
          (PORT IN5 (2000:2187:2378)(2092:2258:2429))
          (PORT IN7 (592:677:763)(575:647:720))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1335:1504:1678)(1416:1584:1755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a524_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2563:2759:2957)(2676:2854:3036))
          (PORT SR (3561:3854:4154)(3752:4002:4256))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1747:1964:2187)(1860:2069:2284))
          (PORT IN3 (2021:2236:2455)(2100:2295:2498))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1335:1504:1678)(1416:1584:1755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (987:1111:1237)(1031:1154:1278))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a526_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2583:2785:2991)(2692:2876:3063))
          (PORT SR (3390:3654:3924)(3579:3811:4046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:666:752)(575:650:726))
          (PORT IN3 (1516:1712:1913)(1537:1713:1891))
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (987:1111:1237)(1031:1154:1278))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1327:1472:1621)(1338:1471:1607))
          (PORT IN7 (999:1122:1246)(1041:1160:1282))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a528_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1895:2063:2234)(1969:2128:2292))
          (PORT SR (3897:4175:4463)(4111:4357:4606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (560:632:706)(540:601:663))
          (PORT IN4 (1276:1423:1575)(1337:1487:1642))
          (PORT IN5 (1327:1472:1621)(1338:1471:1607))
          (PORT IN7 (999:1122:1246)(1041:1160:1282))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:641:721)(567:644:723))
          (PORT IN7 (960:1083:1209)(976:1089:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2054:2244:2437)(2125:2300:2478))
          (PORT SR (3878:4156:4443)(4095:4337:4583))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1679:1867:2060)(1750:1929:2112))
          (PORT IN4 (1045:1181:1321)(1043:1170:1300))
          (PORT IN6 (561:641:721)(567:644:723))
          (PORT IN7 (960:1083:1209)(976:1089:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x82y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (771:867:964)(771:858:948))
          (PORT IN7 (731:840:951)(723:817:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1293:1440)(1156:1290:1427))
          (PORT IN5 (771:867:964)(771:858:948))
          (PORT IN7 (731:840:951)(723:817:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x92y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (556:636:716)(570:644:721))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a537_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1088:1225:1364)(1138:1280:1425))
          (PORT IN6 (556:636:716)(570:644:721))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1749:1944:2142)(1788:1966:2151))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:433:493)(344:391:438))
          (PORT IN8 (1749:1944:2142)(1788:1966:2151))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x92y38
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (371:427:483)(343:386:430))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x92y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (765:877:991)(768:867:970))
          (PORT IN7 (1016:1136:1261)(1018:1126:1236))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (733:838:944)(732:829:927))
          (PORT IN6 (765:877:991)(768:867:970))
          (PORT IN7 (1016:1136:1261)(1018:1126:1236))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1011:1156:1305)(1031:1169:1309))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1263:1424:1589)(1308:1464:1623))
          (PORT IN8 (1011:1156:1305)(1031:1169:1309))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1087:1230:1377)(1142:1280:1421))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1128:1268:1411)(1148:1286:1429))
          (PORT IN7 (1087:1230:1377)(1142:1280:1421))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (385:442:499)(365:413:462))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (362:418:475)(340:388:436))
          (PORT IN5 (385:442:499)(365:413:462))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (835:941:1050)(810:897:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (710:814:919)(711:801:892))
          (PORT IN8 (835:941:1050)(810:897:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1290:1471:1655)(1355:1535:1718))
          (PORT IN7 (377:434:492)(348:392:437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1612:1779)(1460:1611:1767))
          (PORT IN5 (1290:1471:1655)(1355:1535:1718))
          (PORT IN7 (377:434:492)(348:392:437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1302:1470:1641)(1355:1514:1674))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (405:466:528)(383:437:492))
          (PORT IN5 (1302:1470:1641)(1355:1514:1674))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1361:1557:1758)(1407:1598:1795))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a559_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1580:1786:1993)(1594:1776:1963))
          (PORT IN8 (1361:1557:1758)(1407:1598:1795))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (555:637:721)(532:597:665))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a561_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1411:1587:1766)(1402:1557:1716))
          (PORT IN8 (555:637:721)(532:597:665))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1779:1963:2151)(1815:1984:2158))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (614:688:762)(608:672:736))
          (PORT IN7 (1779:1963:2151)(1815:1984:2158))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1758:1971:2190)(1838:2042:2251))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1885:2095:2311)(1915:2117:2324))
          (PORT IN7 (1758:1971:2190)(1838:2042:2251))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1504:1702:1905)(1572:1760:1953))
          (PORT IN8 (1235:1395:1560)(1225:1371:1520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:832:935)(752:853:956))
          (PORT IN5 (1504:1702:1905)(1572:1760:1953))
          (PORT IN8 (1235:1395:1560)(1225:1371:1520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1952:2181:2413)(2001:2216:2436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (399:460:521)(385:436:488))
          (PORT IN7 (1952:2181:2413)(2001:2216:2436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1143:1265:1389)(1142:1248:1358))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1093:1234:1376)(1102:1229:1358))
          (PORT IN7 (1143:1265:1389)(1142:1248:1358))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (708:786:867)(708:777:848))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (798:888:981)(797:874:953))
          (PORT IN7 (708:786:867)(708:777:848))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1272:1439:1609)(1282:1428:1577))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (783:893:1004)(804:911:1019))
          (PORT IN5 (1272:1439:1609)(1282:1428:1577))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (960:1077:1198)(953:1062:1174))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (411:470:531)(393:445:498))
          (PORT IN6 (960:1077:1198)(953:1062:1174))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1471:1668:1870)(1528:1715:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a579_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (958:1079:1203)(976:1097:1220))
          (PORT IN5 (1471:1668:1870)(1528:1715:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1192:1348:1507)(1260:1411:1564))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1359:1513)(1230:1362:1497))
          (PORT IN7 (1192:1348:1507)(1260:1411:1564))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1310:1449:1593)(1317:1442:1569))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a583_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:996:1116)(874:983:1095))
          (PORT IN7 (1310:1449:1593)(1317:1442:1569))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1259:1392:1529)(1282:1394:1510))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a585_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2047:2271:2498)(2119:2332:2553))
          (PORT IN7 (1259:1392:1529)(1282:1394:1510))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1143:1265:1389)(1142:1248:1358))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1459:1646:1839)(1545:1732:1924))
          (PORT IN7 (1143:1265:1389)(1142:1248:1358))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1040:1189:1340)(1035:1168:1303))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1294:1457:1624)(1330:1483:1637))
          (PORT IN7 (1040:1189:1340)(1035:1168:1303))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1391:1533:1681)(1407:1533:1663))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1478:1641:1808)(1532:1699:1869))
          (PORT IN6 (1391:1533:1681)(1407:1533:1663))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1348:1518:1692)(1401:1569:1738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1402:1610:1823)(1435:1622:1813))
          (PORT IN5 (1348:1518:1692)(1401:1569:1738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (420:479:538)(402:452:504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (527:606:686)(501:564:628))
          (PORT IN7 (420:479:538)(402:452:504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1633:1832:2038)(1638:1822:2011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1416:1584)(1277:1432:1591))
          (PORT IN7 (1633:1832:2038)(1638:1822:2011))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (884:1000:1120)(868:964:1063))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1938:2167:2402)(2018:2238:2460))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (560:643:727)(553:629:707))
          (PORT IN5 (1938:2167:2402)(2018:2238:2460))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1079:1227:1378)(1096:1234:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1645:1830)(1497:1661:1829))
          (PORT IN8 (1079:1227:1378)(1096:1234:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (902:1033:1165)(903:1023:1145))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a605_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(355:398:442))
          (PORT IN7 (902:1033:1165)(903:1023:1145))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (584:666:751)(566:636:707))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1638:1854:2076)(1705:1917:2131))
          (PORT IN7 (584:666:751)(566:636:707))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (763:877:994)(767:872:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1258:1406)(1158:1301:1446))
          (PORT IN7 (763:877:994)(767:872:979))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1259:1392:1529)(1282:1394:1510))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (514:589:667)(491:553:617))
          (PORT IN7 (1259:1392:1529)(1282:1394:1510))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1994:2222:2453)(2055:2276:2503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (830:936:1044)(810:898:991))
          (PORT IN7 (1994:2222:2453)(2055:2276:2503))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x88y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1690:1896:2106)(1773:1973:2178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1499:1694:1895)(1553:1741:1930))
          (PORT IN7 (1690:1896:2106)(1773:1973:2178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (708:786:867)(708:777:848))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1184:1341:1503)(1167:1307:1449))
          (PORT IN7 (708:786:867)(708:777:848))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1094:1243:1395)(1116:1253:1393))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1163:1305)(1048:1185:1324))
          (PORT IN5 (1094:1243:1395)(1116:1253:1393))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1032:1165:1299)(1060:1188:1318))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1275:1450:1627)(1336:1510:1689))
          (PORT IN7 (1032:1165:1299)(1060:1188:1318))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1312:1487:1664)(1338:1502:1669))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (745:840:935)(749:837:926))
          (PORT IN6 (1312:1487:1664)(1338:1502:1669))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1393:1561:1734)(1402:1563:1727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1955:2166:2380)(1994:2193:2397))
          (PORT IN8 (1393:1561:1734)(1402:1563:1727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:827:928)(759:861:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1471:1649:1831)(1534:1708:1888))
          (PORT IN6 (728:827:928)(759:861:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1477:1685:1894)(1532:1717:1905))
          (PORT IN8 (1195:1357:1524)(1177:1318:1462))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1571:1764)(1380:1538:1703))
          (PORT IN6 (1477:1685:1894)(1532:1717:1905))
          (PORT IN8 (1195:1357:1524)(1177:1318:1462))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1168:1306:1447)(1213:1351:1491))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1784:2013:2246)(1836:2055:2279))
          (PORT IN5 (1168:1306:1447)(1213:1351:1491))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (894:1018:1144)(882:991:1102))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a633_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (927:1048:1172)(950:1065:1182))
          (PORT IN8 (894:1018:1144)(882:991:1102))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (747:841:938)(761:848:937))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (780:877:976)(797:891:987))
          (PORT IN8 (747:841:938)(761:848:937))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (911:1027:1145)(950:1065:1182))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a637_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (717:830:943)(720:814:911))
          (PORT IN8 (911:1027:1145)(950:1065:1182))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1447:1649:1856)(1476:1664:1858))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a639_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:647:734)(533:599:666))
          (PORT IN7 (1447:1649:1856)(1476:1664:1858))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (905:1028:1155)(899:1007:1117))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1760:1983:2211)(1797:2010:2229))
          (PORT IN8 (905:1028:1155)(899:1007:1117))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1365:1531:1700)(1420:1582:1747))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1205:1381:1560)(1257:1421:1592))
          (PORT IN7 (1365:1531:1700)(1420:1582:1747))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (704:808:914)(721:816:913))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1694:1872:2055)(1733:1899:2070))
          (PORT IN6 (704:808:914)(721:816:913))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (713:821:931)(704:802:901))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1723:1956:2194)(1825:2051:2281))
          (PORT IN6 (713:821:931)(704:802:901))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1503:1693:1886)(1581:1768:1959))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1038:1169:1301)(1042:1157:1275))
          (PORT IN5 (1503:1693:1886)(1581:1768:1959))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1496:1663:1833)(1512:1670:1831))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1007:1141:1278)(1004:1124:1246))
          (PORT IN6 (1496:1663:1833)(1512:1670:1831))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (750:840:933)(744:832:922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (565:640:718)(562:623:686))
          (PORT IN6 (750:840:933)(744:832:922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1192:1333:1476)(1221:1361:1505))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1118:1249)(1004:1126:1251))
          (PORT IN7 (1192:1333:1476)(1221:1361:1505))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (618:709:802)(605:679:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (799:910:1025)(802:903:1007))
          (PORT IN5 (618:709:802)(605:679:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (714:813:914)(723:818:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1179:1341:1507)(1181:1320:1463))
          (PORT IN6 (714:813:914)(723:818:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1270:1419)(1130:1275:1421))
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (775:871:969)(797:887:980))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (720:822:927)(706:788:870))
          (PORT IN7 (775:871:969)(797:887:980))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1098:1251:1407)(1135:1279:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1169:1306:1445)(1201:1336:1474))
          (PORT IN6 (1098:1251:1407)(1135:1279:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1113:1258:1406)(1152:1297:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1078:1221:1368)(1079:1212:1350))
          (PORT IN5 (1113:1258:1406)(1152:1297:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (899:1029:1163)(908:1030:1153))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (980:1096:1214)(987:1095:1207))
          (PORT IN5 (899:1029:1163)(908:1030:1153))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1995:2258:2524)(2092:2340:2592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1559:1762:1969)(1640:1838:2040))
          (PORT IN6 (1995:2258:2524)(2092:2340:2592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (630:725:821)(609:685:762))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1312:1481:1655)(1352:1517:1687))
          (PORT IN5 (630:725:821)(609:685:762))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1391:1545)(1247:1379:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1892:2119:2348)(1953:2174:2400))
          (PORT IN6 (1238:1391:1545)(1247:1379:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x85y66
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (531:609:688)(529:602:676))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x85y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (712:808:905)(726:821:918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (920:1052:1184)(932:1052:1173))
          (PORT IN6 (712:808:905)(726:821:918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1297:1451:1608)(1337:1479:1622))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (780:877:976)(797:891:987))
          (PORT IN5 (1297:1451:1608)(1337:1479:1622))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a685)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_180 GLB2 (1879:1879:1879)(1886:1882:1879))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH USR_GLB1 GLB1 (2477:2478:2479)(2445:2444:2444))
          (IOPATH USR_GLB2 GLB2 (2046:2048:2051)(2029:2030:2032))
    )))
 // C_AND/D//AND/D    Pos: x91y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (886:1016:1148)(908:1027:1148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a702_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1709:1850:1993)(1785:1914:2046))
          (PORT EN (1405:1560:1718)(1453:1595:1739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1600:1787)(1487:1670:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a702_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1709:1850:1993)(1785:1914:2046))
          (PORT EN (1405:1560:1718)(1453:1595:1739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x93y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1849:2074:2304)(1945:2153:2368))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1956:2096:2240)(1990:2111:2235))
          (PORT EN (1781:1974:2173)(1857:2038:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1395:1555:1720)(1478:1631:1789))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1956:2096:2240)(1990:2111:2235))
          (PORT EN (1781:1974:2173)(1857:2038:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:835:945)(707:797:891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a706_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1649:1784:1923)(1715:1842:1971))
          (PORT EN (1192:1323:1459)(1184:1301:1422))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1132:1275:1420)(1190:1335:1483))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a707_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1534)(1388:1466:1544))
          (PORT EN (874:984:1097)(862:964:1070))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1205:1362:1520)(1235:1377:1523))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a708_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1777:1944:2115)(1846:1997:2152))
          (PORT EN (1334:1506:1683)(1336:1487:1643))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1063:1198)(951:1072:1195))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a709_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1324:1413:1505)(1364:1441:1520))
          (PORT EN (1410:1586:1765)(1458:1624:1792))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (397:457:519)(381:432:484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a716_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2454:2690:2931)(2544:2763:2988))
          (PORT SR (4400:4752:5113)(4643:4959:5281))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x86y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1069:1218:1370)(1073:1204:1339))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a718_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2000:2186:2375)(2083:2261:2443))
          (PORT SR (4515:4868:5228)(4768:5076:5389))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1042:1170)(929:1041:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a720_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1943:2111:2282)(2019:2175:2335))
          (PORT SR (4217:4549:4889)(4452:4744:5041))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1071:1207:1344)(1064:1185:1310))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a722_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1844:2014:2189)(1908:2066:2227))
          (PORT SR (4254:4584:4922)(4487:4779:5075))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1427:1597:1772)(1426:1579:1735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a724_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2297:2494)(2184:2368:2555))
          (PORT SR (4416:4765:5124)(4692:5010:5335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1240:1401:1566)(1266:1419:1573))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a726_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1943:2111:2282)(2019:2175:2335))
          (PORT SR (4217:4549:4889)(4452:4744:5041))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1458:1636:1817)(1512:1678:1846))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a728_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2127:2321:2519)(2212:2398:2589))
          (PORT SR (4379:4736:5102)(4640:4959:5281))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:470:530)(396:445:495))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a730_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1956:2126:2300)(2027:2185:2348))
          (PORT SR (4566:4947:5338)(4851:5197:5547))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (850:972:1097)(826:926:1027))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a732_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2120:2311:2506)(2218:2400:2587))
          (PORT SR (4029:4336:4651)(4249:4513:4782))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1190:1358:1527)(1207:1366:1529))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a734_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2525:2762:3006)(2650:2872:3101))
          (PORT SR (4943:5372:5812)(5268:5667:6071))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:1004:1127)(904:1014:1126))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a736_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1956:2126:2300)(2027:2185:2348))
          (PORT SR (4566:4947:5338)(4851:5197:5547))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (735:847:960)(730:834:938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2568:2804:3045)(2685:2913:3145))
          (PORT SR (3839:4117:4404)(4063:4308:4560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a740_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1055:1169)(937:1035:1135))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a740_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2733:2996:3265)(2851:3096:3346))
          (PORT SR (3964:4270:4583)(4187:4448:4715))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:853:947)(783:870:957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a742_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3129:3412:3702)(3237:3502:3771))
          (PORT SR (4200:4524:4858)(4469:4769:5074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1366:1533:1705)(1351:1500:1654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a744_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3092:3376:3668)(3213:3486:3763))
          (PORT SR (4203:4526:4857)(4466:4760:5060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1082:1214:1349)(1100:1220:1345))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a746_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2649:2886:3127)(2789:3013:3242))
          (PORT SR (3930:4235:4546)(4154:4414:4680))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (715:817:919)(745:841:939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2506:2714:2926)(2626:2823:3025))
          (PORT SR (4281:4631:4991)(4543:4859:5180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (700:813:927)(684:783:885))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2980:3260:3546)(3132:3397:3670))
          (PORT SR (3957:4255:4560)(4201:4465:4736))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1070:1203:1338)(1071:1195:1322))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2980:3260:3546)(3132:3397:3670))
          (PORT SR (3957:4255:4560)(4201:4465:4736))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a754_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (983:1113:1245)(981:1098:1218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3012:3297:3589)(3143:3410:3684))
          (PORT SR (3944:4242:4547)(4192:4459:4731))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a756_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1292:1456:1623)(1335:1494:1656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a756_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2840:3103:3373)(2961:3202:3450))
          (PORT SR (3739:4027:4322)(3950:4213:4480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1090:1213:1340)(1089:1197:1308))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a758_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2798:3039:3285)(2881:3097:3321))
          (PORT SR (3456:3715:3982)(3653:3880:4112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (719:815:912)(724:812:903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a760_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2840:3099:3362)(2986:3233:3487))
          (PORT SR (3834:4149:4472)(4048:4326:4609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1093:1232:1372)(1083:1203:1328))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a762_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2840:3099:3362)(2986:3233:3487))
          (PORT SR (3834:4149:4472)(4048:4326:4609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x82y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1014:1146:1281)(994:1102:1214))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a764_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2375:2560:2749)(2469:2638:2812))
          (PORT SR (3690:3997:4313)(3926:4214:4507))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1185:1371:1562)(1187:1350:1517))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a766_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2654:2889:3128)(2779:2999:3225))
          (PORT SR (3641:3932:4230)(3835:4085:4339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1042:1170)(929:1041:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a768_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2383:2568:2757)(2476:2645:2820))
          (PORT SR (3768:4083:4405)(3982:4258:4539))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (736:840:948)(774:879:985))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a770_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2667:2870:3077)(2789:2974:3164))
          (PORT SR (3567:3849:4139)(3783:4034:4291))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1332:1469:1608)(1410:1538:1669))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a772_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2458:2666:2878)(2574:2773:2979))
          (PORT SR (3833:4140:4453)(4052:4324:4601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1573:1773:1978)(1646:1829:2015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a774_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2615:2849:3087)(2738:2956:3180))
          (PORT SR (3552:3845:4146)(3741:3999:4260))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2084:2297:2515)(2187:2391:2600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a776_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2616:2847:3081)(2731:2947:3168))
          (PORT SR (3662:3943:4229)(3883:4135:4392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x80y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1596:1762:1933)(1689:1849:2013))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a778_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2616:2847:3081)(2731:2947:3168))
          (PORT SR (3662:3943:4229)(3883:4135:4392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x79y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1265:1448:1632)(1340:1516:1695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2724:2961:3205)(2839:3058:3282))
          (PORT SR (3274:3538:3809)(3444:3673:3906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a779_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1231:1390)(1127:1275:1426))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2724:2961:3205)(2839:3058:3282))
          (PORT SR (3274:3538:3809)(3444:3673:3906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x77y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a781_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (745:849:956)(765:869:974))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a781_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2705:2944:3187)(2831:3062:3301))
          (PORT SR (3534:3823:4120)(3733:3999:4269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (780:900:1023)(767:868:970))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a783_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2561:2767:2979)(2678:2875:3078))
          (PORT SR (3116:3356:3601)(3282:3494:3709))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1867:1975:2084)(1944:2033:2126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a787_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2517:2717:2923)(2633:2827:3025))
          (PORT SR (3098:3340:3587)(3268:3480:3695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1246:1405:1569)(1255:1405:1559))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a788_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1621:1738)(1561:1664:1770))
          (PORT SR (4117:4411:4713)(4333:4585:4844))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1331:1456:1583)(1374:1482:1591))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a790_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2033:2168:2308)(2095:2208:2326))
          (PORT SR (3477:3770:4069)(3669:3926:4187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x88y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (373:429:485)(352:395:439))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a856_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1438:1533)(1386:1464:1545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3256:3508:3764)(3414:3635:3861))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a856_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1438:1533)(1386:1464:1545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a////    Pos: x78y49
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1145:1273:1405)(1158:1279:1402))
          (PORT IN4 (1727:1905:2089)(1781:1946:2115))
          (PORT IN5 (1051:1182:1318)(1071:1194:1321))
          (PORT IN8 (1245:1373:1505)(1251:1363:1478))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x78y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (620:707:796)(620:702:787))
          (PORT IN3 (1614:1827:2045)(1665:1852:2045))
          (PORT IN5 (925:1057:1192)(951:1075:1203))
          (PORT IN8 (1099:1267:1439)(1122:1279:1438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y47
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (951:1064:1179)(953:1062:1175))
          (PORT IN4 (1746:1933:2125)(1810:1974:2141))
          (PORT IN5 (573:654:736)(588:663:739))
          (PORT IN8 (1276:1420:1569)(1348:1488:1629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:852:963)(766:867:971))
          (PORT IN3 (1573:1744:1918)(1621:1771:1925))
          (PORT IN5 (394:449:506)(380:428:477))
          (PORT IN8 (1102:1227:1355)(1151:1264:1380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:846:958)(754:853:954))
          (PORT IN3 (1703:1909:2121)(1735:1926:2121))
          (PORT IN5 (584:667:751)(587:660:736))
          (PORT IN6 (1127:1261:1398)(1148:1276:1405))
          (PORT IN7 (771:878:986)(811:916:1025))
          (PORT IN8 (727:839:952)(731:833:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x77y45
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (586:669:752)(581:654:728))
          (PORT IN4 (1754:1978:2206)(1846:2058:2276))
          (PORT IN5 (569:650:732)(576:652:729))
          (PORT IN8 (1274:1419:1569)(1343:1483:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (757:864:973)(801:910:1020))
          (PORT IN3 (1793:2010:2230)(1880:2078:2279))
          (PORT IN5 (729:816:907)(720:800:882))
          (PORT IN8 (1626:1822:2022)(1716:1903:2094))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (580:666:754)(596:676:758))
          (PORT IN4 (1609:1766:1925)(1673:1808:1946))
          (PORT IN5 (587:676:766)(579:650:722))
          (PORT IN8 (922:1021:1122)(937:1021:1106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y42
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1450:1627:1810)(1504:1679:1858))
          (PORT IN3 (1442:1626:1816)(1483:1647:1814))
          (PORT IN5 (598:689:780)(591:663:736))
          (PORT IN8 (936:1037:1141)(951:1038:1125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (403:457:511)(382:428:476))
          (PORT IN3 (764:866:969)(772:862:953))
          (PORT IN5 (1059:1189:1321)(1107:1234:1363))
          (PORT IN6 (1164:1298:1436)(1187:1309:1435))
          (PORT IN7 (715:787:862)(725:789:853))
          (PORT IN8 (1091:1217:1345)(1118:1229:1344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // FPGA_RAM    Pos: x65y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a879)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[0] DOA[15] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[14] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[13] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[12] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[11] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[10] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[9] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[8] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[7] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[6] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[5] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[4] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[3] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[2] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[1] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[0] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[15] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[14] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[13] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[12] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[11] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[10] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[9] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[8] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[7] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[6] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[5] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[4] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[3] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[2] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[1] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[0] (2277:2628:2980)(2251:2635:3020))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (WIDTH (negedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK2) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK2) (485:485:485)) // merged_entry: 14
        ))
 // IBF    Pos: x0y99
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a880)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x73y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a881)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a882)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x75y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a883)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x77y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a884)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x115y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a885)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x113y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a886)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x111y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a887)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x109y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a888)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x107y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a889)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x105y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a890)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x103y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a891)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x101y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a892)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x81y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a893)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a894)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a895)
    )
 // C_///AND/D    Pos: x79y45
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a896_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2194:2379:2567)(2292:2464:2640))
          (PORT SR (3558:3811:4071)(3752:3974:4201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x1y127
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (4317:4656:5002)(4545:4853:5168))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a897_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_OR////    Pos: x91y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1401:1550:1702)(1428:1564:1701))
          (PORT IN8 (1031:1169:1311)(1031:1152:1275))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x82y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (897:1032:1170)(914:1040:1167))
          (PORT IN6 (2040:2266:2496)(2114:2322:2533))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_Route1////    Pos: x93y38
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_OR///OR/    Pos: x81y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1761:1962:2169)(1842:2025:2209))
          (PORT IN8 (968:1093:1220)(1009:1130:1256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:654:727)(561:621:682))
          (PORT IN4 (1343:1492:1643)(1367:1501:1639))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x83y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1985:2198:2414)(2080:2284:2493))
          (PORT IN4 (545:623:703)(541:610:680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x1y126
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3742:4021:4306)(3932:4182:4436))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a904_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x92y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a905_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1265:1421:1582)(1287:1427:1570))
          (PORT IN3 (2326:2614:2908)(2481:2752:3031))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a906)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_///AND/    Pos: x60y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1879:2062:2247)(1972:2141:2314))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a910_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x60y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2500:2750:3004)(2628:2866:3110))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a911_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_Route1////    Pos: x84y31
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_OR///OR/    Pos: x82y33
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1587:1767:1951)(1654:1813:1973))
          (PORT IN8 (1246:1399:1558)(1270:1417:1569))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a913_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1797:2006:2219)(1837:2041:2251))
          (PORT IN4 (864:974:1085)(874:965:1058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x83y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a914_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2071:2284:2503)(2160:2365:2575))
          (PORT IN3 (1155:1286:1420)(1175:1297:1422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x60y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a915_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1746:1920:2098)(1854:2027:2204))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a915_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x91y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1729:1932:2138)(1774:1968:2163))
          (PORT IN8 (1449:1618:1789)(1523:1687:1854))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2529:2811:3096)(2656:2929:3206))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a917_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x60y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2035:2248:2467)(2152:2365:2580))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a918_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x93y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1358:1526:1699)(1441:1602:1765))
          (PORT IN7 (946:1070:1197)(976:1100:1225))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x80y36
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1498:1658:1822)(1519:1668:1819))
          (PORT IN8 (1098:1237:1380)(1110:1238:1370))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1595:1780:1970)(1633:1799:1968))
          (PORT IN4 (613:687:762)(611:675:741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2122:2330:2544)(2232:2427:2626))
          (PORT IN8 (1426:1589:1756)(1431:1577:1729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2447:2710:2977)(2590:2861:3137))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a922_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x60y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1975:2194:2419)(2069:2274:2482))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a923_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x81y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2309:2540:2778)(2440:2662:2889))
          (PORT IN4 (1076:1212:1350)(1058:1171:1287))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x83y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1398:1561:1729)(1452:1599:1750))
          (PORT IN6 (1447:1643:1844)(1474:1662:1853))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1349:1515:1686)(1391:1539:1689))
          (PORT IN3 (1397:1571:1751)(1404:1563:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x94y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1441:1607)(1293:1433:1576))
          (PORT IN3 (2066:2293:2524)(2172:2393:2616))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x94y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1225:1371:1520)(1218:1341:1467))
          (PORT IN8 (1636:1840:2048)(1729:1939:2153))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1592:1778:1970)(1673:1855:2043))
          (PORT IN2 (1526:1710:1903)(1534:1700:1873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x60y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a929_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2342:2599:2860)(2474:2731:2993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a929_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_OR///OR/    Pos: x80y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1592:1781:1974)(1601:1756:1916))
          (PORT IN8 (561:642:726)(532:599:666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1042:1175)(920:1044:1171))
          (PORT IN4 (915:1057:1200)(937:1068:1200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1718:1930:2150)(1820:2033:2251))
          (PORT IN8 (736:832:930)(751:838:926))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x82y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a933_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2057:2287:2522)(2179:2394:2612))
          (PORT IN3 (390:449:509)(363:406:450))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x83y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (581:666:753)(567:637:708))
          (PORT IN6 (1750:1942:2141)(1769:1932:2100))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x81y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1711:1901:2094)(1814:1997:2184))
          (PORT IN8 (1223:1390:1559)(1215:1364:1515))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1715:1934:2158)(1785:1983:2185))
          (PORT IN4 (1496:1664:1838)(1575:1740:1908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x82y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1712:1902)(1617:1787:1959))
          (PORT IN3 (1173:1317:1464)(1209:1351:1495))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x80y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1826:2031:2241)(1920:2121:2329))
          (PORT IN8 (1545:1736:1928)(1598:1784:1971))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a941_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1221:1395:1573)(1226:1383:1543))
          (PORT IN3 (1238:1382:1530)(1284:1417:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1440:1618:1802)(1483:1650:1820))
          (PORT IN7 (1237:1417:1600)(1273:1434:1601))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x82y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1573:1728)(1496:1633:1773))
          (PORT IN2 (592:665:739)(573:632:691))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x91y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1617:1845:2079)(1708:1932:2158))
          (PORT IN8 (1043:1190:1340)(1092:1234:1381))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a945_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:999:1100)(929:1023:1117))
          (PORT IN2 (1654:1837:2026)(1697:1882:2071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x91y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (714:818:925)(720:812:904))
          (PORT IN8 (1833:2023:2218)(1901:2091:2286))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x80y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1788:1997:2212)(1908:2110:2317))
          (PORT IN8 (1951:2158:2370)(2033:2233:2437))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2018:2262:2510)(2110:2344:2583))
          (PORT IN3 (1245:1372:1501)(1246:1358:1472))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x91y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a951_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1793:2000:2207)(1860:2050:2242))
          (PORT IN2 (1305:1434:1567)(1323:1432:1544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x80y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2339:2568:2804)(2471:2694:2923))
          (PORT IN4 (745:857:970)(763:863:966))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x94y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1573:1794:2017)(1637:1847:2063))
          (PORT IN8 (1531:1689:1849)(1593:1733:1877))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1778:1944)(1666:1810:1959))
          (PORT IN4 (1231:1371:1514)(1294:1424:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1264:1444:1629)(1325:1495:1667))
          (PORT IN7 (1031:1167:1305)(1003:1113:1227))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y40
 // C_/RAM_I1///    Pos: x64y40
 // C_///AND/    Pos: x94y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1255:1434:1618)(1314:1482:1652))
          (PORT IN3 (1653:1826:2000)(1701:1869:2041))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x81y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2341:2594:2854)(2469:2720:2975))
          (PORT IN7 (1470:1660:1854)(1533:1712:1896))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1581:1769:1962)(1587:1746:1909))
          (PORT IN2 (1066:1215:1367)(1104:1243:1384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x82y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1799:2007:2220)(1841:2025:2213))
          (PORT IN8 (422:486:551)(406:460:515))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x64y39
 // C_OR///OR/    Pos: x82y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1721:1908:2099)(1801:1976:2155))
          (PORT IN6 (1269:1443:1619)(1344:1508:1677))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1698:1917:2141)(1771:1968:2169))
          (PORT IN3 (1159:1290:1423)(1183:1296:1413))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:829:940)(722:823:925))
          (PORT IN4 (1510:1687:1866)(1588:1759:1936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_/RAM_I1///    Pos: x64y39
 // C_AND////    Pos: x82y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1970:2198:2432)(2036:2246:2461))
          (PORT IN7 (1099:1251:1405)(1149:1293:1437))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y38
 // C_OR///OR/    Pos: x79y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1277:1417:1560)(1302:1430:1563))
          (PORT IN7 (1426:1592:1760)(1504:1662:1826))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:995:1134)(842:958:1075))
          (PORT IN4 (2118:2367:2620)(2223:2463:2710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1137:1286:1439)(1172:1322:1475))
          (PORT IN8 (1600:1779:1962)(1686:1857:2031))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_/RAM_I1///    Pos: x64y38
 // C_AND////    Pos: x82y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (776:887:999)(775:876:979))
          (PORT IN6 (1649:1860:2074)(1685:1874:2064))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_////RAM_I2    Pos: x64y37
 // C_OR///OR/    Pos: x81y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1617:1784:1955)(1700:1859:2020))
          (PORT IN8 (587:673:759)(570:643:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1458:1638:1825)(1493:1661:1833))
          (PORT IN4 (749:837:928)(739:818:899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a974_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1373:1539:1709)(1444:1600:1759))
          (PORT IN4 (1606:1790:1978)(1680:1862:2048))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_/RAM_I1///    Pos: x64y37
 // C_AND////    Pos: x94y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1385:1561:1740)(1403:1565:1729))
          (PORT IN7 (804:902:1001)(823:915:1010))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y36
 // C_/RAM_I1///    Pos: x64y36
 // C_///AND/    Pos: x81y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1763:1955:2152)(1802:1970:2143))
          (PORT IN4 (1204:1360:1518)(1223:1372:1524))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x83y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1381:1574:1769)(1384:1552:1725))
          (PORT IN7 (1278:1436:1596)(1309:1468:1629))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a980_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1629:1848:2071)(1691:1887:2085))
          (PORT IN2 (1325:1499:1677)(1354:1524:1695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1306:1478:1654)(1359:1536:1716))
          (PORT IN7 (760:861:964)(773:870:968))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x81y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1426:1623:1824)(1484:1663:1848))
          (PORT IN7 (1211:1363:1518)(1245:1389:1534))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1205:1375:1548)(1257:1410:1565))
          (PORT IN4 (1635:1841:2052)(1680:1865:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_////RAM_I2    Pos: x64y35
 // C_///OR/    Pos: x79y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1682:1856)(1581:1734:1891))
          (PORT IN3 (1869:2077:2293)(1919:2125:2336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a985_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1084:1209:1334)(1134:1255:1377))
          (PORT IN2 (942:1039:1139)(954:1048:1144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_/RAM_I1///    Pos: x64y35
 // C_OR///OR/    Pos: x82y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1448:1634:1823)(1489:1665:1846))
          (PORT IN7 (1139:1265:1395)(1157:1278:1404))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1763:1978)(1619:1810:2006))
          (PORT IN4 (1073:1225:1379)(1099:1228:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1433:1635:1842)(1512:1707:1905))
          (PORT IN8 (1691:1896:2108)(1774:1972:2176))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x64y34
 // C_///AND/    Pos: x80y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1940:2181:2428)(1966:2193:2424))
          (PORT IN2 (1477:1642:1807)(1542:1709:1880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_/RAM_I1///    Pos: x64y34
 // C_////RAM_I2    Pos: x64y33
 // C_/RAM_I1///    Pos: x64y33
 // C_OR///OR/    Pos: x81y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1757:2005:2259)(1829:2065:2304))
          (PORT IN7 (758:868:980)(781:881:983))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1569:1743:1922)(1593:1744:1900))
          (PORT IN4 (1261:1407:1557)(1308:1458:1609))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1902:2129:2361)(1961:2170:2382))
          (PORT IN6 (1019:1166:1315)(1029:1162:1299))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x91y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1447:1624)(1324:1489:1656))
          (PORT IN3 (587:665:743)(579:645:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x82y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1041:1181:1325)(1086:1210:1337))
          (PORT IN7 (1398:1549:1703)(1400:1540:1682))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1193:1335)(1097:1223:1351))
          (PORT IN2 (1392:1545:1701)(1394:1533:1675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x79y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2048:2269:2497)(2153:2368:2590))
          (PORT IN3 (1313:1473:1639)(1334:1489:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (934:1061:1190)(958:1081:1207))
          (PORT IN4 (1065:1212:1362)(1125:1269:1415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (801:897:995)(824:915:1008))
          (PORT IN6 (774:902:1031)(745:838:933))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x83y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1343:1510:1679)(1415:1568:1726))
          (PORT IN8 (898:1037:1177)(901:1024:1149))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (904:1026:1150)(908:1014:1122))
          (PORT IN4 (1800:2012:2231)(1835:2032:2234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x94y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1048:1195:1346)(1123:1269:1417))
          (PORT IN3 (1183:1351:1522)(1222:1379:1543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x78y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1118:1260:1405)(1170:1311:1456))
          (PORT IN8 (1735:1924:2118)(1779:1953:2131))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x82y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (727:844:965)(708:807:908))
          (PORT IN7 (1646:1850:2057)(1713:1910:2112))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (754:871:991)(730:825:922))
          (PORT IN2 (1578:1770:1966)(1606:1784:1965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1852:2065:2283)(1918:2108:2302))
          (PORT IN7 (1268:1447:1630)(1326:1498:1674))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x80y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1482:1648:1818)(1527:1684:1847))
          (PORT IN3 (868:982:1100)(842:936:1035))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x96y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1263:1416:1572)(1256:1387:1521))
          (PORT IN6 (1718:1945:2177)(1789:1991:2198))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1020_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1597:1788)(1407:1570:1736))
          (PORT IN3 (1968:2194:2425)(2087:2302:2525))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (588:676:765)(598:682:767))
          (PORT IN8 (1244:1400:1561)(1268:1423:1582))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x81y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1674:1886:2102)(1773:1978:2188))
          (PORT IN7 (1556:1744:1939)(1566:1745:1927))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x90y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1634:1825:2022)(1705:1886:2070))
          (PORT IN8 (1855:2111:2372)(1886:2114:2348))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1528:1748:1972)(1571:1779:1990))
          (PORT IN4 (1451:1623:1799)(1465:1607:1754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1234:1404:1579)(1329:1503:1679))
          (PORT IN8 (1459:1631:1807)(1516:1680:1851))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1227:1392:1560)(1261:1413:1569))
          (PORT IN2 (1471:1621:1776)(1497:1646:1797))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x82y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1509:1699:1892)(1596:1775:1959))
          (PORT IN8 (1797:2037:2286)(1819:2035:2256))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1030_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (721:819:919)(703:783:864))
          (PORT IN4 (1438:1600:1768)(1437:1578:1725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1110:1264:1421)(1177:1340:1506))
          (PORT IN7 (1840:2073:2309)(1905:2135:2369))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x92y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1600:1798:1999)(1651:1832:2020))
          (PORT IN6 (1007:1145:1287)(980:1094:1211))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1159:1329:1501)(1171:1324:1479))
          (PORT IN3 (991:1123:1259)(964:1075:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x93y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1049:1203:1362)(1099:1242:1388))
          (PORT IN3 (1344:1543:1745)(1346:1518:1696))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x79y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1864:2062:2266)(1947:2135:2329))
          (PORT IN8 (1293:1467:1642)(1304:1460:1620))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x90y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1236:1383:1533)(1255:1391:1530))
          (PORT IN7 (2160:2443:2727)(2233:2499:2770))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1576:1787:2003)(1622:1824:2029))
          (PORT IN3 (1404:1594:1790)(1433:1606:1783))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x96y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1415:1608:1806)(1530:1729:1931))
          (PORT IN4 (1768:1981:2198)(1824:2031:2244))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x82y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1619:1806:1998)(1701:1881:2067))
          (PORT IN6 (1610:1808:2010)(1650:1847:2050))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x83y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2045:2274:2510)(2108:2336:2567))
          (PORT IN4 (607:687:768)(605:675:746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x80y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1567:1760:1959)(1669:1858:2051))
          (PORT IN8 (1383:1559:1740)(1370:1526:1685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1948:2195:2446)(2081:2323:2569))
          (PORT IN3 (1296:1475:1657)(1355:1521:1690))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x83y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (553:639:727)(537:617:698))
          (PORT IN6 (1218:1369:1520)(1233:1364:1499))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x81y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1725:1940:2161)(1853:2067:2285))
          (PORT IN8 (1129:1271:1416)(1191:1323:1458))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1576:1737)(1412:1553:1699))
          (PORT IN4 (1022:1147:1272)(1044:1152:1265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x78y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1621:1845:2073)(1716:1933:2155))
          (PORT IN4 (1587:1780:1977)(1705:1899:2096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x92y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1048:1184)(941:1070:1201))
          (PORT IN7 (1603:1802:2005)(1628:1814:2004))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x78y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1827:2014)(1715:1891:2073))
          (PORT IN4 (1372:1529:1693)(1381:1528:1680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x81y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1897:2106:2319)(1947:2138:2333))
          (PORT IN6 (1601:1775:1955)(1675:1842:2014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1055_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1146:1302:1461)(1129:1257:1387))
          (PORT IN3 (1356:1535:1719)(1346:1504:1669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1056_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (575:662:750)(580:663:747))
          (PORT IN3 (1544:1722:1903)(1592:1759:1930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x83y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1267:1406:1550)(1280:1401:1524))
          (PORT IN7 (1523:1710:1901)(1587:1767:1950))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x83y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1390:1551)(1294:1444:1598))
          (PORT IN2 (1114:1268:1425)(1177:1327:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x94y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1475:1651:1832)(1540:1713:1888))
          (PORT IN8 (946:1061:1179)(988:1100:1216))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1571:1770)(1385:1547:1714))
          (PORT IN2 (561:640:721)(565:640:717))
          (PORT IN3 (1365:1526:1692)(1398:1550:1707))
          (PORT IN4 (1058:1210:1365)(1085:1227:1372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x92y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (960:1088:1218)(988:1108:1228))
          (PORT IN8 (2230:2501:2776)(2331:2589:2852))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1213:1374:1540)(1234:1382:1532))
          (PORT IN4 (1240:1412:1588)(1327:1501:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1061:1185:1311)(1067:1176:1287))
          (PORT IN8 (1224:1390:1560)(1297:1455:1616))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x93y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2198:2476:2758)(2342:2619:2901))
          (PORT IN3 (1683:1870:2062)(1687:1854:2027))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x80y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1468:1668:1873)(1518:1703:1891))
          (PORT IN8 (760:872:986)(769:867:968))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x82y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1633:1814:1999)(1669:1832:1999))
          (PORT IN7 (1140:1272:1407)(1152:1268:1386))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1070_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1203:1362:1524)(1249:1390:1535))
          (PORT IN2 (1143:1267:1395)(1158:1270:1382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x94y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (990:1119:1250)(1016:1142:1271))
          (PORT IN7 (1583:1794:2009)(1663:1860:2061))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x78y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1877:2076)(1761:1952:2147))
          (PORT IN6 (1774:1966:2165)(1841:2025:2213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1539:1752:1970)(1547:1722:1901))
          (PORT IN3 (1640:1872:2107)(1688:1903:2121))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x90y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:849:945)(792:880:969))
          (PORT IN4 (1240:1388:1537)(1242:1379:1519))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x78y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1467:1627:1791)(1516:1665:1819))
          (PORT IN7 (1217:1384:1556)(1241:1392:1547))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x82y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1666:1856:2050)(1760:1939:2123))
          (PORT IN7 (1445:1633:1826)(1476:1653:1832))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1527:1724:1925)(1589:1769:1952))
          (PORT IN4 (1164:1323:1487)(1169:1310:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x94y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1079_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2021:2275:2533)(2149:2399:2653))
          (PORT IN4 (1729:1953:2181)(1802:2021:2245))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (949:1074:1201)(948:1066:1186))
          (PORT IN6 (1236:1407:1579)(1259:1409:1562))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x83y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1541:1737:1937)(1611:1792:1975))
          (PORT IN8 (1036:1154:1275)(1075:1190:1307))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1678:1868:2061)(1778:1958:2144))
          (PORT IN4 (743:837:933)(749:831:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x90y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2215:2471:2732)(2289:2525:2767))
          (PORT IN2 (885:1014:1146)(912:1030:1149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2546:2870:3199)(2723:3055:3393))
          (PORT IN7 (583:659:737)(585:651:717))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x82y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1837:2057:2281)(1894:2094:2295))
          (PORT IN7 (1656:1856:2060)(1728:1920:2116))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1709:1897:2089)(1809:1993:2180))
          (PORT IN4 (1074:1242:1414)(1096:1252:1411))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x91y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1410:1553:1698)(1445:1573:1704))
          (PORT IN2 (1278:1430:1588)(1319:1465:1616))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x93y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1366:1511)(1308:1443:1580))
          (PORT IN3 (1476:1643:1814)(1526:1682:1845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x79y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1620:1843:2071)(1715:1931:2152))
          (PORT IN8 (1128:1260:1396)(1129:1256:1388))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1760:2008:2261)(1836:2064:2297))
          (PORT IN3 (1499:1696:1897)(1511:1692:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x81y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1699:1920:2145)(1773:1980:2190))
          (PORT IN4 (1360:1513:1670)(1375:1518:1665))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (581:659:740)(564:628:694))
          (PORT IN6 (1172:1316:1460)(1196:1327:1462))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x81y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1849:2048)(1688:1860:2033))
          (PORT IN7 (1327:1488:1653)(1392:1551:1712))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1567:1780:1998)(1623:1815:2013))
          (PORT IN2 (1337:1507:1679)(1392:1554:1719))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x78y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1996:2265:2542)(2096:2361:2631))
          (PORT IN4 (1610:1816:2028)(1679:1876:2077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2211:2489:2772)(2363:2641:2924))
          (PORT IN7 (890:1031:1174)(890:1011:1133))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (941:1071:1204)(976:1101:1228))
          (PORT IN2 (522:603:685)(495:559:623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x79y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1625:1819:2018)(1673:1855:2043))
          (PORT IN7 (597:676:758)(576:644:712))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1575:1742)(1474:1622:1775))
          (PORT IN3 (1724:1919:2120)(1790:1975:2166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1921:2155:2395)(2041:2279:2521))
          (PORT IN8 (567:656:746)(552:627:702))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (891:1025:1161)(887:1001:1116))
          (PORT IN2 (380:436:493)(364:409:455))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x82y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1579:1752:1929)(1663:1829:1998))
          (PORT IN7 (1104:1276:1452)(1135:1294:1454))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1749:1946)(1610:1787:1966))
          (PORT IN4 (1277:1427:1582)(1335:1478:1625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1565:1751:1941)(1654:1837:2022))
          (PORT IN8 (1513:1695:1883)(1551:1727:1907))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1711:1914:2124)(1737:1932:2134))
          (PORT IN2 (537:623:711)(517:586:657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x83y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1553:1722:1895)(1643:1805:1971))
          (PORT IN8 (890:1028:1168)(902:1024:1150))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1357:1522:1693)(1401:1547:1696))
          (PORT IN4 (1437:1585:1738)(1508:1657:1813))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1748:1957:2172)(1851:2060:2272))
          (PORT IN7 (985:1103:1224)(996:1110:1226))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x91y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2123:2402:2685)(2190:2446:2711))
          (PORT IN6 (1239:1401:1566)(1270:1422:1579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1040:1164:1292)(1087:1203:1319))
          (PORT IN3 (1395:1592:1793)(1424:1607:1796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x94y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1839:2073:2312)(1912:2134:2359))
          (PORT IN3 (1185:1343:1504)(1232:1374:1518))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x81y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1831:2043:2260)(1937:2142:2352))
          (PORT IN8 (897:1020:1143)(930:1042:1156))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x81y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1947:2207:2474)(2010:2248:2490))
          (PORT IN8 (756:852:949)(750:833:918))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1704:1910:2122)(1789:1978:2172))
          (PORT IN2 (1164:1323:1486)(1179:1319:1462))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x82y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (748:852:957)(756:851:948))
          (PORT IN2 (1175:1334:1496)(1221:1362:1506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x92y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1510:1653:1800)(1545:1675:1807))
          (PORT IN7 (755:844:935)(760:834:910))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1472:1639)(1345:1491:1641))
          (PORT IN4 (710:817:926)(701:795:889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x96y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1860:2089:2322)(1982:2206:2432))
          (PORT IN8 (713:792:873)(716:781:847))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x93y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1442:1613:1787)(1520:1682:1848))
          (PORT IN8 (1235:1394:1555)(1269:1423:1580))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (713:827:945)(696:792:891))
          (PORT IN4 (1631:1814:2003)(1646:1800:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x78y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1609:1803:2001)(1662:1844:2031))
          (PORT IN4 (1418:1608:1804)(1468:1656:1849))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1544:1736:1933)(1629:1818:2008))
          (PORT IN7 (747:856:966)(736:829:924))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1735:1935:2140)(1833:2026:2223))
          (PORT IN6 (1242:1417:1594)(1318:1483:1651))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x80y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2153:2373:2597)(2263:2475:2696))
          (PORT IN8 (1607:1802:2003)(1627:1804:1986))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1725:1917)(1567:1736:1909))
          (PORT IN3 (1144:1282:1424)(1191:1322:1457))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1627:1815:2005)(1685:1862:2041))
          (PORT IN7 (1291:1443:1601)(1327:1479:1632))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x83y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2022:2233:2448)(2083:2276:2473))
          (PORT IN6 (1429:1586:1748)(1423:1563:1706))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1520:1714:1914)(1565:1733:1904))
          (PORT IN3 (1087:1251:1417)(1116:1265:1417))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x94y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1484:1649:1819)(1523:1671:1825))
          (PORT IN4 (1729:1955:2185)(1819:2046:2276))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x78y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1588:1771:1959)(1680:1862:2048))
          (PORT IN7 (1560:1739:1925)(1611:1781:1957))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x94y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1366:1535:1709)(1431:1593:1755))
          (PORT IN4 (627:703:779)(629:694:760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x90y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1568:1777:1990)(1600:1787:1977))
          (PORT IN8 (1611:1817:2029)(1674:1877:2085))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1091:1214:1340)(1154:1275:1398))
          (PORT IN3 (1124:1246:1369)(1158:1277:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x94y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1557:1754:1953)(1589:1760:1937))
          (PORT IN8 (1880:2131:2387)(1897:2120:2347))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2132:2366:2604)(2222:2449:2681))
          (PORT IN2 (694:771:848)(698:762:828))
          (PORT IN3 (1237:1385:1537)(1308:1453:1601))
          (PORT IN4 (400:459:518)(391:443:496))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1914:2155:2402)(1958:2179:2404))
          (PORT IN7 (1405:1596:1791)(1493:1673:1855))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x81y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1963:2209:2461)(2064:2300:2539))
          (PORT IN7 (1395:1565:1738)(1401:1557:1716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1816:2007:2202)(1940:2125:2313))
          (PORT IN4 (1456:1625:1799)(1516:1675:1839))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1708:1887)(1608:1772:1940))
          (PORT IN2 (1041:1190:1340)(1048:1189:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x92y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1932:2183:2438)(1980:2205:2439))
          (PORT IN6 (1333:1493:1656)(1368:1519:1675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1471:1658:1850)(1503:1670:1839))
          (PORT IN3 (1042:1197:1352)(1047:1188:1332))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2253:2508:2767)(2278:2492:2708))
          (PORT IN8 (1099:1247:1398)(1138:1269:1404))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x82y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1931:2176:2426)(2075:2317:2563))
          (PORT IN3 (1617:1803:1993)(1693:1877:2066))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x92y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1874:2069:2269)(1928:2109:2293))
          (PORT IN7 (1114:1275:1439)(1115:1256:1399))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1475:1662:1852)(1508:1675:1845))
          (PORT IN4 (945:1055:1167)(966:1065:1169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x93y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1370:1515)(1308:1441:1578))
          (PORT IN4 (1212:1366:1525)(1227:1373:1522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1226:1382:1540)(1258:1400:1546))
          (PORT IN6 (1088:1219:1352)(1122:1251:1383))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x95y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1426:1598)(1299:1465:1636))
          (PORT IN2 (770:871:975)(800:900:1004))
          (PORT IN4 (918:1044:1172)(953:1072:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x91y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (373:435:498)(350:398:446))
          (PORT IN6 (601:685:769)(606:684:763))
          (PORT IN7 (1389:1562:1739)(1425:1585:1752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x89y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:648:731)(569:648:728))
          (PORT IN3 (1323:1475:1628)(1336:1476:1620))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x95y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1092:1233:1376)(1157:1298:1444))
          (PORT IN5 (1637:1826:2019)(1700:1871:2048))
          (PORT IN7 (1747:1931:2120)(1827:2004:2184))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x93y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1115:1260:1406)(1126:1264:1405))
          (PORT IN2 (1265:1416:1569)(1312:1454:1598))
          (PORT IN3 (1449:1630:1816)(1469:1642:1821))
          (PORT IN4 (1389:1540:1695)(1452:1587:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x91y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1216:1381)(1071:1210:1354))
          (PORT IN3 (918:1053:1190)(940:1071:1205))
          (PORT IN4 (389:444:500)(381:429:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x73y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2406:2638:2874)(2522:2727:2938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1204_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x75y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:861:943)(802:879:957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1205_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x77y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2355:2552:2752)(2450:2625:2806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1206_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2996:3275:3560)(3171:3431:3695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1207_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x113y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2353:2564:2777)(2484:2688:2897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1208_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2259:2454:2654)(2350:2530:2714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1209_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x109y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2538:2809:3084)(2668:2909:3156))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1210_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x107y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1950:2128:2309)(2034:2194:2357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1211_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x105y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1994:2196:2402)(2089:2262:2441))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1212_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x103y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2330:2547:2765)(2411:2611:2815))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1213_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x101y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2008:2251:2498)(2122:2342:2568))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1214_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x81y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2208:2390:2577)(2319:2492:2669))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1215_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x88y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1332:1481:1632)(1399:1543:1691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (388:448:510)(377:429:481))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x93y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (714:822:931)(722:823:927))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1461:1643:1830)(1480:1651:1824))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x95y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1783:2010:2241)(1833:2043:2259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x82y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1435:1629:1827)(1477:1645:1815))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1011:1134:1259)(1055:1169:1286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (764:881:999)(776:876:979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (682:792:905)(652:739:826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1356:1542:1731)(1357:1519:1684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1556:1711)(1411:1543:1679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x89y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1469:1615:1766)(1489:1616:1748))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x84y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1328:1478:1632)(1385:1522:1660))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1271:1437:1607)(1343:1504:1667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1442:1639:1840)(1510:1690:1876))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1253:1404:1557)(1270:1406:1544))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2100:2352:2610)(2178:2403:2636))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1286:1454:1624)(1342:1498:1659))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2054:2299:2549)(2062:2273:2490))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x90y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1339:1505:1676)(1395:1550:1708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x95y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1457:1645:1836)(1545:1733:1923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x90y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1582:1778:1979)(1635:1813:1995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1555:1757:1964)(1562:1742:1929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2418:2717:3023)(2553:2839:3131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x92y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1361:1526:1696)(1364:1521:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1506:1689:1878)(1539:1703:1872))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2345:2620:2902)(2466:2729:3000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (920:1032:1147)(926:1035:1147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1559:1742:1931)(1584:1754:1929))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x91y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1374:1572:1772)(1433:1623:1815))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x93y26
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1311:1487:1665)(1336:1501:1670))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x93y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1107:1244:1385)(1135:1268:1404))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (533:609:686)(532:600:670))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x95y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1295:1443:1592)(1329:1459:1595))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (396:454:512)(399:450:502))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x86y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (911:1031:1154)(922:1033:1146))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x86y28
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (564:650:738)(561:633:707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x91y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (929:1061:1195)(957:1080:1206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (758:865:973)(765:867:972))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x93y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1781:1988:2200)(1838:2039:2248))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x87y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1204:1369:1538)(1273:1435:1602))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x81y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1288:1452:1619)(1316:1468:1624))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x93y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1140:1267:1396)(1154:1269:1388))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1061:1220:1381)(1109:1255:1403))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x91y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1116:1265:1417)(1174:1320:1470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x79y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1419:1599:1782)(1477:1642:1810))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1335:1476:1621)(1368:1496:1627))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x81y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1918:2121:2329)(1974:2170:2370))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x89y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (876:991:1108)(854:944:1037))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x91y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1050:1194:1340)(1091:1222:1357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x81y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:874:990)(756:855:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1496:1697:1903)(1591:1786:1986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1564:1747:1935)(1636:1804:1977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (551:640:731)(540:613:688))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:861:967)(772:863:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x79y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1735:1927:2122)(1806:1984:2167))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x79y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1627:1815:2007)(1650:1812:1978))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x81y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1695:1873:2055)(1716:1867:2023))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1478:1664:1852)(1549:1718:1887))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x80y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1318:1482:1649)(1368:1526:1688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x79y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1711:1908:2108)(1801:1985:2171))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1647:1853:2063)(1734:1933:2135))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x79y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1823:2035:2253)(1853:2041:2234))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x81y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1482:1654:1829)(1557:1714:1876))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x92y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (825:921:1019)(835:918:1002))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x83y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (879:1010:1144)(903:1024:1148))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x93y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (383:438:495)(372:419:468))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x83y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1283_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1264:1426:1591)(1291:1440:1590))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x93y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1284_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1193:1322:1454)(1214:1327:1444))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x91y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1285_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1386:1555:1725)(1453:1611:1773))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x82y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1286_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1569:1752:1939)(1620:1798:1981))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
)
// 
// 
// Min/Max-Timing
//         1204/10      1  min:  100  max:  100
//         1205/10      1  min:  100  max:  100
//         1206/10      1  min:  100  max:  100
//         1207/10      1  min:  100  max:  100
//         1208/10      1  min:  100  max:  100
//         1209/10      1  min:  100  max:  100
//         1210/10      1  min:  100  max:  100
//         1211/10      1  min:  100  max:  100
//         1212/10      1  min:  100  max:  100
//         1213/10      1  min:  100  max:  100
//         1214/10      1  min:  100  max:  100
//         1215/10      1  min:  100  max:  100
