; ************************************************************
; PROJECT: Test of the signal delay component
; AUTHOR: Wojciech Stryjewski
; ************************************************************

; Micro + software running
; ------------------------------------------------------------
.MICRO "ATmega8"
.PROGRAM "test.asm"
.TARGET "test.hex"

; Following lines are optional; if not included
; exactly these values are taken by default
; ------------------------------------------------------------
.POWER VDD=5 VSS=0  ; Power nodes
.CLOCK 16meg        ; Micro clock
.STORE 250m         ; Trace (micro+signals) storage time

; Micro nodes: RESET, AREF, PB0-PB7, PC0-PC6, PD0-PD7, ACO, TIM1OVF, ADC6, ADC7
; Define here the hardware around the micro
; ------------------------------------------------------------

; To use this component, use the following component definition:
;
; X _delay(<RiseDelay> <FallDelay>) <DIN> <DOUT>
;
; The <RiseDelay> and <FallDelay> arguments specify two different delays for
; respectively propagating rising and falling edges of the input signal from
; the <DIN> pin to the <DOUT> pin. The <RiseDelay> is the minimum length of
; time that a logic 1 must be applied for on the input pin before showing up on
; the output. <FallDelay> serves the same purpose but for a logic 0 on input.
; The two delays need not be the same, and either or both can be zero. With a
; zero delay, the input signal will propagate on the next instruction cycle of
; the MCU (i.e. the minimum time resolution of the simulator). Note that for an
; UNKNOWN 'X' logic level on <DIN>, the propagation delay is always zero.

; Input signal pattern for the delay elements. Note that VMLAB
; doesn't re-read the pattern file until all components are
; unloaded (e.g. by pressing Ctrl-U).
P NRZ(1u) DIN RESET "file:pattern.txt"

; Example delay elements
X _delay(0u 0u) DIN DELAY00
X _delay(3u 3u) DIN DELAY33
X _delay(5u 5u) DIN DELAY55
X _delay(4u 0u) DIN DELAY40
X _delay(0u 4u) DIN DELAY04

; Plot everything so the signal delays can be measured
.PLOT V(DIN) V(DELAY00) V(DELAY33) V(DELAY55)
.PLOT V(DELAY40) V(DELAY04)

