Time resolution is 1 ps
$finish called at time : 250 ns : File "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" Line 32
