
# Abstract

This repo is for basic RTL parctice.
Also, this repo provide basic testbench.

# Usage

## Clone the repo

```
git clone https://github.com/cheng0560011/RTL_study.git
```

## Enter the project for testing
```
cd fulladder
```
(fulladder as example)

**Makefile Targets:**
  **compile**: compile dut along with tb and create simv  
  **run**: execute simv  
  **verify**: compare output.txt with golden.txt to make sure simulation result  
  **all**: compile, run and verify  
  **waveform:** open Verdi to view the waveform  
  **clean**: clean files generated in this simulation  
