
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011230 <.init>:
   11230:	push	{r3, lr}
   11234:	bl	1409c <ftello64@plt+0x2a5c>
   11238:	pop	{r3, pc}

Disassembly of section .plt:

0001123c <pthread_mutex_unlock@plt-0x14>:
   1123c:	push	{lr}		; (str lr, [sp, #-4]!)
   11240:	ldr	lr, [pc, #4]	; 1124c <pthread_mutex_unlock@plt-0x4>
   11244:	add	lr, pc, lr
   11248:	ldr	pc, [lr, #8]!
   1124c:			; <UNDEFINED> instruction: 0x00031db4

00011250 <pthread_mutex_unlock@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #200704	; 0x31000
   11258:	ldr	pc, [ip, #3508]!	; 0xdb4

0001125c <calloc@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #200704	; 0x31000
   11264:	ldr	pc, [ip, #3500]!	; 0xdac

00011268 <fputs_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #200704	; 0x31000
   11270:	ldr	pc, [ip, #3492]!	; 0xda4

00011274 <wctype@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #200704	; 0x31000
   1127c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011280 <wcrtomb@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #200704	; 0x31000
   11288:	ldr	pc, [ip, #3476]!	; 0xd94

0001128c <iconv_close@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #200704	; 0x31000
   11294:	ldr	pc, [ip, #3468]!	; 0xd8c

00011298 <iswctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #200704	; 0x31000
   112a0:	ldr	pc, [ip, #3460]!	; 0xd84

000112a4 <iconv@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #200704	; 0x31000
   112ac:	ldr	pc, [ip, #3452]!	; 0xd7c

000112b0 <strcmp@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #200704	; 0x31000
   112b8:	ldr	pc, [ip, #3444]!	; 0xd74

000112bc <pthread_mutex_destroy@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #200704	; 0x31000
   112c4:	ldr	pc, [ip, #3436]!	; 0xd6c

000112c8 <fflush@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #200704	; 0x31000
   112d0:	ldr	pc, [ip, #3428]!	; 0xd64

000112d4 <wcwidth@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #200704	; 0x31000
   112dc:	ldr	pc, [ip, #3420]!	; 0xd5c

000112e0 <memmove@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #200704	; 0x31000
   112e8:	ldr	pc, [ip, #3412]!	; 0xd54

000112ec <free@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #200704	; 0x31000
   112f4:	ldr	pc, [ip, #3404]!	; 0xd4c

000112f8 <pthread_mutex_lock@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #200704	; 0x31000
   11300:	ldr	pc, [ip, #3396]!	; 0xd44

00011304 <ferror@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #200704	; 0x31000
   1130c:	ldr	pc, [ip, #3388]!	; 0xd3c

00011310 <_exit@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #200704	; 0x31000
   11318:	ldr	pc, [ip, #3380]!	; 0xd34

0001131c <memcpy@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #200704	; 0x31000
   11324:	ldr	pc, [ip, #3372]!	; 0xd2c

00011328 <pthread_mutex_init@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #200704	; 0x31000
   11330:	ldr	pc, [ip, #3364]!	; 0xd24

00011334 <towlower@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #200704	; 0x31000
   1133c:	ldr	pc, [ip, #3356]!	; 0xd1c

00011340 <mbsinit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #200704	; 0x31000
   11348:	ldr	pc, [ip, #3348]!	; 0xd14

0001134c <fwrite_unlocked@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #200704	; 0x31000
   11354:	ldr	pc, [ip, #3340]!	; 0xd0c

00011358 <memcmp@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #200704	; 0x31000
   11360:	ldr	pc, [ip, #3332]!	; 0xd04

00011364 <stpcpy@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #200704	; 0x31000
   1136c:	ldr	pc, [ip, #3324]!	; 0xcfc

00011370 <fputc_unlocked@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #200704	; 0x31000
   11378:	ldr	pc, [ip, #3316]!	; 0xcf4

0001137c <dcgettext@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #200704	; 0x31000
   11384:	ldr	pc, [ip, #3308]!	; 0xcec

00011388 <strdup@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #200704	; 0x31000
   11390:	ldr	pc, [ip, #3300]!	; 0xce4

00011394 <dup2@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #200704	; 0x31000
   1139c:	ldr	pc, [ip, #3292]!	; 0xcdc

000113a0 <realloc@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #200704	; 0x31000
   113a8:	ldr	pc, [ip, #3284]!	; 0xcd4

000113ac <textdomain@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #200704	; 0x31000
   113b4:	ldr	pc, [ip, #3276]!	; 0xccc

000113b8 <iswcntrl@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #200704	; 0x31000
   113c0:	ldr	pc, [ip, #3268]!	; 0xcc4

000113c4 <iswprint@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #200704	; 0x31000
   113cc:	ldr	pc, [ip, #3260]!	; 0xcbc

000113d0 <__fxstat64@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #200704	; 0x31000
   113d8:	ldr	pc, [ip, #3252]!	; 0xcb4

000113dc <fwrite@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #200704	; 0x31000
   113e4:	ldr	pc, [ip, #3244]!	; 0xcac

000113e8 <lseek64@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #200704	; 0x31000
   113f0:	ldr	pc, [ip, #3236]!	; 0xca4

000113f4 <__ctype_get_mb_cur_max@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #200704	; 0x31000
   113fc:	ldr	pc, [ip, #3228]!	; 0xc9c

00011400 <fread@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #200704	; 0x31000
   11408:	ldr	pc, [ip, #3220]!	; 0xc94

0001140c <__fpending@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #200704	; 0x31000
   11414:	ldr	pc, [ip, #3212]!	; 0xc8c

00011418 <mbrtowc@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #200704	; 0x31000
   11420:	ldr	pc, [ip, #3204]!	; 0xc84

00011424 <error@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #200704	; 0x31000
   1142c:	ldr	pc, [ip, #3196]!	; 0xc7c

00011430 <open64@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #200704	; 0x31000
   11438:	ldr	pc, [ip, #3188]!	; 0xc74

0001143c <malloc@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #200704	; 0x31000
   11444:	ldr	pc, [ip, #3180]!	; 0xc6c

00011448 <iconv_open@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #200704	; 0x31000
   11450:	ldr	pc, [ip, #3172]!	; 0xc64

00011454 <__libc_start_main@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #200704	; 0x31000
   1145c:	ldr	pc, [ip, #3164]!	; 0xc5c

00011460 <__freading@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #200704	; 0x31000
   11468:	ldr	pc, [ip, #3156]!	; 0xc54

0001146c <__ctype_tolower_loc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #200704	; 0x31000
   11474:	ldr	pc, [ip, #3148]!	; 0xc4c

00011478 <__ctype_toupper_loc@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #200704	; 0x31000
   11480:	ldr	pc, [ip, #3140]!	; 0xc44

00011484 <__gmon_start__@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #200704	; 0x31000
   1148c:	ldr	pc, [ip, #3132]!	; 0xc3c

00011490 <freopen64@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #200704	; 0x31000
   11498:	ldr	pc, [ip, #3124]!	; 0xc34

0001149c <getopt_long@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #200704	; 0x31000
   114a4:	ldr	pc, [ip, #3116]!	; 0xc2c

000114a8 <__ctype_b_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #200704	; 0x31000
   114b0:	ldr	pc, [ip, #3108]!	; 0xc24

000114b4 <exit@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #200704	; 0x31000
   114bc:	ldr	pc, [ip, #3100]!	; 0xc1c

000114c0 <iswspace@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #200704	; 0x31000
   114c8:	ldr	pc, [ip, #3092]!	; 0xc14

000114cc <strlen@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #200704	; 0x31000
   114d4:	ldr	pc, [ip, #3084]!	; 0xc0c

000114d8 <strchr@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #200704	; 0x31000
   114e0:	ldr	pc, [ip, #3076]!	; 0xc04

000114e4 <__errno_location@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #200704	; 0x31000
   114ec:	ldr	pc, [ip, #3068]!	; 0xbfc

000114f0 <iswalnum@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #200704	; 0x31000
   114f8:	ldr	pc, [ip, #3060]!	; 0xbf4

000114fc <__sprintf_chk@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #200704	; 0x31000
   11504:	ldr	pc, [ip, #3052]!	; 0xbec

00011508 <__cxa_atexit@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #200704	; 0x31000
   11510:	ldr	pc, [ip, #3044]!	; 0xbe4

00011514 <setvbuf@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #200704	; 0x31000
   1151c:	ldr	pc, [ip, #3036]!	; 0xbdc

00011520 <memset@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #200704	; 0x31000
   11528:	ldr	pc, [ip, #3028]!	; 0xbd4

0001152c <btowc@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #200704	; 0x31000
   11534:	ldr	pc, [ip, #3020]!	; 0xbcc

00011538 <__printf_chk@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #200704	; 0x31000
   11540:	ldr	pc, [ip, #3012]!	; 0xbc4

00011544 <fileno@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #200704	; 0x31000
   1154c:	ldr	pc, [ip, #3004]!	; 0xbbc

00011550 <__fprintf_chk@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #200704	; 0x31000
   11558:	ldr	pc, [ip, #2996]!	; 0xbb4

0001155c <memchr@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #200704	; 0x31000
   11564:	ldr	pc, [ip, #2988]!	; 0xbac

00011568 <fclose@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #200704	; 0x31000
   11570:	ldr	pc, [ip, #2980]!	; 0xba4

00011574 <strnlen@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #200704	; 0x31000
   1157c:	ldr	pc, [ip, #2972]!	; 0xb9c

00011580 <fseeko64@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #200704	; 0x31000
   11588:	ldr	pc, [ip, #2964]!	; 0xb94

0001158c <__overflow@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #200704	; 0x31000
   11594:	ldr	pc, [ip, #2956]!	; 0xb8c

00011598 <setlocale@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #200704	; 0x31000
   115a0:	ldr	pc, [ip, #2948]!	; 0xb84

000115a4 <__explicit_bzero_chk@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #200704	; 0x31000
   115ac:	ldr	pc, [ip, #2940]!	; 0xb7c

000115b0 <strrchr@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #200704	; 0x31000
   115b8:	ldr	pc, [ip, #2932]!	; 0xb74

000115bc <nl_langinfo@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #200704	; 0x31000
   115c4:	ldr	pc, [ip, #2924]!	; 0xb6c

000115c8 <clearerr_unlocked@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #200704	; 0x31000
   115d0:	ldr	pc, [ip, #2916]!	; 0xb64

000115d4 <__strtoll_internal@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #200704	; 0x31000
   115dc:	ldr	pc, [ip, #2908]!	; 0xb5c

000115e0 <fopen64@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #200704	; 0x31000
   115e8:	ldr	pc, [ip, #2900]!	; 0xb54

000115ec <qsort@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #200704	; 0x31000
   115f4:	ldr	pc, [ip, #2892]!	; 0xb4c

000115f8 <bindtextdomain@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #200704	; 0x31000
   11600:	ldr	pc, [ip, #2884]!	; 0xb44

00011604 <towupper@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #200704	; 0x31000
   1160c:	ldr	pc, [ip, #2876]!	; 0xb3c

00011610 <strncmp@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #200704	; 0x31000
   11618:	ldr	pc, [ip, #2868]!	; 0xb34

0001161c <abort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #200704	; 0x31000
   11624:	ldr	pc, [ip, #2860]!	; 0xb2c

00011628 <close@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #200704	; 0x31000
   11630:	ldr	pc, [ip, #2852]!	; 0xb24

00011634 <__assert_fail@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #200704	; 0x31000
   1163c:	ldr	pc, [ip, #2844]!	; 0xb1c

00011640 <ftello64@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #200704	; 0x31000
   11648:	ldr	pc, [ip, #2836]!	; 0xb14

Disassembly of section .text:

0001164c <.text>:
   1164c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11650:	strd	r6, [sp, #8]
   11654:	mov	r6, r1
   11658:	ldr	r7, [pc, #3888]	; 12590 <ftello64@plt+0xf50>
   1165c:	strd	r8, [sp, #16]
   11660:	mov	r8, r0
   11664:	strd	sl, [sp, #24]
   11668:	str	lr, [sp, #32]
   1166c:	sub	sp, sp, #124	; 0x7c
   11670:	ldr	r0, [r1]
   11674:	bl	157d8 <ftello64@plt+0x4198>
   11678:	movw	r1, #5568	; 0x15c0
   1167c:	movt	r1, #3
   11680:	mov	r0, #6
   11684:	sub	r9, r7, #20
   11688:	bl	11598 <setlocale@plt>
   1168c:	movw	r1, #7032	; 0x1b78
   11690:	movt	r1, #3
   11694:	movw	r0, #6852	; 0x1ac4
   11698:	movt	r0, #3
   1169c:	bl	115f8 <bindtextdomain@plt>
   116a0:	movw	r0, #6852	; 0x1ac4
   116a4:	movt	r0, #3
   116a8:	bl	113ac <textdomain@plt>
   116ac:	movw	r0, #21628	; 0x547c
   116b0:	movt	r0, #1
   116b4:	bl	311e4 <ftello64@plt+0x1fba4>
   116b8:	movw	r4, #7148	; 0x1bec
   116bc:	movt	r4, #3
   116c0:	mov	r5, #0
   116c4:	mov	r3, r7
   116c8:	mov	r2, r4
   116cc:	str	r5, [sp]
   116d0:	mov	r1, r6
   116d4:	mov	r0, r8
   116d8:	bl	1149c <getopt_long@plt>
   116dc:	cmn	r0, #1
   116e0:	beq	11bdc <ftello64@plt+0x59c>
   116e4:	add	r0, r0, #3
   116e8:	cmp	r0, #122	; 0x7a
   116ec:	ldrls	pc, [pc, r0, lsl #2]
   116f0:	b	12c00 <ftello64@plt+0x15c0>
   116f4:	andeq	r1, r1, r4, lsl #23
   116f8:	andeq	r3, r1, r8, asr r8
   116fc:	andeq	r2, r1, r0, lsl #24
   11700:	andeq	r2, r1, r0, lsl #24
   11704:	andeq	r2, r1, r0, lsl #24
   11708:	andeq	r2, r1, r0, lsl #24
   1170c:	andeq	r2, r1, r0, lsl #24
   11710:	andeq	r2, r1, r0, lsl #24
   11714:	andeq	r2, r1, r0, lsl #24
   11718:	andeq	r2, r1, r0, lsl #24
   1171c:	andeq	r2, r1, r0, lsl #24
   11720:	andeq	r2, r1, r0, lsl #24
   11724:	andeq	r2, r1, r0, lsl #24
   11728:	andeq	r1, r1, r4, lsr #22
   1172c:	andeq	r2, r1, r0, lsl #24
   11730:	andeq	r2, r1, r0, lsl #24
   11734:	andeq	r2, r1, r0, lsl #24
   11738:	andeq	r2, r1, r0, lsl #24
   1173c:	andeq	r2, r1, r0, lsl #24
   11740:	andeq	r2, r1, r0, lsl #24
   11744:	andeq	r2, r1, r0, lsl #24
   11748:	andeq	r2, r1, r0, lsl #24
   1174c:	andeq	r2, r1, r0, lsl #24
   11750:	andeq	r2, r1, r0, lsl #24
   11754:	andeq	r2, r1, r0, lsl #24
   11758:	andeq	r2, r1, r0, lsl #24
   1175c:	andeq	r2, r1, r0, lsl #24
   11760:	andeq	r2, r1, r0, lsl #24
   11764:	andeq	r2, r1, r0, lsl #24
   11768:	andeq	r2, r1, r0, lsl #24
   1176c:	andeq	r2, r1, r0, lsl #24
   11770:	andeq	r2, r1, r0, lsl #24
   11774:	andeq	r2, r1, r0, lsl #24
   11778:	andeq	r2, r1, r0, lsl #24
   1177c:	andeq	r2, r1, r0, lsl #24
   11780:	andeq	r2, r1, r0, lsl #24
   11784:	andeq	r2, r1, r0, lsl #24
   11788:	andeq	r2, r1, r0, lsl #24
   1178c:	andeq	r2, r1, r0, lsl #24
   11790:	andeq	r2, r1, r0, lsl #24
   11794:	andeq	r2, r1, r0, lsl #24
   11798:	andeq	r2, r1, r0, lsl #24
   1179c:	andeq	r2, r1, r0, lsl #24
   117a0:	andeq	r2, r1, r0, lsl #24
   117a4:	andeq	r2, r1, r0, lsl #24
   117a8:	andeq	r2, r1, r0, lsl #24
   117ac:	andeq	r2, r1, r0, lsl #24
   117b0:	andeq	r2, r1, r0, lsl #24
   117b4:	andeq	r2, r1, r0, lsl #24
   117b8:	andeq	r2, r1, r0, lsl #24
   117bc:	andeq	r2, r1, r0, lsl #24
   117c0:	andeq	r2, r1, r0, lsl #24
   117c4:	andeq	r2, r1, r0, lsl #24
   117c8:	andeq	r2, r1, r0, lsl #24
   117cc:	andeq	r2, r1, r0, lsl #24
   117d0:	andeq	r2, r1, r0, lsl #24
   117d4:	andeq	r2, r1, r0, lsl #24
   117d8:	andeq	r2, r1, r0, lsl #24
   117dc:	andeq	r2, r1, r0, lsl #24
   117e0:	andeq	r2, r1, r0, lsl #24
   117e4:	andeq	r2, r1, r0, lsl #24
   117e8:	andeq	r2, r1, r0, lsl #24
   117ec:	andeq	r2, r1, r0, lsl #24
   117f0:	andeq	r2, r1, r0, lsl #24
   117f4:	andeq	r2, r1, r0, lsl #24
   117f8:	andeq	r2, r1, r0, lsl #24
   117fc:	andeq	r2, r1, r0, lsl #24
   11800:	andeq	r2, r1, r0, lsl #24
   11804:	andeq	r1, r1, r0, lsl fp
   11808:	andeq	r2, r1, r0, lsl #24
   1180c:	andeq	r2, r1, r0, lsl #24
   11810:	andeq	r2, r1, r0, lsl #24
   11814:	andeq	r2, r1, r0, lsl #24
   11818:	andeq	r1, r1, ip, ror #21
   1181c:	ldrdeq	r1, [r1], -r8
   11820:	andeq	r2, r1, r0, lsl #24
   11824:	andeq	r2, r1, r0, lsl #24
   11828:	andeq	r2, r1, r0, lsl #24
   1182c:	andeq	r2, r1, r0, lsl #24
   11830:	andeq	r2, r1, r0, lsl #24
   11834:			; <UNDEFINED> instruction: 0x00011abc
   11838:	andeq	r2, r1, r0, lsl #24
   1183c:	andeq	r1, r1, r8, lsr #21
   11840:	andeq	r2, r1, r0, lsl #24
   11844:	andeq	r2, r1, r0, lsl #24
   11848:	muleq	r1, r4, sl
   1184c:	andeq	r1, r1, r0, ror sl
   11850:	andeq	r1, r1, ip, asr sl
   11854:	andeq	r2, r1, r0, lsl #24
   11858:	andeq	r2, r1, r0, lsl #24
   1185c:	andeq	r1, r1, r8, lsr #20
   11860:	andeq	r2, r1, r0, lsl #24
   11864:	andeq	r2, r1, r0, lsl #24
   11868:	andeq	r2, r1, r0, lsl #24
   1186c:	andeq	r2, r1, r0, lsl #24
   11870:	andeq	r2, r1, r0, lsl #24
   11874:	andeq	r2, r1, r0, lsl #24
   11878:	andeq	r2, r1, r0, lsl #24
   1187c:	andeq	r2, r1, r0, lsl #24
   11880:	andeq	r2, r1, r0, lsl #24
   11884:	andeq	r2, r1, r0, lsl #24
   11888:	andeq	r1, r1, ip, lsl #20
   1188c:	andeq	r2, r1, r0, lsl #24
   11890:	andeq	r2, r1, r0, lsl #24
   11894:	andeq	r2, r1, r0, lsl #24
   11898:	strdeq	r1, [r1], -r8
   1189c:	muleq	r1, r8, r9
   118a0:	andeq	r2, r1, r0, lsl #24
   118a4:	andeq	r1, r1, ip, ror r9
   118a8:	andeq	r2, r1, r0, lsl #24
   118ac:	andeq	r2, r1, r0, lsl #24
   118b0:	andeq	r2, r1, r0, lsl #24
   118b4:	andeq	r2, r1, r0, lsl #24
   118b8:	andeq	r2, r1, r0, lsl #24
   118bc:	andeq	r1, r1, r0, ror #18
   118c0:	andeq	r2, r1, r0, lsl #24
   118c4:	andeq	r2, r1, r0, lsl #24
   118c8:	andeq	r1, r1, ip, asr #18
   118cc:	andeq	r2, r1, r0, lsl #24
   118d0:	andeq	r1, r1, r4, asr #13
   118d4:	andeq	r2, r1, r0, lsl #24
   118d8:	andeq	r2, r1, r0, lsl #24
   118dc:	andeq	r1, r1, r0, ror #17
   118e0:	movw	r1, #5568	; 0x15c0
   118e4:	movt	r1, #3
   118e8:	mov	r2, #0
   118ec:	movw	r4, #12784	; 0x31f0
   118f0:	movt	r4, #4
   118f4:	add	r3, sp, #96	; 0x60
   118f8:	str	r1, [sp]
   118fc:	mov	r1, r2
   11900:	ldr	r0, [r4]
   11904:	bl	2da3c <ftello64@plt+0x1c3fc>
   11908:	cmp	r0, #0
   1190c:	bne	14000 <ftello64@plt+0x29c0>
   11910:	ldr	ip, [sp, #96]	; 0x60
   11914:	mov	r1, #0
   11918:	mvn	r0, #-2147483647	; 0x80000001
   1191c:	ldr	r3, [sp, #100]	; 0x64
   11920:	subs	r2, ip, #1
   11924:	sbc	r3, r3, #0
   11928:	strd	r2, [sp, #16]
   1192c:	ldrd	r2, [sp, #16]
   11930:	cmp	r3, r1
   11934:	cmpeq	r2, r0
   11938:	bhi	14000 <ftello64@plt+0x29c0>
   1193c:	movw	r3, #12652	; 0x316c
   11940:	movt	r3, #4
   11944:	str	ip, [r3, #8]
   11948:	b	116b8 <ftello64@plt+0x78>
   1194c:	movw	r3, #12792	; 0x31f8
   11950:	movt	r3, #4
   11954:	mov	r2, #1
   11958:	strb	r2, [r3, #528]	; 0x210
   1195c:	b	116b8 <ftello64@plt+0x78>
   11960:	movw	r3, #12784	; 0x31f0
   11964:	movt	r3, #4
   11968:	ldr	r2, [r3]
   1196c:	movw	r3, #12792	; 0x31f8
   11970:	movt	r3, #4
   11974:	str	r2, [r3, #524]	; 0x20c
   11978:	b	116b8 <ftello64@plt+0x78>
   1197c:	movw	r3, #12784	; 0x31f0
   11980:	movt	r3, #4
   11984:	ldr	r2, [r3]
   11988:	movw	r3, #12792	; 0x31f8
   1198c:	movt	r3, #4
   11990:	str	r2, [r3, #520]	; 0x208
   11994:	b	116b8 <ftello64@plt+0x78>
   11998:	movw	r1, #5568	; 0x15c0
   1199c:	movt	r1, #3
   119a0:	mov	r2, #0
   119a4:	movw	r4, #12784	; 0x31f0
   119a8:	movt	r4, #4
   119ac:	add	r3, sp, #96	; 0x60
   119b0:	str	r1, [sp]
   119b4:	mov	r1, r2
   119b8:	ldr	r0, [r4]
   119bc:	bl	2da3c <ftello64@plt+0x1c3fc>
   119c0:	cmp	r0, #0
   119c4:	bne	13fcc <ftello64@plt+0x298c>
   119c8:	ldrd	r2, [sp, #96]	; 0x60
   119cc:	mov	r1, #0
   119d0:	mvn	r0, #-2147483647	; 0x80000001
   119d4:	subs	sl, r2, #1
   119d8:	sbc	fp, r3, #0
   119dc:	cmp	fp, r1
   119e0:	cmpeq	sl, r0
   119e4:	bhi	13fcc <ftello64@plt+0x298c>
   119e8:	movw	r3, #12652	; 0x316c
   119ec:	movt	r3, #4
   119f0:	str	r2, [r3, #4]
   119f4:	b	116b8 <ftello64@plt+0x78>
   119f8:	movw	r3, #12792	; 0x31f8
   119fc:	movt	r3, #4
   11a00:	mov	r2, #1
   11a04:	strb	r2, [r3]
   11a08:	b	116b8 <ftello64@plt+0x78>
   11a0c:	movw	r3, #12784	; 0x31f0
   11a10:	movt	r3, #4
   11a14:	ldr	r2, [r3]
   11a18:	movw	r3, #12792	; 0x31f8
   11a1c:	movt	r3, #4
   11a20:	str	r2, [r3, #516]	; 0x204
   11a24:	b	116b8 <ftello64@plt+0x78>
   11a28:	movw	r3, #12784	; 0x31f0
   11a2c:	movt	r3, #4
   11a30:	ldr	r3, [r3]
   11a34:	movw	r4, #12792	; 0x31f8
   11a38:	movt	r4, #4
   11a3c:	mov	r0, r3
   11a40:	str	r3, [r4, #832]	; 0x340
   11a44:	bl	14290 <ftello64@plt+0x2c50>
   11a48:	ldr	r3, [r4, #832]	; 0x340
   11a4c:	ldrb	r3, [r3]
   11a50:	cmp	r3, #0
   11a54:	streq	r3, [r4, #832]	; 0x340
   11a58:	b	116b8 <ftello64@plt+0x78>
   11a5c:	movw	r3, #12792	; 0x31f8
   11a60:	movt	r3, #4
   11a64:	mov	r2, #3
   11a68:	str	r2, [r3, #532]	; 0x214
   11a6c:	b	116b8 <ftello64@plt+0x78>
   11a70:	movw	r3, #12784	; 0x31f0
   11a74:	movt	r3, #4
   11a78:	ldr	r2, [r3]
   11a7c:	movw	r3, #12792	; 0x31f8
   11a80:	movt	r3, #4
   11a84:	mov	r0, r2
   11a88:	str	r2, [r3, #540]	; 0x21c
   11a8c:	bl	14290 <ftello64@plt+0x2c50>
   11a90:	b	116b8 <ftello64@plt+0x78>
   11a94:	movw	r3, #12792	; 0x31f8
   11a98:	movt	r3, #4
   11a9c:	mov	r2, #1
   11aa0:	strb	r2, [r3, #536]	; 0x218
   11aa4:	b	116b8 <ftello64@plt+0x78>
   11aa8:	movw	r3, #12792	; 0x31f8
   11aac:	movt	r3, #4
   11ab0:	mov	r2, #2
   11ab4:	str	r2, [r3, #532]	; 0x214
   11ab8:	b	116b8 <ftello64@plt+0x78>
   11abc:	movw	r3, #12784	; 0x31f0
   11ac0:	movt	r3, #4
   11ac4:	ldr	r2, [r3]
   11ac8:	movw	r3, #12652	; 0x316c
   11acc:	movt	r3, #4
   11ad0:	str	r2, [r3, #16]
   11ad4:	b	116b8 <ftello64@plt+0x78>
   11ad8:	movw	r3, #12652	; 0x316c
   11adc:	movt	r3, #4
   11ae0:	mov	r2, #0
   11ae4:	strb	r2, [r3]
   11ae8:	b	116b8 <ftello64@plt+0x78>
   11aec:	movw	r3, #12784	; 0x31f0
   11af0:	movt	r3, #4
   11af4:	ldr	r2, [r3]
   11af8:	movw	r3, #12652	; 0x316c
   11afc:	movt	r3, #4
   11b00:	mov	r0, r2
   11b04:	str	r2, [r3, #12]
   11b08:	bl	14290 <ftello64@plt+0x2c50>
   11b0c:	b	116b8 <ftello64@plt+0x78>
   11b10:	movw	r3, #12792	; 0x31f8
   11b14:	movt	r3, #4
   11b18:	mov	r2, #1
   11b1c:	strb	r2, [r3, #529]	; 0x211
   11b20:	b	116b8 <ftello64@plt+0x78>
   11b24:	movw	r3, #12676	; 0x3184
   11b28:	movt	r3, #4
   11b2c:	ldr	r2, [pc, #2656]	; 12594 <ftello64@plt+0xf54>
   11b30:	mov	lr, #1
   11b34:	mov	r0, #4
   11b38:	ldr	ip, [r3]
   11b3c:	movw	r1, #12784	; 0x31f0
   11b40:	movt	r1, #4
   11b44:	mov	r3, r9
   11b48:	str	r0, [sp]
   11b4c:	movw	r0, #7104	; 0x1bc0
   11b50:	movt	r0, #3
   11b54:	str	lr, [sp, #8]
   11b58:	ldr	r1, [r1]
   11b5c:	str	ip, [sp, #4]
   11b60:	bl	152bc <ftello64@plt+0x3c7c>
   11b64:	movw	r3, #4616	; 0x1208
   11b68:	movt	r3, #3
   11b6c:	add	r0, r3, r0, lsl #2
   11b70:	movw	r3, #12792	; 0x31f8
   11b74:	movt	r3, #4
   11b78:	ldr	r2, [r0, #56]	; 0x38
   11b7c:	str	r2, [r3, #532]	; 0x214
   11b80:	b	116b8 <ftello64@plt+0x78>
   11b84:	movw	r2, #12780	; 0x31ec
   11b88:	movt	r2, #4
   11b8c:	movw	r3, #12672	; 0x3180
   11b90:	movt	r3, #4
   11b94:	ldr	r5, [r2]
   11b98:	mov	r4, #0
   11b9c:	movw	r1, #7116	; 0x1bcc
   11ba0:	movt	r1, #3
   11ba4:	ldr	r6, [r3]
   11ba8:	movw	r0, #7136	; 0x1be0
   11bac:	movt	r0, #3
   11bb0:	bl	161a0 <ftello64@plt+0x4b60>
   11bb4:	movw	r2, #6848	; 0x1ac0
   11bb8:	movt	r2, #3
   11bbc:	stm	sp, {r0, r4}
   11bc0:	movw	r1, #5080	; 0x13d8
   11bc4:	movt	r1, #3
   11bc8:	mov	r0, r5
   11bcc:	mov	r3, r6
   11bd0:	bl	2d178 <ftello64@plt+0x1bb38>
   11bd4:	mov	r0, r4
   11bd8:	bl	114b4 <exit@plt>
   11bdc:	movw	r7, #12760	; 0x31d8
   11be0:	movt	r7, #4
   11be4:	ldr	r3, [r7]
   11be8:	cmp	r3, r8
   11bec:	beq	1314c <ftello64@plt+0x1b0c>
   11bf0:	movw	r2, #12652	; 0x316c
   11bf4:	movt	r2, #4
   11bf8:	ldrb	r2, [r2]
   11bfc:	cmp	r2, #0
   11c00:	beq	12b04 <ftello64@plt+0x14c4>
   11c04:	sub	r3, r8, r3
   11c08:	movw	sl, #12792	; 0x31f8
   11c0c:	movt	sl, #4
   11c10:	mov	r0, r3
   11c14:	mov	r1, #4
   11c18:	str	r3, [sl, #1136]	; 0x470
   11c1c:	bl	2d4ec <ftello64@plt+0x1beac>
   11c20:	mov	r1, #8
   11c24:	str	r0, [sl, #1124]	; 0x464
   11c28:	ldr	r0, [sl, #1136]	; 0x470
   11c2c:	bl	2d4ec <ftello64@plt+0x1beac>
   11c30:	mov	r1, #8
   11c34:	str	r0, [sl, #1128]	; 0x468
   11c38:	ldr	r0, [sl, #1136]	; 0x470
   11c3c:	bl	2d4ec <ftello64@plt+0x1beac>
   11c40:	ldr	r2, [sl, #1136]	; 0x470
   11c44:	str	r0, [sl, #1132]	; 0x46c
   11c48:	cmp	r2, #0
   11c4c:	ble	11cc0 <ftello64@plt+0x680>
   11c50:	ldr	r4, [r7]
   11c54:	mvn	fp, #3
   11c58:	movw	r1, #5076	; 0x13d4
   11c5c:	movt	r1, #3
   11c60:	mov	r8, #0
   11c64:	str	sl, [sp, #16]
   11c68:	ldr	r3, [sl, #1124]	; 0x464
   11c6c:	mov	sl, r7
   11c70:	mov	r7, r1
   11c74:	add	r6, r6, r4, lsl #2
   11c78:	add	r9, r2, r4
   11c7c:	mla	fp, fp, r4, r3
   11c80:	ldr	r5, [r6], #4
   11c84:	ldrb	r3, [r5]
   11c88:	cmp	r3, #0
   11c8c:	beq	11ca8 <ftello64@plt+0x668>
   11c90:	mov	r1, r7
   11c94:	mov	r0, r5
   11c98:	bl	112b0 <strcmp@plt>
   11c9c:	cmp	r0, #0
   11ca0:	strne	r5, [fp, r4, lsl #2]
   11ca4:	bne	11cac <ftello64@plt+0x66c>
   11ca8:	str	r8, [fp, r4, lsl #2]
   11cac:	add	r4, r4, #1
   11cb0:	cmp	r4, r9
   11cb4:	str	r4, [sl]
   11cb8:	bne	11c80 <ftello64@plt+0x640>
   11cbc:	ldr	sl, [sp, #16]
   11cc0:	ldr	r3, [sl, #532]	; 0x214
   11cc4:	cmp	r3, #0
   11cc8:	bne	11ce8 <ftello64@plt+0x6a8>
   11ccc:	movw	r3, #12652	; 0x316c
   11cd0:	movt	r3, #4
   11cd4:	ldrb	r3, [r3]
   11cd8:	cmp	r3, #0
   11cdc:	movne	r3, #1
   11ce0:	moveq	r3, #2
   11ce4:	str	r3, [sl, #532]	; 0x214
   11ce8:	ldrb	r3, [sl]
   11cec:	cmp	r3, #0
   11cf0:	beq	11d1c <ftello64@plt+0x6dc>
   11cf4:	bl	11478 <__ctype_toupper_loc@plt>
   11cf8:	ldr	r3, [pc, #2200]	; 12598 <ftello64@plt+0xf58>
   11cfc:	mov	r2, #0
   11d00:	add	ip, r3, #256	; 0x100
   11d04:	ldr	r1, [r0]
   11d08:	ldr	r1, [r1, r2]
   11d0c:	add	r2, r2, #4
   11d10:	strb	r1, [r3, #1]!
   11d14:	cmp	ip, r3
   11d18:	bne	11d04 <ftello64@plt+0x6c4>
   11d1c:	ldr	r3, [sl, #540]	; 0x21c
   11d20:	cmp	r3, #0
   11d24:	beq	1310c <ftello64@plt+0x1acc>
   11d28:	ldrb	r3, [r3]
   11d2c:	cmp	r3, #0
   11d30:	streq	r3, [sl, #540]	; 0x21c
   11d34:	beq	11d40 <ftello64@plt+0x700>
   11d38:	ldr	r0, [pc, #2140]	; 1259c <ftello64@plt+0xf5c>
   11d3c:	bl	14590 <ftello64@plt+0x2f50>
   11d40:	ldr	r3, [sl, #832]	; 0x340
   11d44:	cmp	r3, #0
   11d48:	beq	13090 <ftello64@plt+0x1a50>
   11d4c:	ldr	r0, [pc, #2124]	; 125a0 <ftello64@plt+0xf60>
   11d50:	bl	14590 <ftello64@plt+0x2f50>
   11d54:	ldr	r4, [sl, #516]	; 0x204
   11d58:	cmp	r4, #0
   11d5c:	bne	1309c <ftello64@plt+0x1a5c>
   11d60:	ldr	r0, [sl, #520]	; 0x208
   11d64:	cmp	r0, #0
   11d68:	beq	11d80 <ftello64@plt+0x740>
   11d6c:	ldr	r1, [pc, #2096]	; 125a4 <ftello64@plt+0xf64>
   11d70:	bl	14914 <ftello64@plt+0x32d4>
   11d74:	ldr	r3, [sl, #1404]	; 0x57c
   11d78:	cmp	r3, #0
   11d7c:	streq	r3, [sl, #520]	; 0x208
   11d80:	ldr	r0, [sl, #524]	; 0x20c
   11d84:	cmp	r0, #0
   11d88:	beq	11da0 <ftello64@plt+0x760>
   11d8c:	ldr	r1, [pc, #2068]	; 125a8 <ftello64@plt+0xf68>
   11d90:	bl	14914 <ftello64@plt+0x32d4>
   11d94:	ldr	r3, [sl, #1416]	; 0x588
   11d98:	cmp	r3, #0
   11d9c:	streq	r3, [sl, #524]	; 0x20c
   11da0:	ldr	r2, [sl, #1136]	; 0x470
   11da4:	mov	r3, #0
   11da8:	mov	r0, #0
   11dac:	mov	r1, #0
   11db0:	str	r3, [sl, #1420]	; 0x58c
   11db4:	str	r3, [sl, #1432]	; 0x598
   11db8:	str	r3, [sl, #1436]	; 0x59c
   11dbc:	cmp	r2, r3
   11dc0:	ldr	r2, [pc, #2036]	; 125bc <ftello64@plt+0xf7c>
   11dc4:	strd	r0, [r2]
   11dc8:	ble	12234 <ftello64@plt+0xbf4>
   11dcc:	str	r3, [sp, #72]	; 0x48
   11dd0:	mov	r3, r2
   11dd4:	sub	r2, r2, #880	; 0x370
   11dd8:	add	r3, r3, #28
   11ddc:	str	r3, [sp, #76]	; 0x4c
   11de0:	str	r2, [sp, #80]	; 0x50
   11de4:	ldr	r5, [sp, #72]	; 0x48
   11de8:	ldr	r3, [sl, #1124]	; 0x464
   11dec:	ldr	r1, [sl, #1132]	; 0x46c
   11df0:	lsl	r4, r5, #3
   11df4:	ldr	r0, [r3, r5, lsl #2]
   11df8:	str	r4, [sp, #84]	; 0x54
   11dfc:	add	r1, r1, r4
   11e00:	add	r2, r1, #4
   11e04:	bl	14824 <ftello64@plt+0x31e4>
   11e08:	ldr	r3, [sl, #1132]	; 0x46c
   11e0c:	ldrb	r2, [sl, #528]	; 0x210
   11e10:	add	r1, r3, r4
   11e14:	ldr	r9, [r3, r5, lsl #3]
   11e18:	cmp	r2, #0
   11e1c:	str	r1, [sp, #52]	; 0x34
   11e20:	beq	13078 <ftello64@plt+0x1a38>
   11e24:	ldr	r4, [r1, #4]
   11e28:	cmp	r9, r4
   11e2c:	bcs	13f00 <ftello64@plt+0x28c0>
   11e30:	bl	114a8 <__ctype_b_loc@plt>
   11e34:	mov	r2, r9
   11e38:	ldr	r0, [r0]
   11e3c:	b	11e50 <ftello64@plt+0x810>
   11e40:	cmp	r4, r3
   11e44:	mov	r2, r3
   11e48:	mov	r7, r3
   11e4c:	beq	13f04 <ftello64@plt+0x28c4>
   11e50:	mov	r3, r2
   11e54:	mov	r7, r2
   11e58:	ldrb	r1, [r3], #1
   11e5c:	lsl	r1, r1, #1
   11e60:	ldrh	r1, [r0, r1]
   11e64:	tst	r1, #8192	; 0x2000
   11e68:	beq	11e40 <ftello64@plt+0x800>
   11e6c:	sub	r1, r2, r9
   11e70:	cmp	r2, r4
   11e74:	str	r1, [sp, #56]	; 0x38
   11e78:	bcc	11e90 <ftello64@plt+0x850>
   11e7c:	b	11eac <ftello64@plt+0x86c>
   11e80:	cmp	r4, r3
   11e84:	mov	r7, r3
   11e88:	beq	11eac <ftello64@plt+0x86c>
   11e8c:	add	r3, r3, #1
   11e90:	mov	r7, r2
   11e94:	mov	r2, r3
   11e98:	ldrb	r1, [r7]
   11e9c:	lsl	r1, r1, #1
   11ea0:	ldrh	r1, [r0, r1]
   11ea4:	tst	r1, #8192	; 0x2000
   11ea8:	bne	11e80 <ftello64@plt+0x840>
   11eac:	mov	r8, r9
   11eb0:	mov	r5, sl
   11eb4:	str	r9, [sp, #40]	; 0x28
   11eb8:	cmp	r4, r8
   11ebc:	str	r4, [sp, #48]	; 0x30
   11ec0:	bls	121d8 <ftello64@plt+0xb98>
   11ec4:	ldr	r3, [r5, #540]	; 0x21c
   11ec8:	cmp	r3, #0
   11ecc:	beq	11f2c <ftello64@plt+0x8ec>
   11ed0:	ldr	r2, [pc, #1748]	; 125ac <ftello64@plt+0xf6c>
   11ed4:	sub	r4, r4, r8
   11ed8:	mov	r3, #0
   11edc:	mov	r1, r8
   11ee0:	str	r4, [sp]
   11ee4:	ldr	r0, [sp, #80]	; 0x50
   11ee8:	str	r2, [sp, #4]
   11eec:	mov	r2, r4
   11ef0:	bl	2c464 <ftello64@plt+0x1ae24>
   11ef4:	cmn	r0, #1
   11ef8:	mov	r6, r0
   11efc:	beq	11f20 <ftello64@plt+0x8e0>
   11f00:	cmp	r0, #0
   11f04:	beq	13f90 <ftello64@plt+0x2950>
   11f08:	cmn	r0, #2
   11f0c:	beq	1308c <ftello64@plt+0x1a4c>
   11f10:	ldr	r3, [r5, #1448]	; 0x5a8
   11f14:	ldr	r3, [r3]
   11f18:	add	r3, r8, r3
   11f1c:	str	r3, [sp, #48]	; 0x30
   11f20:	ldr	r3, [sp, #48]	; 0x30
   11f24:	cmp	r8, r3
   11f28:	bcs	13050 <ftello64@plt+0x1a10>
   11f2c:	bl	114a8 <__ctype_b_loc@plt>
   11f30:	ldr	r1, [r0]
   11f34:	ldr	r3, [sp, #48]	; 0x30
   11f38:	b	11f44 <ftello64@plt+0x904>
   11f3c:	cmp	r8, r3
   11f40:	bcs	13050 <ftello64@plt+0x1a10>
   11f44:	ldrb	r2, [r3, #-1]
   11f48:	mov	r0, r3
   11f4c:	sub	r3, r3, #1
   11f50:	lsl	r2, r2, #1
   11f54:	ldrh	r2, [r1, r2]
   11f58:	tst	r2, #8192	; 0x2000
   11f5c:	bne	11f3c <ftello64@plt+0x8fc>
   11f60:	str	r0, [sp, #16]
   11f64:	ldr	r3, [r5, #832]	; 0x340
   11f68:	str	r8, [sp, #36]	; 0x24
   11f6c:	cmp	r3, #0
   11f70:	beq	12170 <ftello64@plt+0xb30>
   11f74:	ldr	r3, [sp, #16]
   11f78:	ldr	r1, [sp, #76]	; 0x4c
   11f7c:	ldr	r0, [pc, #1580]	; 125b0 <ftello64@plt+0xf70>
   11f80:	sub	ip, r3, r8
   11f84:	mov	r3, #0
   11f88:	mov	r2, ip
   11f8c:	str	ip, [sp]
   11f90:	str	r1, [sp, #4]
   11f94:	mov	r1, r8
   11f98:	bl	2c464 <ftello64@plt+0x1ae24>
   11f9c:	cmn	r0, #2
   11fa0:	beq	1308c <ftello64@plt+0x1a4c>
   11fa4:	cmn	r0, #1
   11fa8:	beq	121c0 <ftello64@plt+0xb80>
   11fac:	ldr	r3, [r5, #1456]	; 0x5b0
   11fb0:	ldr	r2, [r5, #1460]	; 0x5b4
   11fb4:	ldr	r3, [r3]
   11fb8:	ldr	r2, [r2]
   11fbc:	add	r2, r8, r2
   11fc0:	add	r8, r8, r3
   11fc4:	str	r2, [sp, #28]
   11fc8:	ldr	r3, [sp, #28]
   11fcc:	cmp	r8, r3
   11fd0:	beq	12da0 <ftello64@plt+0x1760>
   11fd4:	sub	r2, r3, r8
   11fd8:	ldr	r3, [r5, #1432]	; 0x598
   11fdc:	str	r2, [sp, #32]
   11fe0:	cmp	r2, r3
   11fe4:	ldrb	r3, [r5, #528]	; 0x210
   11fe8:	strgt	r2, [r5, #1432]	; 0x598
   11fec:	cmp	r3, #0
   11ff0:	str	r3, [sp, #44]	; 0x2c
   11ff4:	bne	12cf0 <ftello64@plt+0x16b0>
   11ff8:	ldr	r3, [r5, #520]	; 0x208
   11ffc:	cmp	r3, #0
   12000:	beq	120ac <ftello64@plt+0xa6c>
   12004:	ldr	r4, [r5, #1396]	; 0x574
   12008:	ldr	r0, [r5, #1404]	; 0x57c
   1200c:	subs	r0, r0, #1
   12010:	bmi	120ac <ftello64@plt+0xa6c>
   12014:	ldrb	r3, [r5]
   12018:	mov	lr, #0
   1201c:	sub	r9, r8, #1
   12020:	str	r3, [sp, #60]	; 0x3c
   12024:	add	r1, lr, r0
   12028:	asr	r1, r1, #1
   1202c:	add	r3, r4, r1, lsl #3
   12030:	ldr	r6, [r3, #4]
   12034:	ldr	r3, [sp, #32]
   12038:	cmp	r3, r6
   1203c:	movlt	r2, r3
   12040:	ldr	r3, [sp, #60]	; 0x3c
   12044:	movge	r2, r6
   12048:	cmp	r3, #0
   1204c:	bne	12c6c <ftello64@plt+0x162c>
   12050:	cmp	r2, #0
   12054:	ble	12090 <ftello64@plt+0xa50>
   12058:	ldr	ip, [r4, r1, lsl #3]
   1205c:	ldrb	sl, [r8]
   12060:	ldrb	r3, [ip]
   12064:	subs	r3, sl, r3
   12068:	bne	12cd0 <ftello64@plt+0x1690>
   1206c:	add	r2, r9, r2
   12070:	mov	sl, r8
   12074:	b	12088 <ftello64@plt+0xa48>
   12078:	ldrb	r3, [sl, #1]!
   1207c:	ldrb	fp, [ip, #1]!
   12080:	subs	r3, r3, fp
   12084:	bne	12cd0 <ftello64@plt+0x1690>
   12088:	cmp	r2, sl
   1208c:	bne	12078 <ftello64@plt+0xa38>
   12090:	ldr	r3, [sp, #32]
   12094:	cmp	r3, r6
   12098:	blt	12cd8 <ftello64@plt+0x1698>
   1209c:	ble	12160 <ftello64@plt+0xb20>
   120a0:	add	lr, r1, #1
   120a4:	cmp	r0, lr
   120a8:	bge	12024 <ftello64@plt+0x9e4>
   120ac:	ldr	r3, [r5, #524]	; 0x20c
   120b0:	cmp	r3, #0
   120b4:	beq	12db0 <ftello64@plt+0x1770>
   120b8:	ldr	r4, [r5, #1408]	; 0x580
   120bc:	ldr	r0, [r5, #1416]	; 0x588
   120c0:	subs	r0, r0, #1
   120c4:	bmi	12160 <ftello64@plt+0xb20>
   120c8:	ldrb	r3, [r5]
   120cc:	mov	lr, #0
   120d0:	sub	r9, r8, #1
   120d4:	str	r3, [sp, #60]	; 0x3c
   120d8:	add	r1, r0, lr
   120dc:	asr	r1, r1, #1
   120e0:	add	r3, r4, r1, lsl #3
   120e4:	ldr	r6, [r3, #4]
   120e8:	ldr	r3, [sp, #32]
   120ec:	cmp	r3, r6
   120f0:	movlt	r2, r3
   120f4:	ldr	r3, [sp, #60]	; 0x3c
   120f8:	movge	r2, r6
   120fc:	cmp	r3, #0
   12100:	bne	12c08 <ftello64@plt+0x15c8>
   12104:	cmp	r2, #0
   12108:	ble	12144 <ftello64@plt+0xb04>
   1210c:	ldr	ip, [r4, r1, lsl #3]
   12110:	ldrb	sl, [r8]
   12114:	ldrb	r3, [ip]
   12118:	subs	r3, sl, r3
   1211c:	bne	12ce0 <ftello64@plt+0x16a0>
   12120:	add	r2, r9, r2
   12124:	mov	sl, r8
   12128:	b	1213c <ftello64@plt+0xafc>
   1212c:	ldrb	r3, [sl, #1]!
   12130:	ldrb	fp, [ip, #1]!
   12134:	subs	r3, r3, fp
   12138:	bne	12ce0 <ftello64@plt+0x16a0>
   1213c:	cmp	r2, sl
   12140:	bne	1212c <ftello64@plt+0xaec>
   12144:	ldr	r3, [sp, #32]
   12148:	cmp	r3, r6
   1214c:	blt	12ce8 <ftello64@plt+0x16a8>
   12150:	ble	12db0 <ftello64@plt+0x1770>
   12154:	add	lr, r1, #1
   12158:	cmp	lr, r0
   1215c:	ble	120d8 <ftello64@plt+0xa98>
   12160:	ldr	r3, [r5, #832]	; 0x340
   12164:	cmp	r3, #0
   12168:	ldr	r8, [sp, #28]
   1216c:	bne	11f74 <ftello64@plt+0x934>
   12170:	ldr	r2, [sp, #16]
   12174:	cmp	r8, r2
   12178:	bcs	13064 <ftello64@plt+0x1a24>
   1217c:	ldrb	r2, [r8]
   12180:	add	r2, r5, r2
   12184:	ldrb	r2, [r2, #1140]	; 0x474
   12188:	cmp	r2, #0
   1218c:	addeq	r2, r8, #1
   12190:	beq	121b0 <ftello64@plt+0xb70>
   12194:	b	13008 <ftello64@plt+0x19c8>
   12198:	mov	r2, r8
   1219c:	ldrb	r1, [r2], #1
   121a0:	add	r1, r5, r1
   121a4:	ldrb	r1, [r1, #1140]	; 0x474
   121a8:	cmp	r1, #0
   121ac:	bne	12ffc <ftello64@plt+0x19bc>
   121b0:	mov	r8, r2
   121b4:	ldr	r2, [sp, #16]
   121b8:	cmp	r2, r8
   121bc:	bne	12198 <ftello64@plt+0xb58>
   121c0:	ldr	r8, [sp, #48]	; 0x30
   121c4:	ldr	r3, [sp, #52]	; 0x34
   121c8:	ldr	r4, [r3, #4]
   121cc:	cmp	r4, r8
   121d0:	str	r4, [sp, #48]	; 0x30
   121d4:	bhi	11ec4 <ftello64@plt+0x884>
   121d8:	ldr	r2, [pc, #988]	; 125bc <ftello64@plt+0xf7c>
   121dc:	mov	sl, r5
   121e0:	ldr	r1, [sp, #72]	; 0x48
   121e4:	ldr	r4, [sp, #84]	; 0x54
   121e8:	mov	ip, r2
   121ec:	ldr	r3, [r2]
   121f0:	add	lr, r1, #1
   121f4:	ldr	r1, [ip, #4]
   121f8:	str	lr, [sp, #72]	; 0x48
   121fc:	ldr	r2, [r5, #1128]	; 0x468
   12200:	adds	r3, r3, #1
   12204:	ldr	r0, [r5, #1136]	; 0x470
   12208:	adc	r1, r1, #0
   1220c:	str	r3, [ip]
   12210:	str	r3, [r2, r4]
   12214:	add	r2, r2, r4
   12218:	str	r1, [ip, #4]
   1221c:	cmp	r0, lr
   12220:	str	r1, [r2, #4]
   12224:	bgt	11de4 <ftello64@plt+0x7a4>
   12228:	ldr	r1, [r5, #1420]	; 0x58c
   1222c:	cmp	r1, #0
   12230:	bne	13840 <ftello64@plt+0x2200>
   12234:	ldrb	r3, [sl, #529]	; 0x211
   12238:	cmp	r3, #0
   1223c:	bne	1318c <ftello64@plt+0x1b4c>
   12240:	ldrb	r3, [sl, #528]	; 0x210
   12244:	cmp	r3, #0
   12248:	bne	13254 <ftello64@plt+0x1c14>
   1224c:	movw	r3, #12652	; 0x316c
   12250:	movt	r3, #4
   12254:	str	r3, [sp, #16]
   12258:	ldr	r2, [sp, #16]
   1225c:	ldr	r3, [r2, #8]
   12260:	cmp	r3, #0
   12264:	movlt	r3, #0
   12268:	strlt	r3, [r2, #8]
   1226c:	ldr	r3, [sp, #16]
   12270:	ldr	r5, [r3, #4]
   12274:	ldr	r4, [r3, #8]
   12278:	ldr	r0, [r3, #12]
   1227c:	add	r4, r4, r4, lsr #31
   12280:	asr	r4, r4, #1
   12284:	cmp	r0, #0
   12288:	sub	r5, r4, r5
   1228c:	str	r4, [sl, #1480]	; 0x5c8
   12290:	str	r5, [sl, #1484]	; 0x5cc
   12294:	str	r4, [sl, #1488]	; 0x5d0
   12298:	beq	13b80 <ftello64@plt+0x2540>
   1229c:	ldrb	r3, [r0]
   122a0:	cmp	r3, #0
   122a4:	beq	13b80 <ftello64@plt+0x2540>
   122a8:	bl	114cc <strlen@plt>
   122ac:	str	r0, [sl, #1492]	; 0x5d4
   122b0:	ldr	r3, [sp, #16]
   122b4:	ldrb	r2, [r3]
   122b8:	ldr	r3, [sl, #1492]	; 0x5d4
   122bc:	cmp	r2, #0
   122c0:	lsl	r3, r3, #1
   122c4:	addeq	r3, r3, #1
   122c8:	beq	122dc <ftello64@plt+0xc9c>
   122cc:	subs	r5, r5, r3
   122d0:	movmi	r2, #0
   122d4:	strpl	r5, [sl, #1484]	; 0x5cc
   122d8:	strmi	r2, [sl, #1484]	; 0x5cc
   122dc:	sub	r3, r4, r3
   122e0:	str	r3, [sl, #1488]	; 0x5d0
   122e4:	bl	114a8 <__ctype_b_loc@plt>
   122e8:	mov	r3, r0
   122ec:	ldr	r2, [pc, #704]	; 125b4 <ftello64@plt+0xf74>
   122f0:	ldr	r1, [r3]
   122f4:	str	r3, [sp, #28]
   122f8:	add	r0, r2, #256	; 0x100
   122fc:	sub	r1, r1, #2
   12300:	ldrh	r3, [r1, #2]!
   12304:	ubfx	r3, r3, #13, #1
   12308:	strb	r3, [r2], #1
   1230c:	cmp	r0, r2
   12310:	bne	12300 <ftello64@plt+0xcc0>
   12314:	ldr	r3, [sl, #532]	; 0x214
   12318:	mov	r1, #1
   1231c:	strb	r1, [sl, #272]	; 0x110
   12320:	cmp	r3, #2
   12324:	strbeq	r1, [sl, #294]	; 0x126
   12328:	beq	12354 <ftello64@plt+0xd14>
   1232c:	cmp	r3, #3
   12330:	bne	12354 <ftello64@plt+0xd14>
   12334:	movw	r2, #7020	; 0x1b6c
   12338:	movt	r2, #3
   1233c:	mov	r3, #36	; 0x24
   12340:	add	r0, sl, r3
   12344:	ldrb	r3, [r2, #1]!
   12348:	strb	r1, [r0, #260]	; 0x104
   1234c:	cmp	r3, #0
   12350:	bne	12340 <ftello64@plt+0xd00>
   12354:	ldr	r0, [sl, #1420]	; 0x58c
   12358:	mov	r2, #0
   1235c:	mov	r3, r2
   12360:	ldr	ip, [pc, #592]	; 125b8 <ftello64@plt+0xf78>
   12364:	strb	r2, [sl, #1504]	; 0x5e0
   12368:	strb	r2, [sl, #1520]	; 0x5f0
   1236c:	cmp	r0, r2
   12370:	ldr	r0, [sl, #1464]	; 0x5b8
   12374:	strd	r2, [ip, #-8]
   12378:	strd	r2, [ip, #8]
   1237c:	ble	134cc <ftello64@plt+0x1e8c>
   12380:	add	r9, r0, #32
   12384:	sub	fp, ip, #668	; 0x29c
   12388:	str	r2, [sp, #36]	; 0x24
   1238c:	mov	r8, r9
   12390:	strd	r2, [sp, #48]	; 0x30
   12394:	ldr	r3, [sl, #1132]	; 0x46c
   12398:	ldr	r2, [r8, #-8]
   1239c:	ldr	r0, [r8, #-32]	; 0xffffffe0
   123a0:	ldr	r5, [r8, #-28]	; 0xffffffe4
   123a4:	add	r1, r3, r2, lsl #3
   123a8:	ldr	r4, [r8, #-24]	; 0xffffffe8
   123ac:	str	r0, [sl, #1524]	; 0x5f4
   123b0:	ldr	r6, [r8, #-20]	; 0xffffffec
   123b4:	add	r5, r0, r5
   123b8:	ldr	r3, [r3, r2, lsl #3]
   123bc:	str	r5, [sl, #1528]	; 0x5f8
   123c0:	ldr	ip, [sl, #1488]	; 0x5d0
   123c4:	add	r6, r0, r6
   123c8:	cmp	r5, r6
   123cc:	ldr	r7, [r1, #4]
   123d0:	str	r3, [sp, #32]
   123d4:	add	r3, r0, r4
   123d8:	add	r1, r0, ip
   123dc:	str	r3, [sp, #40]	; 0x28
   123e0:	bcs	1249c <ftello64@plt+0xe5c>
   123e4:	cmp	r5, r1
   123e8:	bhi	13998 <ftello64@plt+0x2358>
   123ec:	mov	r4, #0
   123f0:	b	1243c <ftello64@plt+0xdfc>
   123f4:	mov	r3, #0
   123f8:	sub	r2, r6, r5
   123fc:	str	r4, [sp]
   12400:	mov	r1, r5
   12404:	mov	r0, fp
   12408:	bl	2c138 <ftello64@plt+0x1aaf8>
   1240c:	cmn	r0, #2
   12410:	beq	1308c <ftello64@plt+0x1a4c>
   12414:	cmn	r0, #1
   12418:	ldr	ip, [sl, #1488]	; 0x5d0
   1241c:	moveq	r0, #1
   12420:	add	r5, r5, r0
   12424:	ldr	r0, [sl, #1524]	; 0x5f4
   12428:	cmp	r6, r5
   1242c:	bls	12498 <ftello64@plt+0xe58>
   12430:	add	r1, r0, ip
   12434:	cmp	r5, r1
   12438:	bhi	13994 <ftello64@plt+0x2354>
   1243c:	ldr	r3, [sl, #832]	; 0x340
   12440:	str	r5, [sl, #1528]	; 0x5f8
   12444:	cmp	r3, #0
   12448:	bne	123f4 <ftello64@plt+0xdb4>
   1244c:	ldrb	r3, [r5]
   12450:	add	r3, sl, r3
   12454:	ldrb	r3, [r3, #1140]	; 0x474
   12458:	cmp	r3, #0
   1245c:	addeq	r5, r5, #1
   12460:	beq	12428 <ftello64@plt+0xde8>
   12464:	cmp	r6, r5
   12468:	bls	12498 <ftello64@plt+0xe58>
   1246c:	add	r3, r5, #1
   12470:	b	1248c <ftello64@plt+0xe4c>
   12474:	ldrb	r2, [r3]
   12478:	add	r3, r3, #1
   1247c:	add	r2, sl, r2
   12480:	ldrb	r2, [r2, #1140]	; 0x474
   12484:	cmp	r2, #0
   12488:	beq	12434 <ftello64@plt+0xdf4>
   1248c:	cmp	r6, r3
   12490:	mov	r5, r3
   12494:	bne	12474 <ftello64@plt+0xe34>
   12498:	ldr	r4, [r8, #-24]	; 0xffffffe8
   1249c:	ldr	r3, [sl, #1488]	; 0x5d0
   124a0:	ldr	r1, [sl, #1524]	; 0x5f4
   124a4:	add	r3, r1, r3
   124a8:	cmp	r5, r3
   124ac:	strls	r5, [sl, #1528]	; 0x5f8
   124b0:	ldr	r3, [sp, #16]
   124b4:	ldr	r2, [r3, #12]
   124b8:	ldr	r3, [sl, #1528]	; 0x5f8
   124bc:	cmp	r2, #0
   124c0:	beq	124d0 <ftello64@plt+0xe90>
   124c4:	cmp	r6, r3
   124c8:	movls	r2, #0
   124cc:	movhi	r2, #1
   124d0:	cmp	r1, r3
   124d4:	strb	r2, [sl, #1532]	; 0x5fc
   124d8:	bcs	12518 <ftello64@plt+0xed8>
   124dc:	ldr	r2, [sp, #28]
   124e0:	mov	lr, #0
   124e4:	ldr	ip, [r2]
   124e8:	b	124f8 <ftello64@plt+0xeb8>
   124ec:	cmp	r1, r3
   124f0:	mov	lr, #1
   124f4:	beq	139a0 <ftello64@plt+0x2360>
   124f8:	mov	r0, r3
   124fc:	ldrb	r2, [r3, #-1]!
   12500:	lsl	r2, r2, #1
   12504:	ldrh	r2, [ip, r2]
   12508:	tst	r2, #8192	; 0x2000
   1250c:	bne	124ec <ftello64@plt+0xeac>
   12510:	cmp	lr, #0
   12514:	strne	r0, [sl, #1528]	; 0x5f8
   12518:	ldr	r2, [sl, #1432]	; 0x598
   1251c:	rsb	r3, r4, #0
   12520:	ldr	r0, [sl, #1480]	; 0x5c8
   12524:	add	r2, r0, r2
   12528:	cmp	r3, r2
   1252c:	ble	13920 <ftello64@plt+0x22e0>
   12530:	ldr	r3, [sl, #832]	; 0x340
   12534:	sub	r4, r1, r2
   12538:	cmp	r3, #0
   1253c:	beq	13a24 <ftello64@plt+0x23e4>
   12540:	mov	r0, #0
   12544:	mov	r1, r4
   12548:	mov	r3, r0
   1254c:	str	r0, [sp]
   12550:	mov	r0, fp
   12554:	bl	2c138 <ftello64@plt+0x1aaf8>
   12558:	cmn	r0, #2
   1255c:	beq	1308c <ftello64@plt+0x1a4c>
   12560:	cmn	r0, #1
   12564:	moveq	r0, #1
   12568:	add	r4, r4, r0
   1256c:	ldr	r3, [sl, #1524]	; 0x5f4
   12570:	str	r4, [sl, #1536]	; 0x600
   12574:	cmp	r4, r3
   12578:	str	r3, [sl, #1540]	; 0x604
   1257c:	bcs	1260c <ftello64@plt+0xfcc>
   12580:	ldr	r2, [sp, #28]
   12584:	mov	r0, #0
   12588:	ldr	r1, [r2]
   1258c:	b	125ec <ftello64@plt+0xfac>
   12590:	andeq	r1, r3, r4, asr r2
   12594:	andeq	r1, r3, r8, asr #4
   12598:	strdeq	r3, [r4], -fp
   1259c:	andeq	r3, r4, r4, lsl r4
   125a0:	andeq	r3, r4, r8, lsr r5
   125a4:	andeq	r3, r4, ip, ror #14
   125a8:	andeq	r3, r4, r8, ror r7
   125ac:	muleq	r4, r8, r7
   125b0:	andeq	r3, r4, ip, lsr r5
   125b4:	strdeq	r3, [r4], -ip
   125b8:	ldrdeq	r3, [r4], -r8
   125bc:	andeq	r3, r4, r8, lsl #15
   125c0:			; <UNDEFINED> instruction: 0x000437b4
   125c4:	andeq	r3, r4, ip, ror #12
   125c8:	andeq	r3, r4, fp, ror #12
   125cc:	andeq	r3, r4, r0, ror #15
   125d0:			; <UNDEFINED> instruction: 0x000437b8
   125d4:	ldrdeq	r3, [r4], -r0
   125d8:	strdeq	r3, [r4], -r8
   125dc:	andeq	r3, r4, ip, ror #15
   125e0:	cmp	r4, r3
   125e4:	mov	r0, #1
   125e8:	beq	139a8 <ftello64@plt+0x2368>
   125ec:	mov	ip, r3
   125f0:	ldrb	r2, [r3, #-1]!
   125f4:	lsl	r2, r2, #1
   125f8:	ldrh	r2, [r1, r2]
   125fc:	tst	r2, #8192	; 0x2000
   12600:	bne	125e0 <ftello64@plt+0xfa0>
   12604:	cmp	r0, #0
   12608:	strne	ip, [sl, #1540]	; 0x604
   1260c:	ldr	r3, [sl, #1484]	; 0x5cc
   12610:	mov	r1, r4
   12614:	mov	r5, #0
   12618:	ldr	r2, [sl, #1540]	; 0x604
   1261c:	add	r0, r4, r3
   12620:	cmp	r2, r0
   12624:	bls	12678 <ftello64@plt+0x1038>
   12628:	ldr	ip, [sl, #832]	; 0x340
   1262c:	cmp	ip, #0
   12630:	beq	13860 <ftello64@plt+0x2220>
   12634:	sub	r2, r2, r1
   12638:	mov	r3, #0
   1263c:	str	r5, [sp]
   12640:	mov	r0, fp
   12644:	bl	2c138 <ftello64@plt+0x1aaf8>
   12648:	cmn	r0, #2
   1264c:	beq	1308c <ftello64@plt+0x1a4c>
   12650:	ldr	r3, [sl, #1484]	; 0x5cc
   12654:	cmn	r0, #1
   12658:	moveq	r0, #1
   1265c:	ldr	r1, [sl, #1536]	; 0x600
   12660:	ldr	r2, [sl, #1540]	; 0x604
   12664:	add	r1, r1, r0
   12668:	add	r0, r1, r3
   1266c:	cmp	r2, r0
   12670:	str	r1, [sl, #1536]	; 0x600
   12674:	bhi	12628 <ftello64@plt+0xfe8>
   12678:	ldr	r0, [sp, #16]
   1267c:	ldr	r0, [r0, #12]
   12680:	cmp	r0, #0
   12684:	strbeq	r0, [sl, #1544]	; 0x608
   12688:	beq	126f4 <ftello64@plt+0x10b4>
   1268c:	ldr	ip, [sp, #32]
   12690:	cmp	ip, r1
   12694:	bcs	13ef8 <ftello64@plt+0x28b8>
   12698:	ldr	lr, [sp, #28]
   1269c:	mov	r0, r1
   126a0:	str	r6, [sp, #44]	; 0x2c
   126a4:	mov	r6, ip
   126a8:	ldr	r5, [lr]
   126ac:	b	126b8 <ftello64@plt+0x1078>
   126b0:	cmp	r6, r0
   126b4:	beq	139f8 <ftello64@plt+0x23b8>
   126b8:	sub	lr, r0, #1
   126bc:	ldrb	ip, [lr]
   126c0:	mov	r9, r0
   126c4:	mov	r0, lr
   126c8:	lsl	ip, ip, #1
   126cc:	ldrh	ip, [r5, ip]
   126d0:	tst	ip, #8192	; 0x2000
   126d4:	bne	126b0 <ftello64@plt+0x1070>
   126d8:	ldr	r6, [sp, #44]	; 0x2c
   126dc:	mov	lr, r9
   126e0:	ldr	r0, [sp, #40]	; 0x28
   126e4:	cmp	r0, lr
   126e8:	movcs	lr, #0
   126ec:	movcc	lr, #1
   126f0:	strb	lr, [sl, #1544]	; 0x608
   126f4:	cmp	r7, r1
   126f8:	bls	12740 <ftello64@plt+0x1100>
   126fc:	ldr	r0, [sp, #28]
   12700:	mov	r5, #0
   12704:	ldr	lr, [r0]
   12708:	mov	r0, r1
   1270c:	b	12720 <ftello64@plt+0x10e0>
   12710:	cmp	r7, r0
   12714:	mov	r1, r0
   12718:	mov	r5, #1
   1271c:	beq	139b0 <ftello64@plt+0x2370>
   12720:	mov	r1, r0
   12724:	ldrb	ip, [r0], #1
   12728:	lsl	ip, ip, #1
   1272c:	ldrh	ip, [lr, ip]
   12730:	tst	ip, #8192	; 0x2000
   12734:	bne	12710 <ftello64@plt+0x10d0>
   12738:	cmp	r5, #0
   1273c:	strne	r1, [sl, #1536]	; 0x600
   12740:	ldr	r0, [sp, #16]
   12744:	sub	r1, r2, r1
   12748:	sub	r1, r3, r1
   1274c:	ldr	r9, [r0, #4]
   12750:	sub	r9, r1, r9
   12754:	cmp	r9, #0
   12758:	ble	139b8 <ftello64@plt+0x2378>
   1275c:	ldr	r5, [sl, #1528]	; 0x5f8
   12760:	cmp	r7, r5
   12764:	str	r5, [sl, #1496]	; 0x5d8
   12768:	bls	127b4 <ftello64@plt+0x1174>
   1276c:	ldr	r2, [sp, #28]
   12770:	mov	r3, r5
   12774:	mov	r1, #0
   12778:	ldr	r0, [r2]
   1277c:	b	12790 <ftello64@plt+0x1150>
   12780:	cmp	r7, r3
   12784:	mov	r5, r3
   12788:	mov	r1, #1
   1278c:	beq	127b0 <ftello64@plt+0x1170>
   12790:	mov	r5, r3
   12794:	ldrb	r2, [r3], #1
   12798:	lsl	r2, r2, #1
   1279c:	ldrh	r2, [r0, r2]
   127a0:	tst	r2, #8192	; 0x2000
   127a4:	bne	12780 <ftello64@plt+0x1140>
   127a8:	cmp	r1, #0
   127ac:	beq	127b4 <ftello64@plt+0x1174>
   127b0:	str	r5, [sl, #1496]	; 0x5d8
   127b4:	ldr	ip, [sl, #1496]	; 0x5d8
   127b8:	cmp	r6, r5
   127bc:	str	r5, [sl, #1500]	; 0x5dc
   127c0:	add	r1, ip, r9
   127c4:	bls	12878 <ftello64@plt+0x1238>
   127c8:	cmp	r5, r1
   127cc:	bcs	13a00 <ftello64@plt+0x23c0>
   127d0:	mov	r7, #0
   127d4:	b	1281c <ftello64@plt+0x11dc>
   127d8:	mov	r3, #0
   127dc:	sub	r2, r6, r5
   127e0:	str	r7, [sp]
   127e4:	mov	r1, r5
   127e8:	mov	r0, fp
   127ec:	bl	2c138 <ftello64@plt+0x1aaf8>
   127f0:	cmn	r0, #2
   127f4:	beq	1308c <ftello64@plt+0x1a4c>
   127f8:	ldr	ip, [sl, #1496]	; 0x5d8
   127fc:	cmn	r0, #1
   12800:	moveq	r0, #1
   12804:	add	r5, r5, r0
   12808:	cmp	r6, r5
   1280c:	bls	12878 <ftello64@plt+0x1238>
   12810:	add	r1, ip, r9
   12814:	cmp	r5, r1
   12818:	bcs	13a00 <ftello64@plt+0x23c0>
   1281c:	ldr	r3, [sl, #832]	; 0x340
   12820:	str	r5, [sl, #1500]	; 0x5dc
   12824:	cmp	r3, #0
   12828:	bne	127d8 <ftello64@plt+0x1198>
   1282c:	ldrb	r3, [r5]
   12830:	add	r3, sl, r3
   12834:	ldrb	r3, [r3, #1140]	; 0x474
   12838:	cmp	r3, #0
   1283c:	addeq	r5, r5, #1
   12840:	beq	12808 <ftello64@plt+0x11c8>
   12844:	cmp	r6, r5
   12848:	bls	12878 <ftello64@plt+0x1238>
   1284c:	add	r3, r5, #1
   12850:	b	1286c <ftello64@plt+0x122c>
   12854:	ldrb	r2, [r3]
   12858:	add	r3, r3, #1
   1285c:	add	r2, sl, r2
   12860:	ldrb	r2, [r2, #1140]	; 0x474
   12864:	cmp	r2, #0
   12868:	beq	12814 <ftello64@plt+0x11d4>
   1286c:	cmp	r6, r3
   12870:	mov	r5, r3
   12874:	bne	12854 <ftello64@plt+0x1214>
   12878:	ldr	r2, [sl, #1496]	; 0x5d8
   1287c:	add	r9, r2, r9
   12880:	cmp	r5, r9
   12884:	strcc	r5, [sl, #1500]	; 0x5dc
   12888:	ldr	r3, [sl, #1500]	; 0x5dc
   1288c:	cmp	r3, r2
   12890:	movls	r3, #0
   12894:	strbls	r3, [sl, #1504]	; 0x5e0
   12898:	bls	12904 <ftello64@plt+0x12c4>
   1289c:	ldr	r2, [sp, #16]
   128a0:	mov	r1, #0
   128a4:	cmp	r6, r3
   128a8:	mov	r0, r1
   128ac:	strb	r1, [sl, #1532]	; 0x5fc
   128b0:	ldr	lr, [sl, #1496]	; 0x5d8
   128b4:	ldr	ip, [r2, #12]
   128b8:	movls	r2, #0
   128bc:	movhi	r2, #1
   128c0:	cmp	ip, r1
   128c4:	moveq	r2, r1
   128c8:	ldr	r1, [sp, #28]
   128cc:	strb	r2, [sl, #1504]	; 0x5e0
   128d0:	ldr	r1, [r1]
   128d4:	b	128e4 <ftello64@plt+0x12a4>
   128d8:	cmp	lr, r3
   128dc:	mov	r0, #1
   128e0:	bcs	13a08 <ftello64@plt+0x23c8>
   128e4:	mov	ip, r3
   128e8:	ldrb	r2, [r3, #-1]!
   128ec:	lsl	r2, r2, #1
   128f0:	ldrh	r2, [r1, r2]
   128f4:	tst	r2, #8192	; 0x2000
   128f8:	bne	128d8 <ftello64@plt+0x1298>
   128fc:	cmp	r0, #0
   12900:	strne	ip, [sl, #1500]	; 0x5dc
   12904:	ldr	r2, [sp, #16]
   12908:	ldr	r5, [sl, #1488]	; 0x5d0
   1290c:	ldr	r1, [sl, #1524]	; 0x5f4
   12910:	ldr	r3, [sl, #1528]	; 0x5f8
   12914:	ldr	r2, [r2, #4]
   12918:	sub	r3, r3, r1
   1291c:	sub	r5, r5, r3
   12920:	sub	r5, r5, r2
   12924:	cmp	r5, #0
   12928:	ble	139d8 <ftello64@plt+0x2398>
   1292c:	ldr	lr, [sp, #32]
   12930:	ldr	r3, [sl, #1536]	; 0x600
   12934:	cmp	lr, r3
   12938:	str	r3, [sl, #1516]	; 0x5ec
   1293c:	bcs	1297c <ftello64@plt+0x133c>
   12940:	ldr	r2, [sp, #28]
   12944:	mov	r0, #0
   12948:	ldr	r1, [r2]
   1294c:	b	1295c <ftello64@plt+0x131c>
   12950:	cmp	lr, r3
   12954:	mov	r0, #1
   12958:	beq	13a10 <ftello64@plt+0x23d0>
   1295c:	mov	ip, r3
   12960:	ldrb	r2, [r3, #-1]!
   12964:	lsl	r2, r2, #1
   12968:	ldrh	r2, [r1, r2]
   1296c:	tst	r2, #8192	; 0x2000
   12970:	bne	12950 <ftello64@plt+0x1310>
   12974:	cmp	r0, #0
   12978:	strne	ip, [sl, #1516]	; 0x5ec
   1297c:	ldr	r2, [sl, #1516]	; 0x5ec
   12980:	add	r3, r4, r5
   12984:	mov	r7, #0
   12988:	str	r4, [sl, #1512]	; 0x5e8
   1298c:	cmp	r2, r3
   12990:	bls	129e4 <ftello64@plt+0x13a4>
   12994:	ldr	r1, [sl, #832]	; 0x340
   12998:	cmp	r1, #0
   1299c:	beq	13884 <ftello64@plt+0x2244>
   129a0:	sub	r2, r2, r4
   129a4:	mov	r1, r4
   129a8:	str	r7, [sp]
   129ac:	mov	r3, #0
   129b0:	mov	r0, fp
   129b4:	bl	2c138 <ftello64@plt+0x1aaf8>
   129b8:	cmn	r0, #2
   129bc:	beq	1308c <ftello64@plt+0x1a4c>
   129c0:	ldr	r4, [sl, #1512]	; 0x5e8
   129c4:	cmn	r0, #1
   129c8:	moveq	r0, #1
   129cc:	ldr	r2, [sl, #1516]	; 0x5ec
   129d0:	add	r4, r4, r0
   129d4:	add	r3, r4, r5
   129d8:	cmp	r2, r3
   129dc:	str	r4, [sl, #1512]	; 0x5e8
   129e0:	bhi	12994 <ftello64@plt+0x1354>
   129e4:	cmp	r2, r4
   129e8:	movls	r3, #0
   129ec:	strbls	r3, [sl, #1520]	; 0x5f0
   129f0:	bls	12a5c <ftello64@plt+0x141c>
   129f4:	ldr	r3, [sp, #16]
   129f8:	mov	r0, #0
   129fc:	ldr	ip, [sp, #28]
   12a00:	strb	r0, [sl, #1544]	; 0x608
   12a04:	ldr	r1, [r3, #12]
   12a08:	ldr	r3, [sp, #40]	; 0x28
   12a0c:	ldr	ip, [ip]
   12a10:	cmp	r3, r4
   12a14:	movcs	r3, #0
   12a18:	movcc	r3, #1
   12a1c:	cmp	r1, r0
   12a20:	moveq	r3, r0
   12a24:	strb	r3, [sl, #1520]	; 0x5f0
   12a28:	b	12a38 <ftello64@plt+0x13f8>
   12a2c:	cmp	r2, r4
   12a30:	mov	r0, #1
   12a34:	beq	13a1c <ftello64@plt+0x23dc>
   12a38:	mov	r1, r4
   12a3c:	add	r4, r4, #1
   12a40:	ldrb	r3, [r1]
   12a44:	lsl	r3, r3, #1
   12a48:	ldrh	r3, [ip, r3]
   12a4c:	tst	r3, #8192	; 0x2000
   12a50:	bne	12a2c <ftello64@plt+0x13ec>
   12a54:	cmp	r0, #0
   12a58:	strne	r1, [sl, #1512]	; 0x5e8
   12a5c:	ldrb	r0, [sl, #529]	; 0x211
   12a60:	cmp	r0, #0
   12a64:	beq	13928 <ftello64@plt+0x22e8>
   12a68:	ldr	r1, [sl, #1124]	; 0x464
   12a6c:	movw	r3, #5568	; 0x15c0
   12a70:	movt	r3, #3
   12a74:	ldr	r2, [r8, #-8]
   12a78:	ldr	r6, [r8, #-16]
   12a7c:	ldr	r4, [r8, #-12]
   12a80:	ldr	r1, [r1, r2, lsl #2]
   12a84:	cmp	r1, #0
   12a88:	moveq	r1, r3
   12a8c:	adds	r6, r6, #1
   12a90:	adc	r4, r4, #0
   12a94:	cmp	r2, #0
   12a98:	ble	12ab4 <ftello64@plt+0x1474>
   12a9c:	ldr	r3, [sl, #1128]	; 0x468
   12aa0:	add	r2, r3, r2, lsl #3
   12aa4:	ldr	r3, [r2, #-8]
   12aa8:	ldr	r2, [r2, #-4]
   12aac:	subs	r6, r6, r3
   12ab0:	sbc	r4, r4, r2
   12ab4:	ldr	r0, [sl, #1472]	; 0x5c0
   12ab8:	bl	11364 <stpcpy@plt>
   12abc:	movw	r3, #7300	; 0x1c84
   12ac0:	movt	r3, #3
   12ac4:	str	r6, [sp]
   12ac8:	mvn	r2, #0
   12acc:	mov	r1, #1
   12ad0:	str	r4, [sp, #4]
   12ad4:	mov	r5, r0
   12ad8:	bl	114fc <__sprintf_chk@plt>
   12adc:	add	r0, r5, r0
   12ae0:	str	r0, [sl, #1476]	; 0x5c4
   12ae4:	ldr	r3, [sl, #532]	; 0x214
   12ae8:	cmp	r3, #3
   12aec:	ldrls	pc, [pc, r3, lsl #2]
   12af0:	b	134b0 <ftello64@plt+0x1e70>
   12af4:			; <UNDEFINED> instruction: 0x000136b0
   12af8:			; <UNDEFINED> instruction: 0x000136b0
   12afc:	andeq	r3, r1, ip, ror #9
   12b00:	andeq	r3, r1, r8, asr #5
   12b04:	mov	r3, #1
   12b08:	movw	sl, #12792	; 0x31f8
   12b0c:	movt	sl, #4
   12b10:	mov	r0, #4
   12b14:	str	r3, [sl, #1136]	; 0x470
   12b18:	bl	2d388 <ftello64@plt+0x1bd48>
   12b1c:	str	r0, [sl, #1124]	; 0x464
   12b20:	mov	r0, #8
   12b24:	bl	2d388 <ftello64@plt+0x1bd48>
   12b28:	str	r0, [sl, #1128]	; 0x468
   12b2c:	mov	r0, #8
   12b30:	bl	2d388 <ftello64@plt+0x1bd48>
   12b34:	ldr	r4, [r7]
   12b38:	str	r0, [sl, #1132]	; 0x46c
   12b3c:	ldr	r5, [r6, r4, lsl #2]
   12b40:	lsl	r9, r4, #2
   12b44:	ldrb	r3, [r5]
   12b48:	cmp	r3, #0
   12b4c:	beq	12b70 <ftello64@plt+0x1530>
   12b50:	movw	r1, #5076	; 0x13d4
   12b54:	movt	r1, #3
   12b58:	mov	r0, r5
   12b5c:	bl	112b0 <strcmp@plt>
   12b60:	cmp	r0, #0
   12b64:	ldrne	r3, [sl, #1124]	; 0x464
   12b68:	strne	r5, [r3]
   12b6c:	bne	12b7c <ftello64@plt+0x153c>
   12b70:	ldr	r3, [sl, #1124]	; 0x464
   12b74:	mov	r2, #0
   12b78:	str	r2, [r3]
   12b7c:	add	r4, r4, #1
   12b80:	cmp	r4, r8
   12b84:	str	r4, [r7]
   12b88:	bge	11cc0 <ftello64@plt+0x680>
   12b8c:	add	r3, r6, r9
   12b90:	movw	r2, #12780	; 0x31ec
   12b94:	movt	r2, #4
   12b98:	movw	r1, #7176	; 0x1c08
   12b9c:	movt	r1, #3
   12ba0:	ldr	r2, [r2]
   12ba4:	ldr	r0, [r3, #4]
   12ba8:	bl	155c8 <ftello64@plt+0x3f88>
   12bac:	subs	r4, r0, #0
   12bb0:	beq	1400c <ftello64@plt+0x29cc>
   12bb4:	ldr	r3, [r7]
   12bb8:	add	r3, r3, #1
   12bbc:	cmp	r3, r8
   12bc0:	str	r3, [r7]
   12bc4:	bge	11cc0 <ftello64@plt+0x680>
   12bc8:	mov	r2, #5
   12bcc:	movw	r1, #7180	; 0x1c0c
   12bd0:	movt	r1, #3
   12bd4:	mov	r0, #0
   12bd8:	bl	1137c <dcgettext@plt>
   12bdc:	ldr	r3, [r7]
   12be0:	mov	r4, r0
   12be4:	ldr	r0, [r6, r3, lsl #2]
   12be8:	bl	19d94 <ftello64@plt+0x8754>
   12bec:	mov	r1, #0
   12bf0:	mov	r3, r0
   12bf4:	mov	r2, r4
   12bf8:	mov	r0, r1
   12bfc:	bl	11424 <error@plt>
   12c00:	mov	r0, #1
   12c04:	bl	14b38 <ftello64@plt+0x34f8>
   12c08:	cmp	r2, #0
   12c0c:	ble	12144 <ftello64@plt+0xb04>
   12c10:	ldr	ip, [r4, r1, lsl #3]
   12c14:	ldrb	r3, [r8]
   12c18:	ldrb	sl, [ip]
   12c1c:	add	r3, r5, r3
   12c20:	ldrb	r3, [r3, #4]
   12c24:	add	sl, r5, sl
   12c28:	ldrb	sl, [sl, #4]
   12c2c:	subs	r3, r3, sl
   12c30:	bne	12ce0 <ftello64@plt+0x16a0>
   12c34:	add	r2, r9, r2
   12c38:	mov	sl, r8
   12c3c:	b	12c60 <ftello64@plt+0x1620>
   12c40:	ldrb	r3, [sl, #1]!
   12c44:	ldrb	fp, [ip, #1]!
   12c48:	add	r3, r5, r3
   12c4c:	ldrb	r3, [r3, #4]
   12c50:	add	fp, r5, fp
   12c54:	ldrb	fp, [fp, #4]
   12c58:	subs	r3, r3, fp
   12c5c:	bne	12ce0 <ftello64@plt+0x16a0>
   12c60:	cmp	r2, sl
   12c64:	bne	12c40 <ftello64@plt+0x1600>
   12c68:	b	12144 <ftello64@plt+0xb04>
   12c6c:	cmp	r2, #0
   12c70:	ble	12090 <ftello64@plt+0xa50>
   12c74:	ldr	ip, [r4, r1, lsl #3]
   12c78:	ldrb	r3, [r8]
   12c7c:	ldrb	sl, [ip]
   12c80:	add	r3, r5, r3
   12c84:	ldrb	r3, [r3, #4]
   12c88:	add	sl, r5, sl
   12c8c:	ldrb	sl, [sl, #4]
   12c90:	subs	r3, r3, sl
   12c94:	bne	12cd0 <ftello64@plt+0x1690>
   12c98:	add	r2, r9, r2
   12c9c:	mov	sl, r8
   12ca0:	b	12cc4 <ftello64@plt+0x1684>
   12ca4:	ldrb	r3, [sl, #1]!
   12ca8:	ldrb	fp, [ip, #1]!
   12cac:	add	r3, r5, r3
   12cb0:	ldrb	r3, [r3, #4]
   12cb4:	add	fp, r5, fp
   12cb8:	ldrb	fp, [fp, #4]
   12cbc:	subs	r3, r3, fp
   12cc0:	bne	12cd0 <ftello64@plt+0x1690>
   12cc4:	cmp	r2, sl
   12cc8:	bne	12ca4 <ftello64@plt+0x1664>
   12ccc:	b	12090 <ftello64@plt+0xa50>
   12cd0:	cmp	r3, #0
   12cd4:	bge	120a0 <ftello64@plt+0xa60>
   12cd8:	sub	r0, r1, #1
   12cdc:	b	120a4 <ftello64@plt+0xa64>
   12ce0:	cmp	r3, #0
   12ce4:	bge	12154 <ftello64@plt+0xb14>
   12ce8:	sub	r0, r1, #1
   12cec:	b	12158 <ftello64@plt+0xb18>
   12cf0:	cmp	r8, r7
   12cf4:	bls	12d94 <ftello64@plt+0x1754>
   12cf8:	ldr	r3, [pc, #-1860]	; 125bc <ftello64@plt+0xf7c>
   12cfc:	mov	r2, #0
   12d00:	ldr	r1, [sp, #56]	; 0x38
   12d04:	ldm	r3, {r4, r6}
   12d08:	b	12d14 <ftello64@plt+0x16d4>
   12d0c:	cmp	r8, r7
   12d10:	bls	12d84 <ftello64@plt+0x1744>
   12d14:	ldrb	r3, [r7], #1
   12d18:	cmp	r3, #10
   12d1c:	bne	12d0c <ftello64@plt+0x16cc>
   12d20:	ldr	r3, [sp, #52]	; 0x34
   12d24:	adds	r4, r4, #1
   12d28:	adc	r6, r6, #0
   12d2c:	ldr	r9, [r3, #4]
   12d30:	cmp	r9, r7
   12d34:	bls	13058 <ftello64@plt+0x1a18>
   12d38:	bl	114a8 <__ctype_b_loc@plt>
   12d3c:	mov	r2, r7
   12d40:	ldr	r0, [r0]
   12d44:	b	12d54 <ftello64@plt+0x1714>
   12d48:	cmp	r9, r2
   12d4c:	mov	r3, r2
   12d50:	beq	12d6c <ftello64@plt+0x172c>
   12d54:	mov	r3, r2
   12d58:	ldrb	r1, [r2], #1
   12d5c:	lsl	r1, r1, #1
   12d60:	ldrh	r1, [r0, r1]
   12d64:	tst	r1, #8192	; 0x2000
   12d68:	beq	12d48 <ftello64@plt+0x1708>
   12d6c:	sub	r1, r3, r7
   12d70:	str	r7, [sp, #40]	; 0x28
   12d74:	mov	r7, r3
   12d78:	cmp	r8, r7
   12d7c:	ldr	r2, [sp, #44]	; 0x2c
   12d80:	bhi	12d14 <ftello64@plt+0x16d4>
   12d84:	cmp	r2, #0
   12d88:	str	r1, [sp, #56]	; 0x38
   12d8c:	ldrne	r3, [pc, #-2008]	; 125bc <ftello64@plt+0xf7c>
   12d90:	stmne	r3, {r4, r6}
   12d94:	cmp	r8, r7
   12d98:	bcs	11ff8 <ftello64@plt+0x9b8>
   12d9c:	b	12160 <ftello64@plt+0xb20>
   12da0:	ldr	r3, [r5, #832]	; 0x340
   12da4:	add	r2, r8, #1
   12da8:	str	r2, [sp, #28]
   12dac:	b	12164 <ftello64@plt+0xb24>
   12db0:	ldr	fp, [r5, #1420]	; 0x58c
   12db4:	ldr	r0, [r5, #1464]	; 0x5b8
   12db8:	ldr	r3, [r5, #1468]	; 0x5bc
   12dbc:	cmp	fp, r3
   12dc0:	beq	12f4c <ftello64@plt+0x190c>
   12dc4:	ldrb	r3, [r5, #529]	; 0x211
   12dc8:	add	r4, r0, fp, lsl #5
   12dcc:	cmp	r3, #0
   12dd0:	bne	12e58 <ftello64@plt+0x1818>
   12dd4:	ldr	r3, [sp, #44]	; 0x2c
   12dd8:	cmp	r3, #0
   12ddc:	beq	12e1c <ftello64@plt+0x17dc>
   12de0:	ldr	r3, [sp, #40]	; 0x28
   12de4:	ldr	r1, [r5, #1436]	; 0x59c
   12de8:	sub	r2, r3, r8
   12dec:	asr	r3, r2, #31
   12df0:	strd	r2, [r4, #16]
   12df4:	ldr	r3, [sp, #56]	; 0x38
   12df8:	cmp	r1, r3
   12dfc:	strlt	r3, [r5, #1436]	; 0x59c
   12e00:	add	r1, sp, #36	; 0x24
   12e04:	ldm	r1, {r1, r2, r3}
   12e08:	cmp	r2, r1
   12e0c:	movne	r3, #0
   12e10:	andeq	r3, r3, #1
   12e14:	cmp	r3, #0
   12e18:	bne	12f6c <ftello64@plt+0x192c>
   12e1c:	ldr	r1, [sp, #16]
   12e20:	add	r3, fp, #1
   12e24:	str	r8, [r4]
   12e28:	ldr	r2, [sp, #36]	; 0x24
   12e2c:	str	r3, [r5, #1420]	; 0x58c
   12e30:	ldr	r3, [r5, #832]	; 0x340
   12e34:	sub	r2, r2, r8
   12e38:	sub	r8, r1, r8
   12e3c:	ldr	r1, [sp, #32]
   12e40:	str	r2, [r4, #8]
   12e44:	ldr	r2, [sp, #72]	; 0x48
   12e48:	str	r1, [r4, #4]
   12e4c:	str	r8, [r4, #12]
   12e50:	str	r2, [r4, #24]
   12e54:	b	12164 <ftello64@plt+0xb24>
   12e58:	ldr	r1, [pc, #-2212]	; 125bc <ftello64@plt+0xf7c>
   12e5c:	cmp	r8, r7
   12e60:	ldr	r2, [r1]
   12e64:	ldr	r1, [r1, #4]
   12e68:	str	r1, [sp, #60]	; 0x3c
   12e6c:	bls	12f40 <ftello64@plt+0x1900>
   12e70:	mov	sl, r1
   12e74:	mov	r9, r2
   12e78:	ldr	r0, [sp, #40]	; 0x28
   12e7c:	mov	r1, #0
   12e80:	str	r5, [sp, #40]	; 0x28
   12e84:	mov	r5, r3
   12e88:	mov	r3, r4
   12e8c:	b	12e9c <ftello64@plt+0x185c>
   12e90:	cmp	r7, r8
   12e94:	bcs	12f1c <ftello64@plt+0x18dc>
   12e98:	mov	r0, r6
   12e9c:	mov	r6, r7
   12ea0:	ldrb	ip, [r6], #1
   12ea4:	cmp	ip, #10
   12ea8:	movne	r7, r6
   12eac:	movne	r6, r0
   12eb0:	bne	12e90 <ftello64@plt+0x1850>
   12eb4:	ldr	r1, [sp, #52]	; 0x34
   12eb8:	adds	r9, r9, #1
   12ebc:	adc	sl, sl, #0
   12ec0:	ldr	r4, [r1, #4]
   12ec4:	cmp	r4, r6
   12ec8:	bls	1306c <ftello64@plt+0x1a2c>
   12ecc:	str	r3, [sp, #64]	; 0x40
   12ed0:	str	r2, [sp, #68]	; 0x44
   12ed4:	bl	114a8 <__ctype_b_loc@plt>
   12ed8:	mov	r1, r6
   12edc:	ldr	ip, [r0]
   12ee0:	ldr	r3, [sp, #64]	; 0x40
   12ee4:	ldr	r2, [sp, #68]	; 0x44
   12ee8:	b	12ef8 <ftello64@plt+0x18b8>
   12eec:	cmp	r4, r1
   12ef0:	mov	r7, r1
   12ef4:	beq	12f10 <ftello64@plt+0x18d0>
   12ef8:	mov	r7, r1
   12efc:	ldrb	r0, [r1], #1
   12f00:	lsl	r0, r0, #1
   12f04:	ldrh	r0, [ip, r0]
   12f08:	tst	r0, #8192	; 0x2000
   12f0c:	beq	12eec <ftello64@plt+0x18ac>
   12f10:	cmp	r7, r8
   12f14:	mov	r1, r5
   12f18:	bcc	12e98 <ftello64@plt+0x1858>
   12f1c:	cmp	r1, #0
   12f20:	mov	r4, r3
   12f24:	ldr	r5, [sp, #40]	; 0x28
   12f28:	beq	12f3c <ftello64@plt+0x18fc>
   12f2c:	ldr	r3, [pc, #-2424]	; 125bc <ftello64@plt+0xf7c>
   12f30:	mov	r2, r9
   12f34:	str	sl, [sp, #60]	; 0x3c
   12f38:	stm	r3, {r9, sl}
   12f3c:	str	r6, [sp, #40]	; 0x28
   12f40:	ldr	r3, [sp, #60]	; 0x3c
   12f44:	strd	r2, [r4, #16]
   12f48:	b	12e00 <ftello64@plt+0x17c0>
   12f4c:	mov	r2, #32
   12f50:	ldr	r1, [pc, #-2456]	; 125c0 <ftello64@plt+0xf80>
   12f54:	bl	2d5dc <ftello64@plt+0x1bf9c>
   12f58:	ldrb	r3, [r5, #528]	; 0x210
   12f5c:	str	r0, [r5, #1464]	; 0x5b8
   12f60:	ldr	fp, [r5, #1420]	; 0x58c
   12f64:	str	r3, [sp, #44]	; 0x2c
   12f68:	b	12dc4 <ftello64@plt+0x1784>
   12f6c:	ldr	r2, [sp, #16]
   12f70:	mov	r6, r1
   12f74:	cmp	r1, r2
   12f78:	bcs	12e1c <ftello64@plt+0x17dc>
   12f7c:	bl	114a8 <__ctype_b_loc@plt>
   12f80:	mov	r3, r6
   12f84:	ldr	r2, [r0]
   12f88:	b	12f9c <ftello64@plt+0x195c>
   12f8c:	ldr	r1, [sp, #16]
   12f90:	mov	r0, r3
   12f94:	cmp	r1, r3
   12f98:	beq	12ff4 <ftello64@plt+0x19b4>
   12f9c:	mov	r0, r3
   12fa0:	add	r3, r3, #1
   12fa4:	ldrb	r1, [r0]
   12fa8:	lsl	r1, r1, #1
   12fac:	ldrh	r1, [r2, r1]
   12fb0:	tst	r1, #8192	; 0x2000
   12fb4:	beq	12f8c <ftello64@plt+0x194c>
   12fb8:	ldr	r3, [sp, #16]
   12fbc:	str	r0, [sp, #36]	; 0x24
   12fc0:	cmp	r0, r3
   12fc4:	bcs	12e1c <ftello64@plt+0x17dc>
   12fc8:	add	r3, r0, #1
   12fcc:	ldr	r1, [sp, #16]
   12fd0:	mov	r0, r3
   12fd4:	cmp	r1, r3
   12fd8:	beq	12ff4 <ftello64@plt+0x19b4>
   12fdc:	ldrb	r1, [r3]
   12fe0:	add	r3, r3, #1
   12fe4:	lsl	r1, r1, #1
   12fe8:	ldrh	r1, [r2, r1]
   12fec:	tst	r1, #8192	; 0x2000
   12ff0:	bne	12fcc <ftello64@plt+0x198c>
   12ff4:	str	r0, [sp, #36]	; 0x24
   12ff8:	b	12e1c <ftello64@plt+0x17dc>
   12ffc:	ldr	r2, [sp, #16]
   13000:	cmp	r8, r2
   13004:	bcs	12da4 <ftello64@plt+0x1764>
   13008:	ldrb	r2, [r8]
   1300c:	add	r2, r5, r2
   13010:	ldrb	r2, [r2, #1140]	; 0x474
   13014:	cmp	r2, #0
   13018:	beq	12da4 <ftello64@plt+0x1764>
   1301c:	add	r3, r8, #1
   13020:	b	1303c <ftello64@plt+0x19fc>
   13024:	ldrb	r2, [r3]
   13028:	add	r3, r3, #1
   1302c:	add	r2, r5, r2
   13030:	ldrb	r2, [r2, #1140]	; 0x474
   13034:	cmp	r2, #0
   13038:	beq	11fc8 <ftello64@plt+0x988>
   1303c:	ldr	r2, [sp, #16]
   13040:	str	r3, [sp, #28]
   13044:	cmp	r2, r3
   13048:	bne	13024 <ftello64@plt+0x19e4>
   1304c:	b	11fc8 <ftello64@plt+0x988>
   13050:	str	r3, [sp, #16]
   13054:	b	11f64 <ftello64@plt+0x924>
   13058:	mov	r3, r7
   1305c:	mov	r1, #0
   13060:	b	12d70 <ftello64@plt+0x1730>
   13064:	bne	12da4 <ftello64@plt+0x1764>
   13068:	b	121c0 <ftello64@plt+0xb80>
   1306c:	mov	r1, r5
   13070:	mov	r7, r6
   13074:	b	12e90 <ftello64@plt+0x1850>
   13078:	ldr	r3, [sp, #52]	; 0x34
   1307c:	mov	r7, r9
   13080:	str	r2, [sp, #56]	; 0x38
   13084:	ldr	r4, [r3, #4]
   13088:	b	11eac <ftello64@plt+0x86c>
   1308c:	bl	1425c <ftello64@plt+0x2c1c>
   13090:	ldr	r4, [sl, #516]	; 0x204
   13094:	cmp	r4, #0
   13098:	beq	13284 <ftello64@plt+0x1c44>
   1309c:	mov	r0, r4
   130a0:	add	r2, sp, #100	; 0x64
   130a4:	add	r1, sp, #96	; 0x60
   130a8:	bl	14824 <ftello64@plt+0x31e4>
   130ac:	mov	r2, #256	; 0x100
   130b0:	mov	r1, #1
   130b4:	ldr	r0, [pc, #-2808]	; 125c4 <ftello64@plt+0xf84>
   130b8:	bl	11520 <memset@plt>
   130bc:	ldrd	r0, [sp, #96]	; 0x60
   130c0:	cmp	r0, r1
   130c4:	movcc	r2, r0
   130c8:	movcc	ip, #0
   130cc:	bcs	130e4 <ftello64@plt+0x1aa4>
   130d0:	ldrb	r3, [r2], #1
   130d4:	add	r3, sl, r3
   130d8:	cmp	r2, r1
   130dc:	strb	ip, [r3, #1140]	; 0x474
   130e0:	bne	130d0 <ftello64@plt+0x1a90>
   130e4:	movw	r3, #12652	; 0x316c
   130e8:	movt	r3, #4
   130ec:	ldrb	r3, [r3]
   130f0:	cmp	r3, #0
   130f4:	bne	13104 <ftello64@plt+0x1ac4>
   130f8:	strb	r3, [sl, #1149]	; 0x47d
   130fc:	strb	r3, [sl, #1150]	; 0x47e
   13100:	strb	r3, [sl, #1172]	; 0x494
   13104:	bl	15568 <ftello64@plt+0x3f28>
   13108:	b	11d60 <ftello64@plt+0x720>
   1310c:	movw	r3, #12652	; 0x316c
   13110:	movt	r3, #4
   13114:	ldrb	r3, [r3]
   13118:	cmp	r3, #0
   1311c:	beq	1313c <ftello64@plt+0x1afc>
   13120:	ldrb	r3, [sl, #528]	; 0x210
   13124:	cmp	r3, #0
   13128:	bne	1313c <ftello64@plt+0x1afc>
   1312c:	movw	r3, #7200	; 0x1c20
   13130:	movt	r3, #3
   13134:	str	r3, [sl, #540]	; 0x21c
   13138:	b	11d38 <ftello64@plt+0x6f8>
   1313c:	movw	r3, #5292	; 0x14ac
   13140:	movt	r3, #3
   13144:	str	r3, [sl, #540]	; 0x21c
   13148:	b	11d38 <ftello64@plt+0x6f8>
   1314c:	mov	r0, #4
   13150:	movw	sl, #12792	; 0x31f8
   13154:	movt	sl, #4
   13158:	bl	2d388 <ftello64@plt+0x1bd48>
   1315c:	str	r0, [sl, #1124]	; 0x464
   13160:	mov	r0, #8
   13164:	bl	2d388 <ftello64@plt+0x1bd48>
   13168:	str	r0, [sl, #1128]	; 0x468
   1316c:	mov	r0, #8
   13170:	bl	2d388 <ftello64@plt+0x1bd48>
   13174:	ldr	r3, [sl, #1124]	; 0x464
   13178:	mov	r2, #1
   1317c:	str	r0, [sl, #1132]	; 0x46c
   13180:	str	r2, [sl, #1136]	; 0x470
   13184:	str	r5, [r3]
   13188:	b	11cc0 <ftello64@plt+0x680>
   1318c:	mov	r3, #0
   13190:	movw	r5, #7292	; 0x1c7c
   13194:	movt	r5, #3
   13198:	mov	r4, r3
   1319c:	str	r3, [sl, #1436]	; 0x59c
   131a0:	b	13224 <ftello64@plt+0x1be4>
   131a4:	ldr	r2, [sl, #1128]	; 0x468
   131a8:	lsl	ip, r4, #3
   131ac:	add	r1, r2, ip
   131b0:	ldr	r3, [r2, ip]
   131b4:	ldr	r0, [r1, #4]
   131b8:	adds	r1, r3, #1
   131bc:	adc	r0, r0, #0
   131c0:	cmp	r4, #0
   131c4:	beq	131dc <ftello64@plt+0x1b9c>
   131c8:	add	r2, r2, ip
   131cc:	ldr	r3, [r2, #-8]
   131d0:	ldr	r2, [r2, #-4]
   131d4:	subs	r1, r1, r3
   131d8:	sbc	r0, r0, r2
   131dc:	mov	r3, r5
   131e0:	mov	r2, #21
   131e4:	str	r1, [sp]
   131e8:	mov	r1, #1
   131ec:	str	r0, [sp, #4]
   131f0:	add	r0, sp, #96	; 0x60
   131f4:	bl	114fc <__sprintf_chk@plt>
   131f8:	ldr	r3, [sl, #1124]	; 0x464
   131fc:	mov	r6, r0
   13200:	ldr	r0, [r3, r4, lsl #2]
   13204:	cmp	r0, #0
   13208:	beq	13214 <ftello64@plt+0x1bd4>
   1320c:	bl	114cc <strlen@plt>
   13210:	add	r6, r6, r0
   13214:	ldr	r3, [sl, #1436]	; 0x59c
   13218:	add	r4, r4, #1
   1321c:	cmp	r3, r6
   13220:	strlt	r6, [sl, #1436]	; 0x59c
   13224:	ldr	r3, [sl, #1136]	; 0x470
   13228:	cmp	r4, r3
   1322c:	bcc	131a4 <ftello64@plt+0x1b64>
   13230:	ldr	r0, [sl, #1436]	; 0x59c
   13234:	add	r3, r0, #1
   13238:	add	r0, r0, #2
   1323c:	str	r3, [sl, #1436]	; 0x59c
   13240:	bl	2d388 <ftello64@plt+0x1bd48>
   13244:	ldrb	r3, [sl, #529]	; 0x211
   13248:	str	r0, [sl, #1472]	; 0x5c0
   1324c:	cmp	r3, #0
   13250:	beq	12240 <ftello64@plt+0xc00>
   13254:	ldrb	r3, [sl, #536]	; 0x218
   13258:	cmp	r3, #0
   1325c:	bne	1224c <ftello64@plt+0xc0c>
   13260:	movw	r0, #12652	; 0x316c
   13264:	movt	r0, #4
   13268:	ldr	r2, [sl, #1436]	; 0x59c
   1326c:	ldmib	r0, {r1, r3}
   13270:	str	r0, [sp, #16]
   13274:	add	r2, r2, r1
   13278:	sub	r3, r3, r2
   1327c:	str	r3, [r0, #8]
   13280:	b	12258 <ftello64@plt+0xc18>
   13284:	movw	r3, #12652	; 0x316c
   13288:	movt	r3, #4
   1328c:	ldrb	r5, [r3]
   13290:	cmp	r5, #0
   13294:	beq	13f70 <ftello64@plt+0x2930>
   13298:	bl	114a8 <__ctype_b_loc@plt>
   1329c:	ldr	r1, [pc, #-3292]	; 125c8 <ftello64@plt+0xf88>
   132a0:	mov	r2, r4
   132a4:	add	ip, r1, #256	; 0x100
   132a8:	ldr	r3, [r0]
   132ac:	ldrh	r3, [r3, r2]
   132b0:	add	r2, r2, #2
   132b4:	ubfx	r3, r3, #10, #1
   132b8:	strb	r3, [r1, #1]!
   132bc:	cmp	ip, r1
   132c0:	bne	132a8 <ftello64@plt+0x1c68>
   132c4:	b	11d60 <ftello64@plt+0x720>
   132c8:	ldr	r3, [sp, #16]
   132cc:	movw	r1, #7320	; 0x1c98
   132d0:	movt	r1, #3
   132d4:	mov	r0, #1
   132d8:	movw	r4, #12780	; 0x31ec
   132dc:	movt	r4, #4
   132e0:	ldr	r2, [r3, #16]
   132e4:	bl	11538 <__printf_chk@plt>
   132e8:	ldr	r0, [r4]
   132ec:	ldr	r3, [r0, #20]
   132f0:	ldr	r2, [r0, #24]
   132f4:	cmp	r3, r2
   132f8:	addcc	r1, r3, #1
   132fc:	movcc	r2, #123	; 0x7b
   13300:	strcc	r1, [r0, #20]
   13304:	strbcc	r2, [r3]
   13308:	bcs	13f4c <ftello64@plt+0x290c>
   1330c:	ldr	r3, [pc, #-3392]	; 125d4 <ftello64@plt+0xf94>
   13310:	ldm	r3, {r0, r1}
   13314:	bl	14648 <ftello64@plt+0x3008>
   13318:	mov	r2, #2
   1331c:	mov	r1, #1
   13320:	ldr	r3, [r4]
   13324:	movw	r0, #7328	; 0x1ca0
   13328:	movt	r0, #3
   1332c:	bl	1134c <fwrite_unlocked@plt>
   13330:	ldr	r3, [pc, #-3424]	; 125d8 <ftello64@plt+0xf98>
   13334:	ldm	r3, {r0, r1}
   13338:	bl	14648 <ftello64@plt+0x3008>
   1333c:	mov	r2, #2
   13340:	movw	r0, #7328	; 0x1ca0
   13344:	movt	r0, #3
   13348:	mov	r1, #1
   1334c:	ldr	r3, [r4]
   13350:	bl	1134c <fwrite_unlocked@plt>
   13354:	ldr	r3, [sl, #832]	; 0x340
   13358:	ldr	r5, [sl, #1524]	; 0x5f4
   1335c:	ldr	r2, [sl, #1528]	; 0x5f8
   13360:	cmp	r3, #0
   13364:	str	r5, [sp, #88]	; 0x58
   13368:	str	r2, [sp, #100]	; 0x64
   1336c:	beq	13b34 <ftello64@plt+0x24f4>
   13370:	mov	r0, #0
   13374:	sub	r2, r2, r5
   13378:	mov	r3, r0
   1337c:	mov	r1, r5
   13380:	str	r0, [sp]
   13384:	mov	r0, fp
   13388:	bl	2c138 <ftello64@plt+0x1aaf8>
   1338c:	cmn	r0, #2
   13390:	beq	1308c <ftello64@plt+0x1a4c>
   13394:	cmn	r0, #1
   13398:	moveq	r0, #1
   1339c:	add	ip, r5, r0
   133a0:	add	r3, sp, #88	; 0x58
   133a4:	str	ip, [sp, #92]	; 0x5c
   133a8:	ldm	r3, {r0, r1}
   133ac:	str	ip, [sp, #96]	; 0x60
   133b0:	bl	14648 <ftello64@plt+0x3008>
   133b4:	mov	r2, #2
   133b8:	mov	r1, #1
   133bc:	ldr	r3, [r4]
   133c0:	movw	r0, #7328	; 0x1ca0
   133c4:	movt	r0, #3
   133c8:	bl	1134c <fwrite_unlocked@plt>
   133cc:	add	r3, sp, #96	; 0x60
   133d0:	ldm	r3, {r0, r1}
   133d4:	bl	14648 <ftello64@plt+0x3008>
   133d8:	mov	r2, #2
   133dc:	mov	r1, #1
   133e0:	ldr	r3, [r4]
   133e4:	movw	r0, #7328	; 0x1ca0
   133e8:	movt	r0, #3
   133ec:	bl	1134c <fwrite_unlocked@plt>
   133f0:	ldr	r3, [pc, #-3628]	; 125cc <ftello64@plt+0xf8c>
   133f4:	ldm	r3, {r0, r1}
   133f8:	bl	14648 <ftello64@plt+0x3008>
   133fc:	ldr	r0, [r4]
   13400:	ldr	r3, [r0, #20]
   13404:	ldr	r2, [r0, #24]
   13408:	cmp	r3, r2
   1340c:	addcc	r1, r3, #1
   13410:	movcc	r2, #125	; 0x7d
   13414:	strcc	r1, [r0, #20]
   13418:	strbcc	r2, [r3]
   1341c:	bcs	13f40 <ftello64@plt+0x2900>
   13420:	ldrb	r3, [sl, #529]	; 0x211
   13424:	cmp	r3, #0
   13428:	bne	13438 <ftello64@plt+0x1df8>
   1342c:	ldrb	r3, [sl, #528]	; 0x210
   13430:	cmp	r3, #0
   13434:	beq	1348c <ftello64@plt+0x1e4c>
   13438:	ldr	r0, [r4]
   1343c:	ldr	r3, [r0, #20]
   13440:	ldr	r2, [r0, #24]
   13444:	cmp	r3, r2
   13448:	addcc	r1, r3, #1
   1344c:	movcc	r2, #123	; 0x7b
   13450:	strcc	r1, [r0, #20]
   13454:	strbcc	r2, [r3]
   13458:	bcs	13f64 <ftello64@plt+0x2924>
   1345c:	ldr	r3, [pc, #-3732]	; 125d0 <ftello64@plt+0xf90>
   13460:	ldm	r3, {r0, r1}
   13464:	bl	14648 <ftello64@plt+0x3008>
   13468:	ldr	r0, [r4]
   1346c:	ldr	r3, [r0, #20]
   13470:	ldr	r2, [r0, #24]
   13474:	cmp	r3, r2
   13478:	addcc	r1, r3, #1
   1347c:	movcc	r2, #125	; 0x7d
   13480:	strcc	r1, [r0, #20]
   13484:	strbcc	r2, [r3]
   13488:	bcs	13f58 <ftello64@plt+0x2918>
   1348c:	ldr	r0, [r4]
   13490:	ldr	r3, [r0, #20]
   13494:	ldr	r2, [r0, #24]
   13498:	cmp	r3, r2
   1349c:	addcc	r1, r3, #1
   134a0:	movcc	r2, #10
   134a4:	strcc	r1, [r0, #20]
   134a8:	strbcc	r2, [r3]
   134ac:	bcs	13d58 <ftello64@plt+0x2718>
   134b0:	ldr	r2, [sp, #36]	; 0x24
   134b4:	add	r8, r8, #32
   134b8:	ldr	r3, [sl, #1420]	; 0x58c
   134bc:	add	r2, r2, #1
   134c0:	cmp	r2, r3
   134c4:	str	r2, [sp, #36]	; 0x24
   134c8:	blt	12394 <ftello64@plt+0xd54>
   134cc:	mov	r0, #0
   134d0:	add	sp, sp, #124	; 0x7c
   134d4:	ldrd	r4, [sp]
   134d8:	ldrd	r6, [sp, #8]
   134dc:	ldrd	r8, [sp, #16]
   134e0:	ldrd	sl, [sp, #24]
   134e4:	add	sp, sp, #32
   134e8:	pop	{pc}		; (ldr pc, [sp], #4)
   134ec:	ldr	r3, [sp, #16]
   134f0:	movw	r1, #7308	; 0x1c8c
   134f4:	movt	r1, #3
   134f8:	mov	r0, #1
   134fc:	movw	r4, #12780	; 0x31ec
   13500:	movt	r4, #4
   13504:	ldr	r2, [r3, #16]
   13508:	bl	11538 <__printf_chk@plt>
   1350c:	ldr	r3, [pc, #-3904]	; 125d4 <ftello64@plt+0xf94>
   13510:	ldm	r3, {r0, r1}
   13514:	bl	14648 <ftello64@plt+0x3008>
   13518:	ldrb	r3, [sl, #1504]	; 0x5e0
   1351c:	cmp	r3, #0
   13520:	bne	13d44 <ftello64@plt+0x2704>
   13524:	ldr	r0, [r4]
   13528:	ldr	r3, [r0, #20]
   1352c:	ldr	r2, [r0, #24]
   13530:	cmp	r3, r2
   13534:	addcc	r1, r3, #1
   13538:	movcc	r2, #34	; 0x22
   1353c:	strcc	r1, [r0, #20]
   13540:	strbcc	r2, [r3]
   13544:	bcs	13f1c <ftello64@plt+0x28dc>
   13548:	movw	r0, #7316	; 0x1c94
   1354c:	movt	r0, #3
   13550:	ldr	r3, [r4]
   13554:	mov	r2, #2
   13558:	mov	r1, #1
   1355c:	bl	1134c <fwrite_unlocked@plt>
   13560:	ldrb	r3, [sl, #1544]	; 0x608
   13564:	cmp	r3, #0
   13568:	bne	13d30 <ftello64@plt+0x26f0>
   1356c:	ldr	r3, [pc, #-3996]	; 125d8 <ftello64@plt+0xf98>
   13570:	ldm	r3, {r0, r1}
   13574:	bl	14648 <ftello64@plt+0x3008>
   13578:	ldr	r0, [r4]
   1357c:	ldr	r3, [r0, #20]
   13580:	ldr	r2, [r0, #24]
   13584:	cmp	r3, r2
   13588:	addcc	r1, r3, #1
   1358c:	movcc	r2, #34	; 0x22
   13590:	strcc	r1, [r0, #20]
   13594:	strbcc	r2, [r3]
   13598:	bcs	13f10 <ftello64@plt+0x28d0>
   1359c:	mov	r2, #2
   135a0:	mov	r1, #1
   135a4:	ldr	r3, [r4]
   135a8:	movw	r0, #7316	; 0x1c94
   135ac:	movt	r0, #3
   135b0:	bl	1134c <fwrite_unlocked@plt>
   135b4:	ldr	r3, [pc, #-4064]	; 125dc <ftello64@plt+0xf9c>
   135b8:	ldm	r3, {r0, r1}
   135bc:	bl	14648 <ftello64@plt+0x3008>
   135c0:	ldrb	r3, [sl, #1532]	; 0x5fc
   135c4:	cmp	r3, #0
   135c8:	bne	13d1c <ftello64@plt+0x26dc>
   135cc:	ldr	r0, [r4]
   135d0:	ldr	r3, [r0, #20]
   135d4:	ldr	r2, [r0, #24]
   135d8:	cmp	r3, r2
   135dc:	addcc	r1, r3, #1
   135e0:	movcc	r2, #34	; 0x22
   135e4:	strcc	r1, [r0, #20]
   135e8:	strbcc	r2, [r3]
   135ec:	bcs	13f34 <ftello64@plt+0x28f4>
   135f0:	movw	r0, #7316	; 0x1c94
   135f4:	movt	r0, #3
   135f8:	ldr	r3, [r4]
   135fc:	mov	r2, #2
   13600:	mov	r1, #1
   13604:	bl	1134c <fwrite_unlocked@plt>
   13608:	ldrb	r3, [sl, #1520]	; 0x5f0
   1360c:	cmp	r3, #0
   13610:	bne	13d08 <ftello64@plt+0x26c8>
   13614:	ldr	r3, [pc, #2596]	; 14040 <ftello64@plt+0x2a00>
   13618:	ldm	r3, {r0, r1}
   1361c:	bl	14648 <ftello64@plt+0x3008>
   13620:	ldr	r0, [r4]
   13624:	ldr	r3, [r0, #20]
   13628:	ldr	r2, [r0, #24]
   1362c:	cmp	r3, r2
   13630:	addcc	r1, r3, #1
   13634:	movcc	r2, #34	; 0x22
   13638:	strcc	r1, [r0, #20]
   1363c:	strbcc	r2, [r3]
   13640:	bcs	13f28 <ftello64@plt+0x28e8>
   13644:	ldrb	r3, [sl, #529]	; 0x211
   13648:	cmp	r3, #0
   1364c:	bne	1365c <ftello64@plt+0x201c>
   13650:	ldrb	r3, [sl, #528]	; 0x210
   13654:	cmp	r3, #0
   13658:	beq	1348c <ftello64@plt+0x1e4c>
   1365c:	mov	r2, #2
   13660:	mov	r1, #1
   13664:	ldr	r3, [r4]
   13668:	movw	r0, #7316	; 0x1c94
   1366c:	movt	r0, #3
   13670:	bl	1134c <fwrite_unlocked@plt>
   13674:	ldr	r3, [pc, #2504]	; 14044 <ftello64@plt+0x2a04>
   13678:	ldm	r3, {r0, r1}
   1367c:	bl	14648 <ftello64@plt+0x3008>
   13680:	ldr	r0, [r4]
   13684:	ldr	r3, [r0, #20]
   13688:	ldr	r2, [r0, #24]
   1368c:	cmp	r3, r2
   13690:	addcc	r1, r3, #1
   13694:	movcc	r2, #34	; 0x22
   13698:	strcc	r1, [r0, #20]
   1369c:	strbcc	r2, [r3]
   136a0:	bcc	1348c <ftello64@plt+0x1e4c>
   136a4:	mov	r1, #34	; 0x22
   136a8:	bl	1158c <__overflow@plt>
   136ac:	b	1348c <ftello64@plt+0x1e4c>
   136b0:	ldrb	r3, [sl, #536]	; 0x218
   136b4:	cmp	r3, #0
   136b8:	beq	13a8c <ftello64@plt+0x244c>
   136bc:	movw	r4, #12780	; 0x31ec
   136c0:	movt	r4, #4
   136c4:	ldr	r2, [sl, #1496]	; 0x5d8
   136c8:	ldr	r3, [sl, #1500]	; 0x5dc
   136cc:	cmp	r2, r3
   136d0:	bcc	13b9c <ftello64@plt+0x255c>
   136d4:	ldr	r3, [sp, #16]
   136d8:	ldr	r5, [sl, #1480]	; 0x5c8
   136dc:	ldrb	r1, [sl, #1544]	; 0x608
   136e0:	ldr	r3, [r3, #4]
   136e4:	ldr	r2, [sl, #1536]	; 0x600
   136e8:	cmp	r1, #0
   136ec:	sub	r5, r5, r3
   136f0:	ldr	r3, [sl, #1540]	; 0x604
   136f4:	sub	r3, r3, r2
   136f8:	sub	r5, r5, r3
   136fc:	beq	13b90 <ftello64@plt+0x2550>
   13700:	ldr	r3, [sl, #1492]	; 0x5d4
   13704:	sub	r5, r5, r3
   13708:	cmp	r5, #0
   1370c:	ble	13cf4 <ftello64@plt+0x26b4>
   13710:	mov	r6, #32
   13714:	ldr	r0, [r4]
   13718:	ldr	r3, [r0, #20]
   1371c:	ldr	r2, [r0, #24]
   13720:	cmp	r3, r2
   13724:	addcc	r2, r3, #1
   13728:	strcc	r2, [r0, #20]
   1372c:	strbcc	r6, [r3]
   13730:	bcs	13a80 <ftello64@plt+0x2440>
   13734:	subs	r5, r5, #1
   13738:	bne	13714 <ftello64@plt+0x20d4>
   1373c:	ldrb	r3, [sl, #1544]	; 0x608
   13740:	cmp	r3, #0
   13744:	bne	13cf4 <ftello64@plt+0x26b4>
   13748:	ldr	r3, [pc, #2296]	; 14048 <ftello64@plt+0x2a08>
   1374c:	ldm	r3, {r0, r1}
   13750:	bl	14648 <ftello64@plt+0x3008>
   13754:	ldr	r3, [sp, #16]
   13758:	ldr	r5, [r3, #4]
   1375c:	cmp	r5, #0
   13760:	ble	13790 <ftello64@plt+0x2150>
   13764:	mov	r6, #32
   13768:	ldr	r0, [r4]
   1376c:	ldr	r3, [r0, #20]
   13770:	ldr	r2, [r0, #24]
   13774:	cmp	r3, r2
   13778:	addcc	r2, r3, #1
   1377c:	strcc	r2, [r0, #20]
   13780:	strbcc	r6, [r3]
   13784:	bcs	13a74 <ftello64@plt+0x2434>
   13788:	subs	r5, r5, #1
   1378c:	bne	13768 <ftello64@plt+0x2128>
   13790:	ldr	r3, [pc, #2228]	; 1404c <ftello64@plt+0x2a0c>
   13794:	ldm	r3, {r0, r1}
   13798:	bl	14648 <ftello64@plt+0x3008>
   1379c:	ldrb	r3, [sl, #1532]	; 0x5fc
   137a0:	cmp	r3, #0
   137a4:	bne	13c2c <ftello64@plt+0x25ec>
   137a8:	ldr	r0, [sl, #1512]	; 0x5e8
   137ac:	ldr	r2, [sl, #1516]	; 0x5ec
   137b0:	cmp	r2, r0
   137b4:	bhi	13de4 <ftello64@plt+0x27a4>
   137b8:	ldrb	r3, [sl, #529]	; 0x211
   137bc:	cmp	r3, #0
   137c0:	bne	13dfc <ftello64@plt+0x27bc>
   137c4:	ldrb	r3, [sl, #528]	; 0x210
   137c8:	cmp	r3, #0
   137cc:	beq	1348c <ftello64@plt+0x1e4c>
   137d0:	ldrb	r3, [sl, #536]	; 0x218
   137d4:	cmp	r3, #0
   137d8:	bne	13e08 <ftello64@plt+0x27c8>
   137dc:	ldrb	r3, [sl, #528]	; 0x210
   137e0:	cmp	r3, #0
   137e4:	beq	1348c <ftello64@plt+0x1e4c>
   137e8:	ldrb	r3, [sl, #536]	; 0x218
   137ec:	cmp	r3, #0
   137f0:	beq	1348c <ftello64@plt+0x1e4c>
   137f4:	ldr	r3, [sp, #16]
   137f8:	mov	r6, #32
   137fc:	ldr	r5, [r3, #4]
   13800:	b	13828 <ftello64@plt+0x21e8>
   13804:	ldr	r0, [r4]
   13808:	ldr	r3, [r0, #20]
   1380c:	ldr	r2, [r0, #24]
   13810:	cmp	r3, r2
   13814:	addcc	r2, r3, #1
   13818:	strcc	r2, [r0, #20]
   1381c:	strbcc	r6, [r3]
   13820:	bcs	13e78 <ftello64@plt+0x2838>
   13824:	sub	r5, r5, #1
   13828:	cmp	r5, #0
   1382c:	bgt	13804 <ftello64@plt+0x21c4>
   13830:	ldr	r3, [pc, #2060]	; 14044 <ftello64@plt+0x2a04>
   13834:	ldm	r3, {r0, r1}
   13838:	bl	14648 <ftello64@plt+0x3008>
   1383c:	b	1348c <ftello64@plt+0x1e4c>
   13840:	movw	r3, #18952	; 0x4a08
   13844:	movt	r3, #1
   13848:	ldr	r0, [r5, #1464]	; 0x5b8
   1384c:	mov	r2, #32
   13850:	bl	115ec <qsort@plt>
   13854:	b	12234 <ftello64@plt+0xbf4>
   13858:	mov	r0, #0
   1385c:	bl	14b38 <ftello64@plt+0x34f8>
   13860:	ldrb	ip, [r1]
   13864:	add	ip, sl, ip
   13868:	ldrb	ip, [ip, #1140]	; 0x474
   1386c:	cmp	ip, #0
   13870:	addeq	r1, r1, #1
   13874:	bne	138a8 <ftello64@plt+0x2268>
   13878:	add	r0, r1, r3
   1387c:	str	r1, [sl, #1536]	; 0x600
   13880:	b	12620 <ftello64@plt+0xfe0>
   13884:	ldrb	r1, [r4]
   13888:	add	r1, sl, r1
   1388c:	ldrb	r1, [r1, #1140]	; 0x474
   13890:	cmp	r1, #0
   13894:	addeq	r4, r4, #1
   13898:	bne	138e4 <ftello64@plt+0x22a4>
   1389c:	add	r3, r4, r5
   138a0:	str	r4, [sl, #1512]	; 0x5e8
   138a4:	b	1298c <ftello64@plt+0x134c>
   138a8:	cmp	r1, r2
   138ac:	bcs	12620 <ftello64@plt+0xfe0>
   138b0:	add	r0, r1, #1
   138b4:	b	138cc <ftello64@plt+0x228c>
   138b8:	ldrb	ip, [r0], #1
   138bc:	add	ip, sl, ip
   138c0:	ldrb	ip, [ip, #1140]	; 0x474
   138c4:	cmp	ip, #0
   138c8:	beq	13878 <ftello64@plt+0x2238>
   138cc:	cmp	r2, r0
   138d0:	mov	r1, r0
   138d4:	bne	138b8 <ftello64@plt+0x2278>
   138d8:	add	r0, r2, r3
   138dc:	str	r2, [sl, #1536]	; 0x600
   138e0:	b	12620 <ftello64@plt+0xfe0>
   138e4:	cmp	r2, r4
   138e8:	bls	1298c <ftello64@plt+0x134c>
   138ec:	add	r3, r4, #1
   138f0:	b	13908 <ftello64@plt+0x22c8>
   138f4:	ldrb	r1, [r3], #1
   138f8:	add	r1, sl, r1
   138fc:	ldrb	r1, [r1, #1140]	; 0x474
   13900:	cmp	r1, #0
   13904:	beq	1389c <ftello64@plt+0x225c>
   13908:	cmp	r2, r3
   1390c:	mov	r4, r3
   13910:	bne	138f4 <ftello64@plt+0x22b4>
   13914:	add	r3, r2, r5
   13918:	str	r2, [sl, #1512]	; 0x5e8
   1391c:	b	1298c <ftello64@plt+0x134c>
   13920:	add	r4, r1, r4
   13924:	b	1256c <ftello64@plt+0xf2c>
   13928:	ldrb	ip, [sl, #528]	; 0x210
   1392c:	cmp	ip, #0
   13930:	beq	12ae4 <ftello64@plt+0x14a4>
   13934:	ldr	r2, [r8, #-16]
   13938:	ldr	r3, [sl, #1524]	; 0x5f4
   1393c:	add	r3, r3, r2
   13940:	ldr	r2, [pc, #1788]	; 14044 <ftello64@plt+0x2a04>
   13944:	cmp	r6, r3
   13948:	str	r3, [r2]
   1394c:	str	r3, [r2, #4]
   13950:	bls	12ae4 <ftello64@plt+0x14a4>
   13954:	ldr	r2, [sp, #28]
   13958:	ldr	lr, [r2]
   1395c:	b	1396c <ftello64@plt+0x232c>
   13960:	cmp	r6, r3
   13964:	mov	r0, ip
   13968:	beq	13b78 <ftello64@plt+0x2538>
   1396c:	mov	r1, r3
   13970:	add	r3, r3, #1
   13974:	ldrb	r2, [r1]
   13978:	lsl	r2, r2, #1
   1397c:	ldrh	r2, [lr, r2]
   13980:	tst	r2, #8192	; 0x2000
   13984:	beq	13960 <ftello64@plt+0x2320>
   13988:	cmp	r0, #0
   1398c:	strne	r1, [sl, #1476]	; 0x5c4
   13990:	b	12ae4 <ftello64@plt+0x14a4>
   13994:	ldr	r4, [r8, #-24]	; 0xffffffe8
   13998:	ldr	r1, [sl, #1524]	; 0x5f4
   1399c:	b	124b0 <ftello64@plt+0xe70>
   139a0:	str	r1, [sl, #1528]	; 0x5f8
   139a4:	b	12518 <ftello64@plt+0xed8>
   139a8:	str	r4, [sl, #1540]	; 0x604
   139ac:	b	1260c <ftello64@plt+0xfcc>
   139b0:	str	r7, [sl, #1536]	; 0x600
   139b4:	b	12740 <ftello64@plt+0x1100>
   139b8:	ldr	r2, [pc, #1680]	; 14050 <ftello64@plt+0x2a10>
   139bc:	mov	r3, #0
   139c0:	ldr	r1, [sp, #48]	; 0x30
   139c4:	strb	r3, [sl, #1504]	; 0x5e0
   139c8:	str	r1, [r2, #-8]
   139cc:	ldr	r1, [sp, #52]	; 0x34
   139d0:	str	r1, [r2, #-4]
   139d4:	b	12904 <ftello64@plt+0x12c4>
   139d8:	ldr	r2, [pc, #1652]	; 14054 <ftello64@plt+0x2a14>
   139dc:	mov	r3, #0
   139e0:	ldr	r1, [sp, #48]	; 0x30
   139e4:	strb	r3, [sl, #1520]	; 0x5f0
   139e8:	str	r1, [r2, #-8]
   139ec:	ldr	r1, [sp, #52]	; 0x34
   139f0:	str	r1, [r2, #-4]
   139f4:	b	12a5c <ftello64@plt+0x141c>
   139f8:	ldr	r6, [sp, #44]	; 0x2c
   139fc:	b	126e0 <ftello64@plt+0x10a0>
   13a00:	ldr	r2, [sl, #1496]	; 0x5d8
   13a04:	b	12888 <ftello64@plt+0x1248>
   13a08:	str	r3, [sl, #1500]	; 0x5dc
   13a0c:	b	12904 <ftello64@plt+0x12c4>
   13a10:	ldr	r3, [sp, #32]
   13a14:	str	r3, [sl, #1516]	; 0x5ec
   13a18:	b	1297c <ftello64@plt+0x133c>
   13a1c:	str	r2, [sl, #1512]	; 0x5e8
   13a20:	b	12a5c <ftello64@plt+0x141c>
   13a24:	ldrb	r3, [r4]
   13a28:	add	r3, sl, r3
   13a2c:	ldrb	r3, [r3, #1140]	; 0x474
   13a30:	cmp	r3, #0
   13a34:	addeq	r4, r4, #1
   13a38:	beq	1256c <ftello64@plt+0xf2c>
   13a3c:	cmp	r4, r1
   13a40:	bcs	1256c <ftello64@plt+0xf2c>
   13a44:	add	r3, r4, #1
   13a48:	b	13a64 <ftello64@plt+0x2424>
   13a4c:	ldrb	r2, [r3]
   13a50:	add	r3, r3, #1
   13a54:	add	r2, sl, r2
   13a58:	ldrb	r2, [r2, #1140]	; 0x474
   13a5c:	cmp	r2, #0
   13a60:	beq	1256c <ftello64@plt+0xf2c>
   13a64:	cmp	r1, r3
   13a68:	mov	r4, r3
   13a6c:	bne	13a4c <ftello64@plt+0x240c>
   13a70:	b	1256c <ftello64@plt+0xf2c>
   13a74:	mov	r1, #32
   13a78:	bl	1158c <__overflow@plt>
   13a7c:	b	13788 <ftello64@plt+0x2148>
   13a80:	mov	r1, #32
   13a84:	bl	1158c <__overflow@plt>
   13a88:	b	13734 <ftello64@plt+0x20f4>
   13a8c:	ldrb	r3, [sl, #529]	; 0x211
   13a90:	cmp	r3, #0
   13a94:	beq	13d70 <ftello64@plt+0x2730>
   13a98:	ldr	r3, [pc, #1444]	; 14044 <ftello64@plt+0x2a04>
   13a9c:	movw	r4, #12780	; 0x31ec
   13aa0:	movt	r4, #4
   13aa4:	ldm	r3, {r0, r1}
   13aa8:	bl	14648 <ftello64@plt+0x3008>
   13aac:	ldr	r0, [r4]
   13ab0:	ldr	r3, [r0, #20]
   13ab4:	ldr	r2, [r0, #24]
   13ab8:	cmp	r3, r2
   13abc:	addcc	r1, r3, #1
   13ac0:	movcc	r2, #58	; 0x3a
   13ac4:	strcc	r1, [r0, #20]
   13ac8:	strbcc	r2, [r3]
   13acc:	bcs	13fc0 <ftello64@plt+0x2980>
   13ad0:	ldr	r3, [sp, #16]
   13ad4:	mov	r6, #32
   13ad8:	ldr	r5, [sl, #1436]	; 0x59c
   13adc:	ldr	r2, [sl, #1472]	; 0x5c0
   13ae0:	ldr	r1, [r3, #4]
   13ae4:	ldr	r3, [sl, #1476]	; 0x5c4
   13ae8:	add	r5, r5, r1
   13aec:	sub	r3, r3, r2
   13af0:	sub	r5, r5, r3
   13af4:	sub	r5, r5, #1
   13af8:	b	13b00 <ftello64@plt+0x24c0>
   13afc:	sub	r5, r5, #1
   13b00:	cmp	r5, #0
   13b04:	ble	136c4 <ftello64@plt+0x2084>
   13b08:	ldr	r0, [r4]
   13b0c:	ldr	r3, [r0, #20]
   13b10:	ldr	r2, [r0, #24]
   13b14:	cmp	r3, r2
   13b18:	addcc	r2, r3, #1
   13b1c:	strcc	r2, [r0, #20]
   13b20:	strbcc	r6, [r3]
   13b24:	bcc	13afc <ftello64@plt+0x24bc>
   13b28:	mov	r1, #32
   13b2c:	bl	1158c <__overflow@plt>
   13b30:	b	13afc <ftello64@plt+0x24bc>
   13b34:	ldrb	r3, [r5]
   13b38:	add	r3, sl, r3
   13b3c:	ldrb	r3, [r3, #1140]	; 0x474
   13b40:	cmp	r3, #0
   13b44:	addeq	ip, r5, #1
   13b48:	beq	133a0 <ftello64@plt+0x1d60>
   13b4c:	b	13b68 <ftello64@plt+0x2528>
   13b50:	ldrb	r3, [r5]
   13b54:	add	r5, r5, #1
   13b58:	add	r3, sl, r3
   13b5c:	ldrb	r3, [r3, #1140]	; 0x474
   13b60:	cmp	r3, #0
   13b64:	beq	133a0 <ftello64@plt+0x1d60>
   13b68:	cmp	r2, r5
   13b6c:	mov	ip, r5
   13b70:	bhi	13b50 <ftello64@plt+0x2510>
   13b74:	b	133a0 <ftello64@plt+0x1d60>
   13b78:	str	r6, [sl, #1476]	; 0x5c4
   13b7c:	b	12ae4 <ftello64@plt+0x14a4>
   13b80:	ldr	r2, [sp, #16]
   13b84:	mov	r3, #0
   13b88:	str	r3, [r2, #12]
   13b8c:	b	122b0 <ftello64@plt+0xc70>
   13b90:	cmp	r5, #0
   13b94:	bgt	13710 <ftello64@plt+0x20d0>
   13b98:	b	13748 <ftello64@plt+0x2108>
   13b9c:	ldr	r3, [pc, #1204]	; 14058 <ftello64@plt+0x2a18>
   13ba0:	ldm	r3, {r0, r1}
   13ba4:	bl	14648 <ftello64@plt+0x3008>
   13ba8:	ldrb	r3, [sl, #1504]	; 0x5e0
   13bac:	cmp	r3, #0
   13bb0:	bne	13e98 <ftello64@plt+0x2858>
   13bb4:	ldr	r3, [sp, #16]
   13bb8:	ldr	r2, [sl, #1480]	; 0x5c8
   13bbc:	ldr	r1, [sl, #1536]	; 0x600
   13bc0:	ldr	r5, [r3, #4]
   13bc4:	ldrb	r3, [sl, #1544]	; 0x608
   13bc8:	sub	r5, r2, r5
   13bcc:	ldr	r2, [sl, #1540]	; 0x604
   13bd0:	cmp	r3, #0
   13bd4:	sub	r2, r2, r1
   13bd8:	sub	r2, r5, r2
   13bdc:	bne	13ed0 <ftello64@plt+0x2890>
   13be0:	ldr	r1, [sl, #1496]	; 0x5d8
   13be4:	ldr	r5, [sl, #1500]	; 0x5dc
   13be8:	sub	r5, r5, r1
   13bec:	sub	r5, r2, r5
   13bf0:	sub	r5, r5, r3
   13bf4:	mov	r6, #32
   13bf8:	b	13c20 <ftello64@plt+0x25e0>
   13bfc:	ldr	r0, [r4]
   13c00:	ldr	r3, [r0, #20]
   13c04:	ldr	r2, [r0, #24]
   13c08:	cmp	r3, r2
   13c0c:	addcc	r2, r3, #1
   13c10:	strcc	r2, [r0, #20]
   13c14:	strbcc	r6, [r3]
   13c18:	bcs	13d64 <ftello64@plt+0x2724>
   13c1c:	sub	r5, r5, #1
   13c20:	cmp	r5, #0
   13c24:	bgt	13bfc <ftello64@plt+0x25bc>
   13c28:	b	1373c <ftello64@plt+0x20fc>
   13c2c:	ldr	r3, [sp, #16]
   13c30:	ldr	r1, [r4]
   13c34:	ldr	r0, [r3, #12]
   13c38:	bl	11268 <fputs_unlocked@plt>
   13c3c:	ldr	r0, [sl, #1512]	; 0x5e8
   13c40:	ldr	r2, [sl, #1516]	; 0x5ec
   13c44:	cmp	r0, r2
   13c48:	bcs	137b8 <ftello64@plt+0x2178>
   13c4c:	ldrb	r3, [sl, #1532]	; 0x5fc
   13c50:	ldr	r1, [sl, #1480]	; 0x5c8
   13c54:	ldr	lr, [sl, #1524]	; 0x5f4
   13c58:	cmp	r3, #0
   13c5c:	ldr	ip, [sl, #1528]	; 0x5f8
   13c60:	ldrne	r3, [sl, #1492]	; 0x5d4
   13c64:	sub	ip, ip, lr
   13c68:	sub	r1, r1, ip
   13c6c:	ldrb	ip, [sl, #1520]	; 0x5f0
   13c70:	sub	r3, r1, r3
   13c74:	sub	r2, r2, r0
   13c78:	sub	r5, r3, r2
   13c7c:	cmp	ip, #0
   13c80:	beq	13e6c <ftello64@plt+0x282c>
   13c84:	ldr	r3, [sl, #1492]	; 0x5d4
   13c88:	sub	r5, r5, r3
   13c8c:	cmp	r5, #0
   13c90:	ble	13e84 <ftello64@plt+0x2844>
   13c94:	mov	r6, #32
   13c98:	ldr	r0, [r4]
   13c9c:	ldr	r3, [r0, #20]
   13ca0:	ldr	r2, [r0, #24]
   13ca4:	cmp	r3, r2
   13ca8:	addcc	r2, r3, #1
   13cac:	strcc	r2, [r0, #20]
   13cb0:	strbcc	r6, [r3]
   13cb4:	bcs	13ce8 <ftello64@plt+0x26a8>
   13cb8:	subs	r5, r5, #1
   13cbc:	bne	13c98 <ftello64@plt+0x2658>
   13cc0:	ldrb	r3, [sl, #1520]	; 0x5f0
   13cc4:	cmp	r3, #0
   13cc8:	bne	13e84 <ftello64@plt+0x2844>
   13ccc:	ldr	r3, [pc, #876]	; 14040 <ftello64@plt+0x2a00>
   13cd0:	ldm	r3, {r0, r1}
   13cd4:	bl	14648 <ftello64@plt+0x3008>
   13cd8:	ldrb	r3, [sl, #529]	; 0x211
   13cdc:	cmp	r3, #0
   13ce0:	bne	137e8 <ftello64@plt+0x21a8>
   13ce4:	b	137dc <ftello64@plt+0x219c>
   13ce8:	mov	r1, #32
   13cec:	bl	1158c <__overflow@plt>
   13cf0:	b	13cb8 <ftello64@plt+0x2678>
   13cf4:	ldr	r3, [sp, #16]
   13cf8:	ldr	r1, [r4]
   13cfc:	ldr	r0, [r3, #12]
   13d00:	bl	11268 <fputs_unlocked@plt>
   13d04:	b	13748 <ftello64@plt+0x2108>
   13d08:	ldr	r3, [sp, #16]
   13d0c:	ldr	r1, [r4]
   13d10:	ldr	r0, [r3, #12]
   13d14:	bl	11268 <fputs_unlocked@plt>
   13d18:	b	13614 <ftello64@plt+0x1fd4>
   13d1c:	ldr	r3, [sp, #16]
   13d20:	ldr	r1, [r4]
   13d24:	ldr	r0, [r3, #12]
   13d28:	bl	11268 <fputs_unlocked@plt>
   13d2c:	b	135cc <ftello64@plt+0x1f8c>
   13d30:	ldr	r3, [sp, #16]
   13d34:	ldr	r1, [r4]
   13d38:	ldr	r0, [r3, #12]
   13d3c:	bl	11268 <fputs_unlocked@plt>
   13d40:	b	1356c <ftello64@plt+0x1f2c>
   13d44:	ldr	r3, [sp, #16]
   13d48:	ldr	r1, [r4]
   13d4c:	ldr	r0, [r3, #12]
   13d50:	bl	11268 <fputs_unlocked@plt>
   13d54:	b	13524 <ftello64@plt+0x1ee4>
   13d58:	mov	r1, #10
   13d5c:	bl	1158c <__overflow@plt>
   13d60:	b	134b0 <ftello64@plt+0x1e70>
   13d64:	mov	r1, #32
   13d68:	bl	1158c <__overflow@plt>
   13d6c:	b	13c1c <ftello64@plt+0x25dc>
   13d70:	ldr	r3, [pc, #716]	; 14044 <ftello64@plt+0x2a04>
   13d74:	movw	r4, #12780	; 0x31ec
   13d78:	movt	r4, #4
   13d7c:	mov	r6, #32
   13d80:	ldm	r3, {r0, r1}
   13d84:	bl	14648 <ftello64@plt+0x3008>
   13d88:	ldr	r3, [sp, #16]
   13d8c:	ldr	r5, [sl, #1436]	; 0x59c
   13d90:	ldr	r2, [sl, #1472]	; 0x5c0
   13d94:	ldr	r1, [r3, #4]
   13d98:	ldr	r3, [sl, #1476]	; 0x5c4
   13d9c:	add	r5, r5, r1
   13da0:	sub	r3, r3, r2
   13da4:	sub	r5, r5, r3
   13da8:	b	13db0 <ftello64@plt+0x2770>
   13dac:	sub	r5, r5, #1
   13db0:	cmp	r5, #0
   13db4:	ble	136c4 <ftello64@plt+0x2084>
   13db8:	ldr	r0, [r4]
   13dbc:	ldr	r3, [r0, #20]
   13dc0:	ldr	r2, [r0, #24]
   13dc4:	cmp	r3, r2
   13dc8:	addcc	r2, r3, #1
   13dcc:	strcc	r2, [r0, #20]
   13dd0:	strbcc	r6, [r3]
   13dd4:	bcc	13dac <ftello64@plt+0x276c>
   13dd8:	mov	r1, #32
   13ddc:	bl	1158c <__overflow@plt>
   13de0:	b	13dac <ftello64@plt+0x276c>
   13de4:	ldr	r1, [sl, #1480]	; 0x5c8
   13de8:	ldr	ip, [sl, #1524]	; 0x5f4
   13dec:	ldr	lr, [sl, #1528]	; 0x5f8
   13df0:	sub	ip, lr, ip
   13df4:	sub	r1, r1, ip
   13df8:	b	13c6c <ftello64@plt+0x262c>
   13dfc:	ldrb	r3, [sl, #536]	; 0x218
   13e00:	cmp	r3, #0
   13e04:	beq	1348c <ftello64@plt+0x1e4c>
   13e08:	ldrb	r3, [sl, #1532]	; 0x5fc
   13e0c:	mov	r6, #32
   13e10:	ldr	r5, [sl, #1480]	; 0x5c8
   13e14:	ldr	r1, [sl, #1524]	; 0x5f4
   13e18:	cmp	r3, #0
   13e1c:	ldr	r2, [sl, #1528]	; 0x5f8
   13e20:	ldrne	r3, [sl, #1492]	; 0x5d4
   13e24:	sub	r2, r2, r1
   13e28:	sub	r5, r5, r2
   13e2c:	sub	r5, r5, r3
   13e30:	b	13e38 <ftello64@plt+0x27f8>
   13e34:	sub	r5, r5, #1
   13e38:	cmp	r5, #0
   13e3c:	ble	13cd8 <ftello64@plt+0x2698>
   13e40:	ldr	r0, [r4]
   13e44:	ldr	r3, [r0, #20]
   13e48:	ldr	r2, [r0, #24]
   13e4c:	cmp	r3, r2
   13e50:	addcc	r2, r3, #1
   13e54:	strcc	r2, [r0, #20]
   13e58:	strbcc	r6, [r3]
   13e5c:	bcc	13e34 <ftello64@plt+0x27f4>
   13e60:	mov	r1, #32
   13e64:	bl	1158c <__overflow@plt>
   13e68:	b	13e34 <ftello64@plt+0x27f4>
   13e6c:	cmp	r5, #0
   13e70:	bgt	13c94 <ftello64@plt+0x2654>
   13e74:	b	13ccc <ftello64@plt+0x268c>
   13e78:	mov	r1, #32
   13e7c:	bl	1158c <__overflow@plt>
   13e80:	b	13824 <ftello64@plt+0x21e4>
   13e84:	ldr	r3, [sp, #16]
   13e88:	ldr	r1, [r4]
   13e8c:	ldr	r0, [r3, #12]
   13e90:	bl	11268 <fputs_unlocked@plt>
   13e94:	b	13ccc <ftello64@plt+0x268c>
   13e98:	ldr	r5, [sp, #16]
   13e9c:	ldr	r1, [r4]
   13ea0:	ldr	r0, [r5, #12]
   13ea4:	bl	11268 <fputs_unlocked@plt>
   13ea8:	ldr	r5, [r5, #4]
   13eac:	ldr	r2, [sl, #1480]	; 0x5c8
   13eb0:	ldrb	r3, [sl, #1544]	; 0x608
   13eb4:	ldr	r1, [sl, #1536]	; 0x600
   13eb8:	sub	r5, r2, r5
   13ebc:	ldr	r2, [sl, #1540]	; 0x604
   13ec0:	cmp	r3, #0
   13ec4:	sub	r2, r2, r1
   13ec8:	sub	r2, r5, r2
   13ecc:	beq	13ed4 <ftello64@plt+0x2894>
   13ed0:	ldr	r3, [sl, #1492]	; 0x5d4
   13ed4:	sub	r5, r2, r3
   13ed8:	ldrb	r3, [sl, #1504]	; 0x5e0
   13edc:	ldr	r1, [sl, #1496]	; 0x5d8
   13ee0:	ldr	r2, [sl, #1500]	; 0x5dc
   13ee4:	cmp	r3, #0
   13ee8:	ldrne	r3, [sl, #1492]	; 0x5d4
   13eec:	sub	r2, r2, r1
   13ef0:	sub	r5, r5, r2
   13ef4:	b	13bf0 <ftello64@plt+0x25b0>
   13ef8:	mov	lr, r1
   13efc:	b	126e0 <ftello64@plt+0x10a0>
   13f00:	mov	r7, r9
   13f04:	sub	r3, r7, r9
   13f08:	str	r3, [sp, #56]	; 0x38
   13f0c:	b	11eac <ftello64@plt+0x86c>
   13f10:	mov	r1, #34	; 0x22
   13f14:	bl	1158c <__overflow@plt>
   13f18:	b	1359c <ftello64@plt+0x1f5c>
   13f1c:	mov	r1, #34	; 0x22
   13f20:	bl	1158c <__overflow@plt>
   13f24:	b	13548 <ftello64@plt+0x1f08>
   13f28:	mov	r1, #34	; 0x22
   13f2c:	bl	1158c <__overflow@plt>
   13f30:	b	13644 <ftello64@plt+0x2004>
   13f34:	mov	r1, #34	; 0x22
   13f38:	bl	1158c <__overflow@plt>
   13f3c:	b	135f0 <ftello64@plt+0x1fb0>
   13f40:	mov	r1, #125	; 0x7d
   13f44:	bl	1158c <__overflow@plt>
   13f48:	b	13420 <ftello64@plt+0x1de0>
   13f4c:	mov	r1, #123	; 0x7b
   13f50:	bl	1158c <__overflow@plt>
   13f54:	b	1330c <ftello64@plt+0x1ccc>
   13f58:	mov	r1, #125	; 0x7d
   13f5c:	bl	1158c <__overflow@plt>
   13f60:	b	1348c <ftello64@plt+0x1e4c>
   13f64:	mov	r1, #123	; 0x7b
   13f68:	bl	1158c <__overflow@plt>
   13f6c:	b	1345c <ftello64@plt+0x1e1c>
   13f70:	mov	r2, #256	; 0x100
   13f74:	mov	r1, #1
   13f78:	ldr	r0, [pc, #220]	; 1405c <ftello64@plt+0x2a1c>
   13f7c:	bl	11520 <memset@plt>
   13f80:	strb	r5, [sl, #1149]	; 0x47d
   13f84:	strb	r5, [sl, #1150]	; 0x47e
   13f88:	strb	r5, [sl, #1172]	; 0x494
   13f8c:	b	11d60 <ftello64@plt+0x720>
   13f90:	mov	r2, #5
   13f94:	movw	r1, #7232	; 0x1c40
   13f98:	movt	r1, #3
   13f9c:	bl	1137c <dcgettext@plt>
   13fa0:	mov	r4, r0
   13fa4:	ldr	r0, [r5, #540]	; 0x21c
   13fa8:	bl	19d94 <ftello64@plt+0x8754>
   13fac:	mov	r3, r0
   13fb0:	mov	r2, r4
   13fb4:	mov	r1, r6
   13fb8:	mov	r0, #1
   13fbc:	bl	11424 <error@plt>
   13fc0:	mov	r1, #58	; 0x3a
   13fc4:	bl	1158c <__overflow@plt>
   13fc8:	b	13ad0 <ftello64@plt+0x2490>
   13fcc:	movw	r1, #7056	; 0x1b90
   13fd0:	movt	r1, #3
   13fd4:	mov	r2, #5
   13fd8:	mov	r0, #0
   13fdc:	bl	1137c <dcgettext@plt>
   13fe0:	mov	r5, r0
   13fe4:	ldr	r0, [r4]
   13fe8:	bl	19d94 <ftello64@plt+0x8754>
   13fec:	mov	r3, r0
   13ff0:	mov	r2, r5
   13ff4:	mov	r1, #0
   13ff8:	mov	r0, #1
   13ffc:	bl	11424 <error@plt>
   14000:	movw	r1, #7080	; 0x1ba8
   14004:	movt	r1, #3
   14008:	b	13fd4 <ftello64@plt+0x2994>
   1400c:	bl	114e4 <__errno_location@plt>
   14010:	ldr	r3, [r7]
   14014:	mov	r1, #3
   14018:	ldr	r5, [r0]
   1401c:	mov	r0, r4
   14020:	ldr	r2, [r6, r3, lsl #2]
   14024:	bl	195e8 <ftello64@plt+0x7fa8>
   14028:	mov	r3, r0
   1402c:	movw	r2, #7100	; 0x1bbc
   14030:	movt	r2, #3
   14034:	mov	r1, r5
   14038:	mov	r0, #1
   1403c:	bl	11424 <error@plt>
   14040:	andeq	r3, r4, r0, ror #15
   14044:			; <UNDEFINED> instruction: 0x000437b8
   14048:	strdeq	r3, [r4], -r8
   1404c:	andeq	r3, r4, ip, ror #15
   14050:	ldrdeq	r3, [r4], -r8
   14054:	andeq	r3, r4, r8, ror #15
   14058:	ldrdeq	r3, [r4], -r0
   1405c:	andeq	r3, r4, ip, ror #12
   14060:	mov	fp, #0
   14064:	mov	lr, #0
   14068:	pop	{r1}		; (ldr r1, [sp], #4)
   1406c:	mov	r2, sp
   14070:	push	{r2}		; (str r2, [sp, #-4]!)
   14074:	push	{r0}		; (str r0, [sp, #-4]!)
   14078:	ldr	ip, [pc, #16]	; 14090 <ftello64@plt+0x2a50>
   1407c:	push	{ip}		; (str ip, [sp, #-4]!)
   14080:	ldr	r0, [pc, #12]	; 14094 <ftello64@plt+0x2a54>
   14084:	ldr	r3, [pc, #12]	; 14098 <ftello64@plt+0x2a58>
   14088:	bl	11454 <__libc_start_main@plt>
   1408c:	bl	1161c <abort@plt>
   14090:	andeq	r1, r3, r0, ror #3
   14094:	andeq	r1, r1, ip, asr #12
   14098:	andeq	r1, r3, r0, lsl #3
   1409c:	ldr	r3, [pc, #20]	; 140b8 <ftello64@plt+0x2a78>
   140a0:	ldr	r2, [pc, #20]	; 140bc <ftello64@plt+0x2a7c>
   140a4:	add	r3, pc, r3
   140a8:	ldr	r2, [r3, r2]
   140ac:	cmp	r2, #0
   140b0:	bxeq	lr
   140b4:	b	11484 <__gmon_start__@plt>
   140b8:	andeq	lr, r2, r4, asr pc
   140bc:	andeq	r0, r0, r0, ror #2
   140c0:	ldr	r0, [pc, #24]	; 140e0 <ftello64@plt+0x2aa0>
   140c4:	ldr	r3, [pc, #24]	; 140e4 <ftello64@plt+0x2aa4>
   140c8:	cmp	r3, r0
   140cc:	bxeq	lr
   140d0:	ldr	r3, [pc, #16]	; 140e8 <ftello64@plt+0x2aa8>
   140d4:	cmp	r3, #0
   140d8:	bxeq	lr
   140dc:	bx	r3
   140e0:	andeq	r3, r4, ip, asr #3
   140e4:	andeq	r3, r4, ip, asr #3
   140e8:	andeq	r0, r0, r0
   140ec:	ldr	r0, [pc, #36]	; 14118 <ftello64@plt+0x2ad8>
   140f0:	ldr	r1, [pc, #36]	; 1411c <ftello64@plt+0x2adc>
   140f4:	sub	r1, r1, r0
   140f8:	asr	r1, r1, #2
   140fc:	add	r1, r1, r1, lsr #31
   14100:	asrs	r1, r1, #1
   14104:	bxeq	lr
   14108:	ldr	r3, [pc, #16]	; 14120 <ftello64@plt+0x2ae0>
   1410c:	cmp	r3, #0
   14110:	bxeq	lr
   14114:	bx	r3
   14118:	andeq	r3, r4, ip, asr #3
   1411c:	andeq	r3, r4, ip, asr #3
   14120:	andeq	r0, r0, r0
   14124:	push	{r4, lr}
   14128:	ldr	r4, [pc, #24]	; 14148 <ftello64@plt+0x2b08>
   1412c:	ldrb	r3, [r4]
   14130:	cmp	r3, #0
   14134:	popne	{r4, pc}
   14138:	bl	140c0 <ftello64@plt+0x2a80>
   1413c:	mov	r3, #1
   14140:	strb	r3, [r4]
   14144:	pop	{r4, pc}
   14148:	strdeq	r3, [r4], -r4
   1414c:	b	140ec <ftello64@plt+0x2aac>
   14150:	strd	r4, [sp, #-20]!	; 0xffffffec
   14154:	movw	r4, #12792	; 0x31f8
   14158:	movt	r4, #4
   1415c:	ldr	ip, [r0, #4]
   14160:	strd	r6, [sp, #8]
   14164:	str	lr, [sp, #16]
   14168:	ldr	lr, [r1, #4]
   1416c:	ldrb	r3, [r4]
   14170:	cmp	lr, ip
   14174:	movlt	r7, lr
   14178:	movge	r7, ip
   1417c:	cmp	r3, #0
   14180:	bne	141e8 <ftello64@plt+0x2ba8>
   14184:	cmp	r7, #0
   14188:	ble	141c8 <ftello64@plt+0x2b88>
   1418c:	ldr	r3, [r0]
   14190:	ldr	r1, [r1]
   14194:	ldrb	r2, [r3]
   14198:	ldrb	r0, [r1]
   1419c:	subs	r0, r2, r0
   141a0:	bne	141d8 <ftello64@plt+0x2b98>
   141a4:	sub	r6, r3, #1
   141a8:	add	r6, r6, r7
   141ac:	b	141c0 <ftello64@plt+0x2b80>
   141b0:	ldrb	r2, [r3, #1]!
   141b4:	ldrb	r0, [r1, #1]!
   141b8:	subs	r0, r2, r0
   141bc:	bne	141d8 <ftello64@plt+0x2b98>
   141c0:	cmp	r3, r6
   141c4:	bne	141b0 <ftello64@plt+0x2b70>
   141c8:	cmp	lr, ip
   141cc:	bgt	14254 <ftello64@plt+0x2c14>
   141d0:	movlt	r0, #1
   141d4:	movge	r0, #0
   141d8:	ldrd	r4, [sp]
   141dc:	ldrd	r6, [sp, #8]
   141e0:	add	sp, sp, #16
   141e4:	pop	{pc}		; (ldr pc, [sp], #4)
   141e8:	cmp	r7, #0
   141ec:	ble	141c8 <ftello64@plt+0x2b88>
   141f0:	ldr	r6, [r0]
   141f4:	ldr	r5, [r1]
   141f8:	ldrb	r2, [r6]
   141fc:	ldrb	r3, [r5]
   14200:	add	r2, r4, r2
   14204:	ldrb	r2, [r2, #4]
   14208:	add	r3, r4, r3
   1420c:	ldrb	r0, [r3, #4]
   14210:	subs	r0, r2, r0
   14214:	bne	141d8 <ftello64@plt+0x2b98>
   14218:	mov	r1, r6
   1421c:	sub	r6, r6, #1
   14220:	add	r6, r6, r7
   14224:	b	14248 <ftello64@plt+0x2c08>
   14228:	ldrb	r2, [r1, #1]!
   1422c:	ldrb	r3, [r5, #1]!
   14230:	add	r2, r4, r2
   14234:	ldrb	r2, [r2, #4]
   14238:	add	r3, r4, r3
   1423c:	ldrb	r0, [r3, #4]
   14240:	subs	r0, r2, r0
   14244:	bne	141d8 <ftello64@plt+0x2b98>
   14248:	cmp	r6, r1
   1424c:	bne	14228 <ftello64@plt+0x2be8>
   14250:	b	141c8 <ftello64@plt+0x2b88>
   14254:	mvn	r0, #0
   14258:	b	141d8 <ftello64@plt+0x2b98>
   1425c:	str	r4, [sp, #-8]!
   14260:	str	lr, [sp, #4]
   14264:	bl	114e4 <__errno_location@plt>
   14268:	ldr	r4, [r0]
   1426c:	mov	r2, #5
   14270:	movw	r1, #4996	; 0x1384
   14274:	movt	r1, #3
   14278:	mov	r0, #0
   1427c:	bl	1137c <dcgettext@plt>
   14280:	mov	r2, r0
   14284:	mov	r0, #1
   14288:	mov	r1, r4
   1428c:	bl	11424 <error@plt>
   14290:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14294:	mov	r5, r0
   14298:	mov	r4, r0
   1429c:	strd	r6, [sp, #8]
   142a0:	strd	r8, [sp, #16]
   142a4:	strd	sl, [sp, #24]
   142a8:	str	lr, [sp, #32]
   142ac:	sub	sp, sp, #4
   142b0:	ldrb	r7, [r0]
   142b4:	cmp	r7, #0
   142b8:	beq	14394 <ftello64@plt+0x2d54>
   142bc:	mov	r1, #12
   142c0:	mov	r2, #92	; 0x5c
   142c4:	mov	r3, #9
   142c8:	mov	fp, #11
   142cc:	mov	sl, #10
   142d0:	mov	r9, #13
   142d4:	mov	r8, #7
   142d8:	b	142f0 <ftello64@plt+0x2cb0>
   142dc:	strb	r7, [r4], #1
   142e0:	ldrb	r7, [r5, #1]
   142e4:	mov	r5, r0
   142e8:	cmp	r7, #0
   142ec:	beq	14394 <ftello64@plt+0x2d54>
   142f0:	cmp	r7, #92	; 0x5c
   142f4:	add	r0, r5, #1
   142f8:	bne	142dc <ftello64@plt+0x2c9c>
   142fc:	ldrb	r6, [r5, #1]
   14300:	cmp	r6, #102	; 0x66
   14304:	beq	14514 <ftello64@plt+0x2ed4>
   14308:	bhi	143b8 <ftello64@plt+0x2d78>
   1430c:	cmp	r6, #97	; 0x61
   14310:	beq	14504 <ftello64@plt+0x2ec4>
   14314:	bhi	143e4 <ftello64@plt+0x2da4>
   14318:	cmp	r6, #0
   1431c:	beq	14394 <ftello64@plt+0x2d54>
   14320:	cmp	r6, #48	; 0x30
   14324:	bne	144d4 <ftello64@plt+0x2e94>
   14328:	ldrb	ip, [r5, #2]
   1432c:	sub	lr, ip, #48	; 0x30
   14330:	uxtb	r0, lr
   14334:	cmp	r0, #7
   14338:	addhi	r5, r5, #2
   1433c:	movhi	r0, #0
   14340:	bhi	14384 <ftello64@plt+0x2d44>
   14344:	ldrb	ip, [r5, #3]
   14348:	sub	ip, ip, #48	; 0x30
   1434c:	uxtb	r6, ip
   14350:	cmp	r6, #7
   14354:	bhi	14588 <ftello64@plt+0x2f48>
   14358:	ldrb	r0, [r5, #4]
   1435c:	add	ip, ip, lr, lsl #3
   14360:	sub	r0, r0, #48	; 0x30
   14364:	uxtb	lr, r0
   14368:	cmp	lr, #7
   1436c:	addhi	r5, r5, #4
   14370:	uxtbhi	r0, ip
   14374:	bhi	14384 <ftello64@plt+0x2d44>
   14378:	add	r0, r0, ip, lsl #3
   1437c:	add	r5, r5, #5
   14380:	uxtb	r0, r0
   14384:	strb	r0, [r4], #1
   14388:	ldrb	r7, [r5]
   1438c:	cmp	r7, #0
   14390:	bne	142f0 <ftello64@plt+0x2cb0>
   14394:	mov	r3, #0
   14398:	strb	r3, [r4]
   1439c:	add	sp, sp, #4
   143a0:	ldrd	r4, [sp]
   143a4:	ldrd	r6, [sp, #8]
   143a8:	ldrd	r8, [sp, #16]
   143ac:	ldrd	sl, [sp, #24]
   143b0:	add	sp, sp, #32
   143b4:	pop	{pc}		; (ldr pc, [sp], #4)
   143b8:	cmp	r6, #116	; 0x74
   143bc:	beq	144f4 <ftello64@plt+0x2eb4>
   143c0:	bhi	14404 <ftello64@plt+0x2dc4>
   143c4:	cmp	r6, #110	; 0x6e
   143c8:	beq	14534 <ftello64@plt+0x2ef4>
   143cc:	cmp	r6, #114	; 0x72
   143d0:	bne	144d4 <ftello64@plt+0x2e94>
   143d4:	add	r5, r5, #2
   143d8:	strb	r9, [r4], #1
   143dc:	ldrb	r7, [r5]
   143e0:	b	142e8 <ftello64@plt+0x2ca8>
   143e4:	cmp	r6, #98	; 0x62
   143e8:	beq	144c0 <ftello64@plt+0x2e80>
   143ec:	cmp	r6, #99	; 0x63
   143f0:	bne	144d4 <ftello64@plt+0x2e94>
   143f4:	ldrb	r3, [r0, #1]!
   143f8:	cmp	r3, #0
   143fc:	bne	143f4 <ftello64@plt+0x2db4>
   14400:	b	14394 <ftello64@plt+0x2d54>
   14404:	cmp	r6, #118	; 0x76
   14408:	beq	14524 <ftello64@plt+0x2ee4>
   1440c:	cmp	r6, #120	; 0x78
   14410:	bne	144d4 <ftello64@plt+0x2e94>
   14414:	bl	114a8 <__ctype_b_loc@plt>
   14418:	ldrb	lr, [r5, #2]
   1441c:	mov	r1, #12
   14420:	mov	r2, #92	; 0x5c
   14424:	mov	r3, #9
   14428:	ldr	ip, [r0]
   1442c:	lsl	r0, lr, #1
   14430:	ldrh	r0, [ip, r0]
   14434:	tst	r0, #4096	; 0x1000
   14438:	beq	1456c <ftello64@plt+0x2f2c>
   1443c:	sub	r0, lr, #97	; 0x61
   14440:	cmp	r0, #5
   14444:	subls	r0, lr, #87	; 0x57
   14448:	bhi	14544 <ftello64@plt+0x2f04>
   1444c:	ldrb	lr, [r5, #3]
   14450:	lsl	r6, lr, #1
   14454:	ldrh	r6, [ip, r6]
   14458:	tst	r6, #4096	; 0x1000
   1445c:	beq	14588 <ftello64@plt+0x2f48>
   14460:	sub	r6, lr, #97	; 0x61
   14464:	lsl	r0, r0, #4
   14468:	cmp	r6, #5
   1446c:	subls	lr, lr, #87	; 0x57
   14470:	bhi	14558 <ftello64@plt+0x2f18>
   14474:	ldrb	r6, [r5, #4]
   14478:	add	r0, r0, lr
   1447c:	lsl	lr, r6, #1
   14480:	ldrh	ip, [ip, lr]
   14484:	tst	ip, #4096	; 0x1000
   14488:	addeq	r5, r5, #4
   1448c:	beq	14384 <ftello64@plt+0x2d44>
   14490:	sub	ip, r6, #97	; 0x61
   14494:	lsl	r0, r0, #4
   14498:	cmp	ip, #5
   1449c:	subls	r6, r6, #87	; 0x57
   144a0:	bls	144b4 <ftello64@plt+0x2e74>
   144a4:	sub	ip, r6, #65	; 0x41
   144a8:	cmp	ip, #5
   144ac:	subhi	r6, r6, #48	; 0x30
   144b0:	subls	r6, r6, #55	; 0x37
   144b4:	add	r0, r0, r6
   144b8:	add	r5, r5, #5
   144bc:	b	14384 <ftello64@plt+0x2d44>
   144c0:	mov	r0, #8
   144c4:	add	r5, r5, #2
   144c8:	strb	r0, [r4], #1
   144cc:	ldrb	r7, [r5]
   144d0:	b	142e8 <ftello64@plt+0x2ca8>
   144d4:	mov	r0, r4
   144d8:	add	r5, r5, #2
   144dc:	strb	r2, [r0], #2
   144e0:	ldrb	ip, [r5, #-1]
   144e4:	strb	ip, [r4, #1]
   144e8:	mov	r4, r0
   144ec:	ldrb	r7, [r5]
   144f0:	b	142e8 <ftello64@plt+0x2ca8>
   144f4:	add	r5, r5, #2
   144f8:	strb	r3, [r4], #1
   144fc:	ldrb	r7, [r5]
   14500:	b	142e8 <ftello64@plt+0x2ca8>
   14504:	add	r5, r5, #2
   14508:	strb	r8, [r4], #1
   1450c:	ldrb	r7, [r5]
   14510:	b	142e8 <ftello64@plt+0x2ca8>
   14514:	add	r5, r5, #2
   14518:	strb	r1, [r4], #1
   1451c:	ldrb	r7, [r5]
   14520:	b	142e8 <ftello64@plt+0x2ca8>
   14524:	add	r5, r5, #2
   14528:	strb	fp, [r4], #1
   1452c:	ldrb	r7, [r5]
   14530:	b	142e8 <ftello64@plt+0x2ca8>
   14534:	add	r5, r5, #2
   14538:	strb	sl, [r4], #1
   1453c:	ldrb	r7, [r5]
   14540:	b	142e8 <ftello64@plt+0x2ca8>
   14544:	sub	r0, lr, #65	; 0x41
   14548:	cmp	r0, #5
   1454c:	subhi	r0, lr, #48	; 0x30
   14550:	subls	r0, lr, #55	; 0x37
   14554:	b	1444c <ftello64@plt+0x2e0c>
   14558:	sub	r6, lr, #65	; 0x41
   1455c:	cmp	r6, #5
   14560:	subhi	lr, lr, #48	; 0x30
   14564:	subls	lr, lr, #55	; 0x37
   14568:	b	14474 <ftello64@plt+0x2e34>
   1456c:	mov	r0, r4
   14570:	add	r5, r5, #2
   14574:	strb	r7, [r0], #2
   14578:	strb	r6, [r4, #1]
   1457c:	mov	r4, r0
   14580:	ldrb	r7, [r5]
   14584:	b	142e8 <ftello64@plt+0x2ca8>
   14588:	add	r5, r5, #3
   1458c:	b	14384 <ftello64@plt+0x2d44>
   14590:	movw	r3, #12792	; 0x31f8
   14594:	movt	r3, #4
   14598:	strd	r4, [sp, #-20]!	; 0xffffffec
   1459c:	ldrb	ip, [r3], #4
   145a0:	mov	r4, r0
   145a4:	mov	r5, #0
   145a8:	strd	r6, [sp, #8]
   145ac:	add	r1, r0, #36	; 0x24
   145b0:	ldr	r6, [r4], #4
   145b4:	str	lr, [sp, #16]
   145b8:	sub	sp, sp, #12
   145bc:	str	r5, [r0, #4]
   145c0:	cmp	ip, r5
   145c4:	str	r5, [r0, #8]
   145c8:	moveq	r3, r5
   145cc:	str	r1, [r0, #20]
   145d0:	str	r3, [r0, #24]
   145d4:	mov	r0, r6
   145d8:	bl	114cc <strlen@plt>
   145dc:	mov	r1, r0
   145e0:	mov	r2, r4
   145e4:	mov	r0, r6
   145e8:	bl	2b86c <ftello64@plt+0x1a22c>
   145ec:	subs	r7, r0, #0
   145f0:	bne	14610 <ftello64@plt+0x2fd0>
   145f4:	mov	r0, r4
   145f8:	add	sp, sp, #12
   145fc:	ldrd	r4, [sp]
   14600:	ldrd	r6, [sp, #8]
   14604:	ldr	lr, [sp, #16]
   14608:	add	sp, sp, #20
   1460c:	b	2b908 <ftello64@plt+0x1a2c8>
   14610:	mov	r2, #5
   14614:	movw	r1, #5032	; 0x13a8
   14618:	movt	r1, #3
   1461c:	mov	r0, r5
   14620:	bl	1137c <dcgettext@plt>
   14624:	mov	r4, r0
   14628:	mov	r0, r6
   1462c:	bl	19d94 <ftello64@plt+0x8754>
   14630:	mov	r2, r4
   14634:	mov	r3, r7
   14638:	str	r0, [sp]
   1463c:	mov	r1, r5
   14640:	mov	r0, #1
   14644:	bl	11424 <error@plt>
   14648:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1464c:	strd	r6, [sp, #8]
   14650:	strd	r8, [sp, #16]
   14654:	str	lr, [sp, #24]
   14658:	sub	sp, sp, #20
   1465c:	add	r3, sp, #16
   14660:	stmdb	r3, {r0, r1}
   14664:	ldrd	r4, [sp, #8]
   14668:	cmp	r5, r4
   1466c:	bls	14740 <ftello64@plt+0x3100>
   14670:	movw	r7, #12792	; 0x31f8
   14674:	movt	r7, #4
   14678:	movw	r6, #12780	; 0x31ec
   1467c:	movt	r6, #4
   14680:	movw	r9, #5060	; 0x13c4
   14684:	movt	r9, #3
   14688:	movw	r8, #5052	; 0x13bc
   1468c:	movt	r8, #3
   14690:	sub	r4, r4, #1
   14694:	sub	r5, r5, #1
   14698:	b	146fc <ftello64@plt+0x30bc>
   1469c:	cmp	r2, #92	; 0x5c
   146a0:	beq	147f4 <ftello64@plt+0x31b4>
   146a4:	bhi	1479c <ftello64@plt+0x315c>
   146a8:	cmp	r2, #34	; 0x22
   146ac:	bne	14758 <ftello64@plt+0x3118>
   146b0:	ldr	r0, [r6]
   146b4:	ldr	r3, [r0, #20]
   146b8:	ldr	r1, [r0, #24]
   146bc:	cmp	r3, r1
   146c0:	addcc	r1, r3, #1
   146c4:	strcc	r1, [r0, #20]
   146c8:	strbcc	r2, [r3]
   146cc:	bcs	1480c <ftello64@plt+0x31cc>
   146d0:	ldr	r0, [r6]
   146d4:	ldr	r3, [r0, #20]
   146d8:	ldr	r2, [r0, #24]
   146dc:	cmp	r3, r2
   146e0:	addcc	r1, r3, #1
   146e4:	movcc	r2, #34	; 0x22
   146e8:	strcc	r1, [r0, #20]
   146ec:	strbcc	r2, [r3]
   146f0:	bcs	14818 <ftello64@plt+0x31d8>
   146f4:	cmp	r5, r4
   146f8:	beq	14740 <ftello64@plt+0x3100>
   146fc:	ldrb	r2, [r4, #1]!
   14700:	add	r3, r7, r2
   14704:	ldrb	r3, [r3, #260]	; 0x104
   14708:	cmp	r3, #0
   1470c:	bne	1469c <ftello64@plt+0x305c>
   14710:	ldr	r0, [r6]
   14714:	ldr	r3, [r0, #20]
   14718:	ldr	r1, [r0, #24]
   1471c:	cmp	r3, r1
   14720:	addcc	r1, r3, #1
   14724:	strcc	r1, [r0, #20]
   14728:	strbcc	r2, [r3]
   1472c:	bcc	146f4 <ftello64@plt+0x30b4>
   14730:	mov	r1, r2
   14734:	bl	1158c <__overflow@plt>
   14738:	cmp	r5, r4
   1473c:	bne	146fc <ftello64@plt+0x30bc>
   14740:	add	sp, sp, #20
   14744:	ldrd	r4, [sp]
   14748:	ldrd	r6, [sp, #8]
   1474c:	ldrd	r8, [sp, #16]
   14750:	add	sp, sp, #24
   14754:	pop	{pc}		; (ldr pc, [sp], #4)
   14758:	bcc	147b4 <ftello64@plt+0x3174>
   1475c:	cmp	r2, #38	; 0x26
   14760:	bhi	147b4 <ftello64@plt+0x3174>
   14764:	ldr	r0, [r6]
   14768:	ldr	r3, [r0, #20]
   1476c:	ldr	r1, [r0, #24]
   14770:	cmp	r3, r1
   14774:	addcc	ip, r3, #1
   14778:	movcc	r1, #92	; 0x5c
   1477c:	strcc	ip, [r0, #20]
   14780:	strbcc	r1, [r3]
   14784:	bcc	14710 <ftello64@plt+0x30d0>
   14788:	mov	r1, #92	; 0x5c
   1478c:	str	r2, [sp, #4]
   14790:	bl	1158c <__overflow@plt>
   14794:	ldr	r2, [sp, #4]
   14798:	b	14710 <ftello64@plt+0x30d0>
   1479c:	cmp	r2, #123	; 0x7b
   147a0:	beq	147e4 <ftello64@plt+0x31a4>
   147a4:	cmp	r2, #125	; 0x7d
   147a8:	beq	147e4 <ftello64@plt+0x31a4>
   147ac:	cmp	r2, #95	; 0x5f
   147b0:	beq	14764 <ftello64@plt+0x3124>
   147b4:	ldr	r0, [r6]
   147b8:	ldr	r3, [r0, #20]
   147bc:	ldr	r2, [r0, #24]
   147c0:	cmp	r3, r2
   147c4:	addcc	r1, r3, #1
   147c8:	movcc	r2, #32
   147cc:	strcc	r1, [r0, #20]
   147d0:	strbcc	r2, [r3]
   147d4:	bcc	146f4 <ftello64@plt+0x30b4>
   147d8:	mov	r1, #32
   147dc:	bl	1158c <__overflow@plt>
   147e0:	b	146f4 <ftello64@plt+0x30b4>
   147e4:	mov	r1, r8
   147e8:	mov	r0, #1
   147ec:	bl	11538 <__printf_chk@plt>
   147f0:	b	146f4 <ftello64@plt+0x30b4>
   147f4:	mov	r2, #12
   147f8:	mov	r1, #1
   147fc:	ldr	r3, [r6]
   14800:	mov	r0, r9
   14804:	bl	1134c <fwrite_unlocked@plt>
   14808:	b	146f4 <ftello64@plt+0x30b4>
   1480c:	mov	r1, r2
   14810:	bl	1158c <__overflow@plt>
   14814:	b	146d0 <ftello64@plt+0x3090>
   14818:	mov	r1, #34	; 0x22
   1481c:	bl	1158c <__overflow@plt>
   14820:	b	146f4 <ftello64@plt+0x30b4>
   14824:	strd	r4, [sp, #-16]!
   14828:	subs	r5, r0, #0
   1482c:	mov	r4, r1
   14830:	str	r6, [sp, #8]
   14834:	mov	r6, r2
   14838:	str	lr, [sp, #12]
   1483c:	sub	sp, sp, #8
   14840:	beq	14850 <ftello64@plt+0x3210>
   14844:	ldrb	r3, [r5]
   14848:	cmp	r3, #0
   1484c:	bne	148a0 <ftello64@plt+0x3260>
   14850:	movw	r5, #12776	; 0x31e8
   14854:	movt	r5, #4
   14858:	add	r2, sp, #4
   1485c:	mov	r1, #0
   14860:	ldr	r0, [r5]
   14864:	bl	19f28 <ftello64@plt+0x88e8>
   14868:	cmp	r0, #0
   1486c:	str	r0, [r4]
   14870:	beq	14900 <ftello64@plt+0x32c0>
   14874:	ldr	r0, [r5]
   14878:	bl	115c8 <clearerr_unlocked@plt>
   1487c:	ldr	r0, [r4]
   14880:	ldr	r3, [sp, #4]
   14884:	add	r0, r0, r3
   14888:	str	r0, [r6]
   1488c:	add	sp, sp, #8
   14890:	ldrd	r4, [sp]
   14894:	ldr	r6, [sp, #8]
   14898:	add	sp, sp, #12
   1489c:	pop	{pc}		; (ldr pc, [sp], #4)
   148a0:	movw	r1, #5076	; 0x13d4
   148a4:	movt	r1, #3
   148a8:	bl	112b0 <strcmp@plt>
   148ac:	cmp	r0, #0
   148b0:	beq	14850 <ftello64@plt+0x3210>
   148b4:	add	r2, sp, #4
   148b8:	mov	r1, #0
   148bc:	mov	r0, r5
   148c0:	bl	1a26c <ftello64@plt+0x8c2c>
   148c4:	cmp	r0, #0
   148c8:	str	r0, [r4]
   148cc:	bne	14880 <ftello64@plt+0x3240>
   148d0:	bl	114e4 <__errno_location@plt>
   148d4:	ldr	r4, [r0]
   148d8:	mov	r2, r5
   148dc:	mov	r1, #3
   148e0:	mov	r0, #0
   148e4:	bl	195e8 <ftello64@plt+0x7fa8>
   148e8:	mov	r3, r0
   148ec:	movw	r2, #7100	; 0x1bbc
   148f0:	movt	r2, #3
   148f4:	mov	r1, r4
   148f8:	mov	r0, #1
   148fc:	bl	11424 <error@plt>
   14900:	bl	114e4 <__errno_location@plt>
   14904:	movw	r5, #5076	; 0x13d4
   14908:	movt	r5, #3
   1490c:	ldr	r4, [r0]
   14910:	b	148d8 <ftello64@plt+0x3298>
   14914:	strd	r4, [sp, #-20]!	; 0xffffffec
   14918:	strd	r6, [sp, #8]
   1491c:	mov	r6, r1
   14920:	str	lr, [sp, #16]
   14924:	sub	sp, sp, #12
   14928:	mov	r1, sp
   1492c:	add	r2, sp, #4
   14930:	bl	14824 <ftello64@plt+0x31e4>
   14934:	ldm	sp, {r5, ip}
   14938:	mov	r0, #0
   1493c:	str	r0, [r6]
   14940:	str	r0, [r6, #4]
   14944:	str	r0, [r6, #8]
   14948:	cmp	r5, ip
   1494c:	movcs	r1, r0
   14950:	bcs	14984 <ftello64@plt+0x3344>
   14954:	add	r7, r6, #4
   14958:	mov	r1, r0
   1495c:	mov	r3, r5
   14960:	mov	r4, r3
   14964:	ldrb	r2, [r3], #1
   14968:	cmp	r2, #10
   1496c:	beq	149a8 <ftello64@plt+0x3368>
   14970:	cmp	ip, r3
   14974:	mov	r4, r3
   14978:	bhi	14960 <ftello64@plt+0x3320>
   1497c:	cmp	r5, r3
   14980:	bcc	149b0 <ftello64@plt+0x3370>
   14984:	mov	r2, #8
   14988:	movw	r3, #16720	; 0x4150
   1498c:	movt	r3, #1
   14990:	bl	115ec <qsort@plt>
   14994:	add	sp, sp, #12
   14998:	ldrd	r4, [sp]
   1499c:	ldrd	r6, [sp, #8]
   149a0:	add	sp, sp, #16
   149a4:	pop	{pc}		; (ldr pc, [sp], #4)
   149a8:	cmp	r5, r4
   149ac:	bcs	149d4 <ftello64@plt+0x3394>
   149b0:	ldr	r3, [r6, #4]
   149b4:	cmp	r1, r3
   149b8:	beq	149ec <ftello64@plt+0x33ac>
   149bc:	add	r3, r0, r1, lsl #3
   149c0:	sub	r2, r4, r5
   149c4:	str	r5, [r0, r1, lsl #3]
   149c8:	add	r1, r1, #1
   149cc:	str	r2, [r3, #4]
   149d0:	str	r1, [r6, #8]
   149d4:	cmp	r4, ip
   149d8:	bcs	14984 <ftello64@plt+0x3344>
   149dc:	add	r5, r4, #1
   149e0:	cmp	r5, ip
   149e4:	bcc	1495c <ftello64@plt+0x331c>
   149e8:	b	14984 <ftello64@plt+0x3344>
   149ec:	mov	r1, r7
   149f0:	mov	r2, #8
   149f4:	bl	2d5dc <ftello64@plt+0x1bf9c>
   149f8:	str	r0, [r6]
   149fc:	ldr	ip, [sp, #4]
   14a00:	ldr	r1, [r6, #8]
   14a04:	b	149bc <ftello64@plt+0x337c>
   14a08:	movw	ip, #12792	; 0x31f8
   14a0c:	movt	ip, #4
   14a10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14a14:	ldrb	r3, [ip]
   14a18:	strd	r6, [sp, #8]
   14a1c:	str	lr, [sp, #20]
   14a20:	ldr	r4, [r1, #4]
   14a24:	str	r8, [sp, #16]
   14a28:	ldr	lr, [r0, #4]
   14a2c:	cmp	r4, lr
   14a30:	movlt	r8, r4
   14a34:	movge	r8, lr
   14a38:	cmp	r3, #0
   14a3c:	bne	14ac0 <ftello64@plt+0x3480>
   14a40:	cmp	r8, #0
   14a44:	ble	14a84 <ftello64@plt+0x3444>
   14a48:	ldr	r2, [r0]
   14a4c:	ldr	ip, [r1]
   14a50:	ldrb	r5, [r2]
   14a54:	ldrb	r3, [ip]
   14a58:	subs	r3, r5, r3
   14a5c:	bne	14aa8 <ftello64@plt+0x3468>
   14a60:	sub	r7, r2, #1
   14a64:	add	r7, r7, r8
   14a68:	b	14a7c <ftello64@plt+0x343c>
   14a6c:	ldrb	r5, [r2, #1]!
   14a70:	ldrb	r3, [ip, #1]!
   14a74:	subs	r3, r5, r3
   14a78:	bne	14aa8 <ftello64@plt+0x3468>
   14a7c:	cmp	r2, r7
   14a80:	bne	14a6c <ftello64@plt+0x342c>
   14a84:	cmp	r4, lr
   14a88:	bgt	14b28 <ftello64@plt+0x34e8>
   14a8c:	bne	14b30 <ftello64@plt+0x34f0>
   14a90:	ldr	r2, [r0]
   14a94:	ldr	r3, [r1]
   14a98:	cmp	r2, r3
   14a9c:	bcc	14b28 <ftello64@plt+0x34e8>
   14aa0:	movhi	r3, #1
   14aa4:	movls	r3, #0
   14aa8:	ldrd	r4, [sp]
   14aac:	mov	r0, r3
   14ab0:	ldrd	r6, [sp, #8]
   14ab4:	ldr	r8, [sp, #16]
   14ab8:	add	sp, sp, #20
   14abc:	pop	{pc}		; (ldr pc, [sp], #4)
   14ac0:	cmp	r8, #0
   14ac4:	ble	14a84 <ftello64@plt+0x3444>
   14ac8:	ldr	r5, [r0]
   14acc:	ldr	r6, [r1]
   14ad0:	ldrb	r3, [r5]
   14ad4:	ldrb	r2, [r6]
   14ad8:	add	r3, ip, r3
   14adc:	ldrb	r7, [r3, #4]
   14ae0:	add	r2, ip, r2
   14ae4:	ldrb	r3, [r2, #4]
   14ae8:	subs	r3, r7, r3
   14aec:	bne	14aa8 <ftello64@plt+0x3468>
   14af0:	sub	r7, r5, #1
   14af4:	add	r7, r7, r8
   14af8:	b	14b1c <ftello64@plt+0x34dc>
   14afc:	ldrb	r3, [r5, #1]!
   14b00:	ldrb	r2, [r6, #1]!
   14b04:	add	r3, ip, r3
   14b08:	ldrb	r8, [r3, #4]
   14b0c:	add	r2, ip, r2
   14b10:	ldrb	r3, [r2, #4]
   14b14:	subs	r3, r8, r3
   14b18:	bne	14aa8 <ftello64@plt+0x3468>
   14b1c:	cmp	r7, r5
   14b20:	bne	14afc <ftello64@plt+0x34bc>
   14b24:	b	14a84 <ftello64@plt+0x3444>
   14b28:	mvn	r3, #0
   14b2c:	b	14aa8 <ftello64@plt+0x3468>
   14b30:	mov	r3, #1
   14b34:	b	14aa8 <ftello64@plt+0x3468>
   14b38:	subs	r6, r0, #0
   14b3c:	str	r7, [sp, #-8]!
   14b40:	str	lr, [sp, #4]
   14b44:	sub	sp, sp, #56	; 0x38
   14b48:	beq	14b90 <ftello64@plt+0x3550>
   14b4c:	movw	r3, #12768	; 0x31e0
   14b50:	movt	r3, #4
   14b54:	ldr	r4, [r3]
   14b58:	mov	r2, #5
   14b5c:	movw	r1, #5084	; 0x13dc
   14b60:	movt	r1, #3
   14b64:	mov	r0, #0
   14b68:	bl	1137c <dcgettext@plt>
   14b6c:	movw	r3, #14348	; 0x380c
   14b70:	movt	r3, #4
   14b74:	mov	r2, r0
   14b78:	mov	r1, #1
   14b7c:	ldr	r3, [r3]
   14b80:	mov	r0, r4
   14b84:	bl	11550 <__fprintf_chk@plt>
   14b88:	mov	r0, r6
   14b8c:	bl	114b4 <exit@plt>
   14b90:	mov	r2, #5
   14b94:	movw	r1, #5124	; 0x1404
   14b98:	movt	r1, #3
   14b9c:	movw	r7, #12780	; 0x31ec
   14ba0:	movt	r7, #4
   14ba4:	bl	1137c <dcgettext@plt>
   14ba8:	movw	r3, #14348	; 0x380c
   14bac:	movt	r3, #4
   14bb0:	ldr	r3, [r3]
   14bb4:	mov	r1, r0
   14bb8:	mov	r0, #1
   14bbc:	mov	r2, r3
   14bc0:	bl	11538 <__printf_chk@plt>
   14bc4:	mov	r2, #5
   14bc8:	movw	r1, #5216	; 0x1460
   14bcc:	movt	r1, #3
   14bd0:	mov	r0, r6
   14bd4:	bl	1137c <dcgettext@plt>
   14bd8:	ldr	r1, [r7]
   14bdc:	bl	11268 <fputs_unlocked@plt>
   14be0:	mov	r2, #5
   14be4:	movw	r1, #5296	; 0x14b0
   14be8:	movt	r1, #3
   14bec:	mov	r0, r6
   14bf0:	bl	1137c <dcgettext@plt>
   14bf4:	ldr	r1, [r7]
   14bf8:	bl	11268 <fputs_unlocked@plt>
   14bfc:	mov	r2, #5
   14c00:	movw	r1, #5352	; 0x14e8
   14c04:	movt	r1, #3
   14c08:	mov	r0, r6
   14c0c:	bl	1137c <dcgettext@plt>
   14c10:	ldr	r1, [r7]
   14c14:	bl	11268 <fputs_unlocked@plt>
   14c18:	mov	r2, #5
   14c1c:	movw	r1, #5428	; 0x1534
   14c20:	movt	r1, #3
   14c24:	mov	r0, r6
   14c28:	bl	1137c <dcgettext@plt>
   14c2c:	ldr	r1, [r7]
   14c30:	bl	11268 <fputs_unlocked@plt>
   14c34:	mov	r2, #5
   14c38:	movw	r1, #5572	; 0x15c4
   14c3c:	movt	r1, #3
   14c40:	mov	r0, r6
   14c44:	bl	1137c <dcgettext@plt>
   14c48:	ldr	r1, [r7]
   14c4c:	bl	11268 <fputs_unlocked@plt>
   14c50:	mov	r2, #5
   14c54:	movw	r1, #5700	; 0x1644
   14c58:	movt	r1, #3
   14c5c:	mov	r0, r6
   14c60:	bl	1137c <dcgettext@plt>
   14c64:	ldr	r1, [r7]
   14c68:	bl	11268 <fputs_unlocked@plt>
   14c6c:	mov	r2, #5
   14c70:	movw	r1, #6052	; 0x17a4
   14c74:	movt	r1, #3
   14c78:	mov	r0, r6
   14c7c:	bl	1137c <dcgettext@plt>
   14c80:	ldr	r1, [r7]
   14c84:	bl	11268 <fputs_unlocked@plt>
   14c88:	mov	r2, #5
   14c8c:	movw	r1, #6472	; 0x1948
   14c90:	movt	r1, #3
   14c94:	mov	r0, r6
   14c98:	bl	1137c <dcgettext@plt>
   14c9c:	ldr	r1, [r7]
   14ca0:	bl	11268 <fputs_unlocked@plt>
   14ca4:	mov	r2, #5
   14ca8:	movw	r1, #6680	; 0x1a18
   14cac:	movt	r1, #3
   14cb0:	mov	r0, r6
   14cb4:	bl	1137c <dcgettext@plt>
   14cb8:	ldr	r1, [r7]
   14cbc:	bl	11268 <fputs_unlocked@plt>
   14cc0:	mov	r2, #5
   14cc4:	movw	r1, #6728	; 0x1a48
   14cc8:	movt	r1, #3
   14ccc:	mov	r0, r6
   14cd0:	bl	1137c <dcgettext@plt>
   14cd4:	ldr	r1, [r7]
   14cd8:	bl	11268 <fputs_unlocked@plt>
   14cdc:	movw	lr, #4616	; 0x1208
   14ce0:	movt	lr, #3
   14ce4:	ldr	ip, [lr]
   14ce8:	ldr	r4, [lr, #4]
   14cec:	ldrd	r8, [lr, #8]
   14cf0:	subs	r1, ip, #0
   14cf4:	str	ip, [sp]
   14cf8:	ldrd	r2, [lr, #16]
   14cfc:	str	r4, [sp, #4]
   14d00:	ldrd	r4, [lr, #24]
   14d04:	strd	r8, [sp, #8]
   14d08:	ldrd	r8, [lr, #32]
   14d0c:	strd	r2, [sp, #16]
   14d10:	ldrd	r2, [lr, #40]	; 0x28
   14d14:	strd	r4, [sp, #24]
   14d18:	ldrd	r4, [lr, #48]	; 0x30
   14d1c:	strd	r8, [sp, #32]
   14d20:	strd	r2, [sp, #40]	; 0x28
   14d24:	strd	r4, [sp, #48]	; 0x30
   14d28:	movwne	r5, #5080	; 0x13d8
   14d2c:	mov	r4, sp
   14d30:	movtne	r5, #3
   14d34:	bne	14e2c <ftello64@plt+0x37ec>
   14d38:	ldr	r4, [r4, #4]
   14d3c:	movw	r1, #6784	; 0x1a80
   14d40:	movt	r1, #3
   14d44:	mov	r2, #5
   14d48:	cmp	r4, #0
   14d4c:	beq	14e40 <ftello64@plt+0x3800>
   14d50:	mov	r0, #0
   14d54:	bl	1137c <dcgettext@plt>
   14d58:	mov	r1, r0
   14d5c:	movw	r3, #6808	; 0x1a98
   14d60:	movt	r3, #3
   14d64:	movw	r2, #6848	; 0x1ac0
   14d68:	movt	r2, #3
   14d6c:	mov	r0, #1
   14d70:	bl	11538 <__printf_chk@plt>
   14d74:	mov	r1, #0
   14d78:	mov	r0, #5
   14d7c:	bl	11598 <setlocale@plt>
   14d80:	cmp	r0, #0
   14d84:	movweq	r5, #5080	; 0x13d8
   14d88:	movteq	r5, #3
   14d8c:	beq	14db0 <ftello64@plt+0x3770>
   14d90:	movw	r1, #6864	; 0x1ad0
   14d94:	movt	r1, #3
   14d98:	mov	r2, #3
   14d9c:	movw	r5, #5080	; 0x13d8
   14da0:	movt	r5, #3
   14da4:	bl	11610 <strncmp@plt>
   14da8:	cmp	r0, #0
   14dac:	bne	14ef8 <ftello64@plt+0x38b8>
   14db0:	mov	r2, #5
   14db4:	movw	r1, #6940	; 0x1b1c
   14db8:	movt	r1, #3
   14dbc:	mov	r0, #0
   14dc0:	bl	1137c <dcgettext@plt>
   14dc4:	mov	r1, r0
   14dc8:	movw	r3, #5080	; 0x13d8
   14dcc:	movt	r3, #3
   14dd0:	movw	r2, #6808	; 0x1a98
   14dd4:	movt	r2, #3
   14dd8:	mov	r0, #1
   14ddc:	bl	11538 <__printf_chk@plt>
   14de0:	mov	r2, #5
   14de4:	movw	r1, #6968	; 0x1b38
   14de8:	movt	r1, #3
   14dec:	mov	r0, #0
   14df0:	bl	1137c <dcgettext@plt>
   14df4:	movw	r2, #7340	; 0x1cac
   14df8:	movt	r2, #3
   14dfc:	cmp	r4, r5
   14e00:	movw	r3, #5568	; 0x15c0
   14e04:	movt	r3, #3
   14e08:	mov	r1, r0
   14e0c:	moveq	r3, r2
   14e10:	mov	r2, r4
   14e14:	mov	r0, #1
   14e18:	bl	11538 <__printf_chk@plt>
   14e1c:	b	14b88 <ftello64@plt+0x3548>
   14e20:	ldr	r1, [r4, #8]!
   14e24:	cmp	r1, #0
   14e28:	beq	14d38 <ftello64@plt+0x36f8>
   14e2c:	mov	r0, r5
   14e30:	bl	112b0 <strcmp@plt>
   14e34:	cmp	r0, #0
   14e38:	bne	14e20 <ftello64@plt+0x37e0>
   14e3c:	b	14d38 <ftello64@plt+0x36f8>
   14e40:	mov	r0, r4
   14e44:	bl	1137c <dcgettext@plt>
   14e48:	mov	r1, r0
   14e4c:	movw	r3, #6808	; 0x1a98
   14e50:	movt	r3, #3
   14e54:	movw	r2, #6848	; 0x1ac0
   14e58:	movt	r2, #3
   14e5c:	mov	r0, #1
   14e60:	bl	11538 <__printf_chk@plt>
   14e64:	mov	r1, r4
   14e68:	mov	r0, #5
   14e6c:	bl	11598 <setlocale@plt>
   14e70:	cmp	r0, #0
   14e74:	beq	14e90 <ftello64@plt+0x3850>
   14e78:	movw	r1, #6864	; 0x1ad0
   14e7c:	movt	r1, #3
   14e80:	mov	r2, #3
   14e84:	bl	11610 <strncmp@plt>
   14e88:	cmp	r0, #0
   14e8c:	bne	14eec <ftello64@plt+0x38ac>
   14e90:	mov	r2, #5
   14e94:	movw	r1, #6940	; 0x1b1c
   14e98:	movt	r1, #3
   14e9c:	mov	r0, #0
   14ea0:	bl	1137c <dcgettext@plt>
   14ea4:	mov	r1, r0
   14ea8:	movw	r3, #5080	; 0x13d8
   14eac:	movt	r3, #3
   14eb0:	movw	r2, #6808	; 0x1a98
   14eb4:	movt	r2, #3
   14eb8:	mov	r0, #1
   14ebc:	bl	11538 <__printf_chk@plt>
   14ec0:	movw	r1, #6968	; 0x1b38
   14ec4:	movt	r1, #3
   14ec8:	mov	r2, #5
   14ecc:	mov	r0, #0
   14ed0:	bl	1137c <dcgettext@plt>
   14ed4:	movw	r4, #5080	; 0x13d8
   14ed8:	movt	r4, #3
   14edc:	movw	r3, #7340	; 0x1cac
   14ee0:	movt	r3, #3
   14ee4:	mov	r1, r0
   14ee8:	b	14e10 <ftello64@plt+0x37d0>
   14eec:	movw	r5, #5080	; 0x13d8
   14ef0:	movt	r5, #3
   14ef4:	mov	r4, r5
   14ef8:	mov	r2, #5
   14efc:	movw	r1, #6868	; 0x1ad4
   14f00:	movt	r1, #3
   14f04:	mov	r0, #0
   14f08:	bl	1137c <dcgettext@plt>
   14f0c:	ldr	r1, [r7]
   14f10:	bl	11268 <fputs_unlocked@plt>
   14f14:	b	14db0 <ftello64@plt+0x3770>
   14f18:	mov	r0, #1
   14f1c:	b	14b38 <ftello64@plt+0x34f8>
   14f20:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14f24:	mov	r4, r1
   14f28:	strd	r6, [sp, #8]
   14f2c:	mov	r6, r2
   14f30:	strd	r8, [sp, #16]
   14f34:	mov	r8, r3
   14f38:	strd	sl, [sp, #24]
   14f3c:	mov	sl, r0
   14f40:	str	lr, [sp, #32]
   14f44:	sub	sp, sp, #12
   14f48:	str	r2, [sp]
   14f4c:	bl	114cc <strlen@plt>
   14f50:	ldr	fp, [r4]
   14f54:	cmp	fp, #0
   14f58:	beq	15068 <ftello64@plt+0x3a28>
   14f5c:	cmp	r6, #0
   14f60:	mov	r7, r0
   14f64:	beq	15014 <ftello64@plt+0x39d4>
   14f68:	mov	r5, #0
   14f6c:	mvn	r9, #0
   14f70:	str	r5, [sp, #4]
   14f74:	mov	r2, r7
   14f78:	mov	r1, sl
   14f7c:	mov	r0, fp
   14f80:	bl	11610 <strncmp@plt>
   14f84:	cmp	r0, #0
   14f88:	mov	r0, fp
   14f8c:	bne	14fcc <ftello64@plt+0x398c>
   14f90:	bl	114cc <strlen@plt>
   14f94:	ldr	r3, [sp]
   14f98:	cmp	r0, r7
   14f9c:	mov	r2, r8
   14fa0:	mov	r1, r6
   14fa4:	mla	r0, r8, r9, r3
   14fa8:	beq	1500c <ftello64@plt+0x39cc>
   14fac:	cmn	r9, #1
   14fb0:	moveq	r9, r5
   14fb4:	beq	14fcc <ftello64@plt+0x398c>
   14fb8:	bl	11358 <memcmp@plt>
   14fbc:	ldr	r3, [sp, #4]
   14fc0:	cmp	r0, #0
   14fc4:	movne	r3, #1
   14fc8:	str	r3, [sp, #4]
   14fcc:	ldr	fp, [r4, #4]!
   14fd0:	add	r5, r5, #1
   14fd4:	add	r6, r6, r8
   14fd8:	cmp	fp, #0
   14fdc:	bne	14f74 <ftello64@plt+0x3934>
   14fe0:	ldr	r3, [sp, #4]
   14fe4:	cmp	r3, #0
   14fe8:	mvnne	r9, #1
   14fec:	mov	r0, r9
   14ff0:	add	sp, sp, #12
   14ff4:	ldrd	r4, [sp]
   14ff8:	ldrd	r6, [sp, #8]
   14ffc:	ldrd	r8, [sp, #16]
   15000:	ldrd	sl, [sp, #24]
   15004:	add	sp, sp, #32
   15008:	pop	{pc}		; (ldr pc, [sp], #4)
   1500c:	mov	r9, r5
   15010:	b	14fec <ftello64@plt+0x39ac>
   15014:	mov	r5, r6
   15018:	mvn	r9, #0
   1501c:	mov	r2, r7
   15020:	mov	r1, sl
   15024:	mov	r0, fp
   15028:	bl	11610 <strncmp@plt>
   1502c:	cmp	r0, #0
   15030:	mov	r0, fp
   15034:	bne	15050 <ftello64@plt+0x3a10>
   15038:	bl	114cc <strlen@plt>
   1503c:	cmp	r0, r7
   15040:	beq	1500c <ftello64@plt+0x39cc>
   15044:	cmn	r9, #1
   15048:	moveq	r9, r5
   1504c:	movne	r6, #1
   15050:	ldr	fp, [r4, #4]!
   15054:	add	r5, r5, #1
   15058:	cmp	fp, #0
   1505c:	bne	1501c <ftello64@plt+0x39dc>
   15060:	str	r6, [sp, #4]
   15064:	b	14fe0 <ftello64@plt+0x39a0>
   15068:	mvn	r9, #0
   1506c:	b	14fec <ftello64@plt+0x39ac>
   15070:	strd	r4, [sp, #-16]!
   15074:	str	r6, [sp, #8]
   15078:	mov	r6, r0
   1507c:	ldr	r0, [r1]
   15080:	str	lr, [sp, #12]
   15084:	cmp	r0, #0
   15088:	beq	150cc <ftello64@plt+0x3a8c>
   1508c:	mov	r4, r1
   15090:	mov	r5, #0
   15094:	b	150a8 <ftello64@plt+0x3a68>
   15098:	ldr	r0, [r4, #4]!
   1509c:	add	r5, r5, #1
   150a0:	cmp	r0, #0
   150a4:	beq	150cc <ftello64@plt+0x3a8c>
   150a8:	mov	r1, r6
   150ac:	bl	112b0 <strcmp@plt>
   150b0:	cmp	r0, #0
   150b4:	bne	15098 <ftello64@plt+0x3a58>
   150b8:	mov	r0, r5
   150bc:	ldrd	r4, [sp]
   150c0:	ldr	r6, [sp, #8]
   150c4:	add	sp, sp, #12
   150c8:	pop	{pc}		; (ldr pc, [sp], #4)
   150cc:	ldrd	r4, [sp]
   150d0:	mvn	r0, #0
   150d4:	ldr	r6, [sp, #8]
   150d8:	add	sp, sp, #12
   150dc:	pop	{pc}		; (ldr pc, [sp], #4)
   150e0:	cmn	r2, #1
   150e4:	strd	r4, [sp, #-16]!
   150e8:	mov	r5, r1
   150ec:	movweq	r1, #7696	; 0x1e10
   150f0:	movwne	r1, #7724	; 0x1e2c
   150f4:	str	r6, [sp, #8]
   150f8:	movteq	r1, #3
   150fc:	movtne	r1, #3
   15100:	str	lr, [sp, #12]
   15104:	mov	r6, r0
   15108:	sub	sp, sp, #8
   1510c:	mov	r2, #5
   15110:	mov	r0, #0
   15114:	bl	1137c <dcgettext@plt>
   15118:	mov	r4, r0
   1511c:	mov	r2, r5
   15120:	mov	r1, #8
   15124:	mov	r0, #0
   15128:	bl	1898c <ftello64@plt+0x734c>
   1512c:	mov	r5, r0
   15130:	mov	r1, r6
   15134:	mov	r0, #1
   15138:	bl	19d84 <ftello64@plt+0x8744>
   1513c:	mov	r1, #0
   15140:	mov	r3, r5
   15144:	str	r0, [sp]
   15148:	mov	r2, r4
   1514c:	mov	r0, r1
   15150:	bl	11424 <error@plt>
   15154:	add	sp, sp, #8
   15158:	ldrd	r4, [sp]
   1515c:	ldr	r6, [sp, #8]
   15160:	add	sp, sp, #12
   15164:	pop	{pc}		; (ldr pc, [sp], #4)
   15168:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1516c:	mov	r4, r1
   15170:	movw	r1, #7756	; 0x1e4c
   15174:	movt	r1, #3
   15178:	strd	r6, [sp, #8]
   1517c:	mov	r6, r0
   15180:	mov	r7, r2
   15184:	mov	r0, #0
   15188:	strd	r8, [sp, #16]
   1518c:	mov	r2, #5
   15190:	strd	sl, [sp, #24]
   15194:	movw	sl, #12768	; 0x31e0
   15198:	movt	sl, #4
   1519c:	str	lr, [sp, #32]
   151a0:	sub	sp, sp, #12
   151a4:	bl	1137c <dcgettext@plt>
   151a8:	ldr	r1, [sl]
   151ac:	bl	11268 <fputs_unlocked@plt>
   151b0:	ldr	fp, [r6]
   151b4:	cmp	fp, #0
   151b8:	beq	15258 <ftello64@plt+0x3c18>
   151bc:	movw	r3, #7780	; 0x1e64
   151c0:	movt	r3, #3
   151c4:	mov	r9, #0
   151c8:	str	r3, [sp]
   151cc:	movw	r3, #7788	; 0x1e6c
   151d0:	movt	r3, #3
   151d4:	mov	r5, r9
   151d8:	str	r3, [sp, #4]
   151dc:	b	15214 <ftello64@plt+0x3bd4>
   151e0:	mov	r0, fp
   151e4:	mov	r9, r4
   151e8:	bl	19d94 <ftello64@plt+0x8754>
   151ec:	mov	r3, r0
   151f0:	mov	r1, #1
   151f4:	ldr	r2, [sp]
   151f8:	mov	r0, r8
   151fc:	bl	11550 <__fprintf_chk@plt>
   15200:	ldr	fp, [r6, #4]!
   15204:	add	r5, r5, #1
   15208:	add	r4, r4, r7
   1520c:	cmp	fp, #0
   15210:	beq	15258 <ftello64@plt+0x3c18>
   15214:	cmp	r5, #0
   15218:	mov	r1, r4
   1521c:	ldr	r8, [sl]
   15220:	mov	r2, r7
   15224:	mov	r0, r9
   15228:	beq	151e0 <ftello64@plt+0x3ba0>
   1522c:	bl	11358 <memcmp@plt>
   15230:	cmp	r0, #0
   15234:	bne	151e0 <ftello64@plt+0x3ba0>
   15238:	mov	r0, fp
   1523c:	bl	19d94 <ftello64@plt+0x8754>
   15240:	mov	r3, r0
   15244:	mov	r1, #1
   15248:	ldr	r2, [sp, #4]
   1524c:	mov	r0, r8
   15250:	bl	11550 <__fprintf_chk@plt>
   15254:	b	15200 <ftello64@plt+0x3bc0>
   15258:	ldr	r0, [sl]
   1525c:	ldr	r3, [r0, #20]
   15260:	ldr	r2, [r0, #24]
   15264:	cmp	r3, r2
   15268:	bcs	15298 <ftello64@plt+0x3c58>
   1526c:	add	r1, r3, #1
   15270:	mov	r2, #10
   15274:	str	r1, [r0, #20]
   15278:	strb	r2, [r3]
   1527c:	add	sp, sp, #12
   15280:	ldrd	r4, [sp]
   15284:	ldrd	r6, [sp, #8]
   15288:	ldrd	r8, [sp, #16]
   1528c:	ldrd	sl, [sp, #24]
   15290:	add	sp, sp, #32
   15294:	pop	{pc}		; (ldr pc, [sp], #4)
   15298:	mov	r1, #10
   1529c:	add	sp, sp, #12
   152a0:	ldrd	r4, [sp]
   152a4:	ldrd	r6, [sp, #8]
   152a8:	ldrd	r8, [sp, #16]
   152ac:	ldrd	sl, [sp, #24]
   152b0:	ldr	lr, [sp, #32]
   152b4:	add	sp, sp, #36	; 0x24
   152b8:	b	1158c <__overflow@plt>
   152bc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   152c0:	mov	r5, r1
   152c4:	strd	r6, [sp, #8]
   152c8:	mov	r6, r2
   152cc:	mov	r7, r3
   152d0:	strd	r8, [sp, #16]
   152d4:	mov	r8, r0
   152d8:	str	lr, [sp, #24]
   152dc:	sub	sp, sp, #12
   152e0:	ldrb	r4, [sp, #48]	; 0x30
   152e4:	cmp	r4, #0
   152e8:	bne	15394 <ftello64@plt+0x3d54>
   152ec:	ldr	r0, [r2]
   152f0:	cmp	r0, #0
   152f4:	movne	r9, r2
   152f8:	bne	1537c <ftello64@plt+0x3d3c>
   152fc:	movw	r1, #7696	; 0x1e10
   15300:	movt	r1, #3
   15304:	mov	r2, #5
   15308:	mov	r0, #0
   1530c:	bl	1137c <dcgettext@plt>
   15310:	mov	r9, r0
   15314:	mov	r2, r5
   15318:	mov	r1, #8
   1531c:	mov	r0, #0
   15320:	bl	1898c <ftello64@plt+0x734c>
   15324:	mov	r4, r0
   15328:	mov	r1, r8
   1532c:	mov	r0, #1
   15330:	bl	19d84 <ftello64@plt+0x8744>
   15334:	mov	r1, #0
   15338:	mov	r3, r4
   1533c:	str	r0, [sp]
   15340:	mov	r2, r9
   15344:	mov	r0, r1
   15348:	bl	11424 <error@plt>
   1534c:	mov	r0, r6
   15350:	mov	r1, r7
   15354:	ldr	r2, [sp, #40]	; 0x28
   15358:	bl	15168 <ftello64@plt+0x3b28>
   1535c:	ldr	r3, [sp, #44]	; 0x2c
   15360:	blx	r3
   15364:	mvn	r0, #0
   15368:	b	153b0 <ftello64@plt+0x3d70>
   1536c:	ldr	r0, [r9, #4]!
   15370:	add	r4, r4, #1
   15374:	cmp	r0, #0
   15378:	beq	152fc <ftello64@plt+0x3cbc>
   1537c:	mov	r1, r5
   15380:	bl	112b0 <strcmp@plt>
   15384:	cmp	r0, #0
   15388:	bne	1536c <ftello64@plt+0x3d2c>
   1538c:	mov	r0, r4
   15390:	b	153b0 <ftello64@plt+0x3d70>
   15394:	mov	r2, r3
   15398:	mov	r1, r6
   1539c:	ldr	r3, [sp, #40]	; 0x28
   153a0:	mov	r0, r5
   153a4:	bl	14f20 <ftello64@plt+0x38e0>
   153a8:	cmp	r0, #0
   153ac:	blt	153c8 <ftello64@plt+0x3d88>
   153b0:	add	sp, sp, #12
   153b4:	ldrd	r4, [sp]
   153b8:	ldrd	r6, [sp, #8]
   153bc:	ldrd	r8, [sp, #16]
   153c0:	add	sp, sp, #24
   153c4:	pop	{pc}		; (ldr pc, [sp], #4)
   153c8:	cmn	r0, #1
   153cc:	beq	152fc <ftello64@plt+0x3cbc>
   153d0:	movw	r1, #7724	; 0x1e2c
   153d4:	movt	r1, #3
   153d8:	mov	r2, #5
   153dc:	mov	r0, #0
   153e0:	bl	1137c <dcgettext@plt>
   153e4:	mov	r9, r0
   153e8:	b	15314 <ftello64@plt+0x3cd4>
   153ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   153f0:	strd	r6, [sp, #8]
   153f4:	ldr	r7, [r1]
   153f8:	str	r8, [sp, #16]
   153fc:	str	lr, [sp, #20]
   15400:	cmp	r7, #0
   15404:	beq	15444 <ftello64@plt+0x3e04>
   15408:	mov	r6, r3
   1540c:	mov	r8, r0
   15410:	mov	r4, r2
   15414:	mov	r5, r1
   15418:	b	15428 <ftello64@plt+0x3de8>
   1541c:	ldr	r7, [r5, #4]!
   15420:	cmp	r7, #0
   15424:	beq	15444 <ftello64@plt+0x3e04>
   15428:	mov	r1, r4
   1542c:	mov	r2, r6
   15430:	mov	r0, r8
   15434:	add	r4, r4, r6
   15438:	bl	11358 <memcmp@plt>
   1543c:	cmp	r0, #0
   15440:	bne	1541c <ftello64@plt+0x3ddc>
   15444:	mov	r0, r7
   15448:	ldrd	r4, [sp]
   1544c:	ldrd	r6, [sp, #8]
   15450:	ldr	r8, [sp, #16]
   15454:	add	sp, sp, #20
   15458:	pop	{pc}		; (ldr pc, [sp], #4)
   1545c:	movw	r3, #14340	; 0x3804
   15460:	movt	r3, #4
   15464:	str	r0, [r3]
   15468:	bx	lr
   1546c:	movw	r3, #14340	; 0x3804
   15470:	movt	r3, #4
   15474:	strb	r0, [r3, #4]
   15478:	bx	lr
   1547c:	movw	r3, #12780	; 0x31ec
   15480:	movt	r3, #4
   15484:	strd	r4, [sp, #-16]!
   15488:	ldr	r0, [r3]
   1548c:	str	r6, [sp, #8]
   15490:	str	lr, [sp, #12]
   15494:	sub	sp, sp, #8
   15498:	bl	2ec24 <ftello64@plt+0x1d5e4>
   1549c:	cmp	r0, #0
   154a0:	beq	154cc <ftello64@plt+0x3e8c>
   154a4:	movw	r4, #14340	; 0x3804
   154a8:	movt	r4, #4
   154ac:	ldrb	r6, [r4, #4]
   154b0:	bl	114e4 <__errno_location@plt>
   154b4:	mov	r5, r0
   154b8:	cmp	r6, #0
   154bc:	beq	154f8 <ftello64@plt+0x3eb8>
   154c0:	ldr	r3, [r0]
   154c4:	cmp	r3, #32
   154c8:	bne	154f8 <ftello64@plt+0x3eb8>
   154cc:	movw	r3, #12768	; 0x31e0
   154d0:	movt	r3, #4
   154d4:	ldr	r0, [r3]
   154d8:	bl	2ec24 <ftello64@plt+0x1d5e4>
   154dc:	cmp	r0, #0
   154e0:	bne	15540 <ftello64@plt+0x3f00>
   154e4:	add	sp, sp, #8
   154e8:	ldrd	r4, [sp]
   154ec:	ldr	r6, [sp, #8]
   154f0:	add	sp, sp, #12
   154f4:	pop	{pc}		; (ldr pc, [sp], #4)
   154f8:	movw	r1, #7796	; 0x1e74
   154fc:	movt	r1, #3
   15500:	mov	r2, #5
   15504:	mov	r0, #0
   15508:	bl	1137c <dcgettext@plt>
   1550c:	mov	r6, r0
   15510:	ldr	r0, [r4]
   15514:	cmp	r0, #0
   15518:	beq	15550 <ftello64@plt+0x3f10>
   1551c:	ldr	r4, [r5]
   15520:	bl	19218 <ftello64@plt+0x7bd8>
   15524:	mov	r3, r0
   15528:	movw	r2, #7808	; 0x1e80
   1552c:	movt	r2, #3
   15530:	mov	r0, #0
   15534:	str	r6, [sp]
   15538:	mov	r1, r4
   1553c:	bl	11424 <error@plt>
   15540:	movw	r3, #12680	; 0x3188
   15544:	movt	r3, #4
   15548:	ldr	r0, [r3]
   1554c:	bl	11310 <_exit@plt>
   15550:	mov	r3, r6
   15554:	movw	r2, #7100	; 0x1bbc
   15558:	movt	r2, #3
   1555c:	ldr	r1, [r5]
   15560:	bl	11424 <error@plt>
   15564:	b	15540 <ftello64@plt+0x3f00>
   15568:	strd	r4, [sp, #-12]!
   1556c:	mov	r5, r0
   15570:	str	lr, [sp, #8]
   15574:	sub	sp, sp, #12
   15578:	bl	114e4 <__errno_location@plt>
   1557c:	mov	r4, r0
   15580:	mov	r2, #0
   15584:	ldr	r3, [r4]
   15588:	mov	r0, r5
   1558c:	str	r2, [r4]
   15590:	str	r3, [sp]
   15594:	str	r3, [sp, #4]
   15598:	bl	112ec <free@plt>
   1559c:	ldr	r3, [r4]
   155a0:	add	r2, sp, #8
   155a4:	clz	r3, r3
   155a8:	lsr	r3, r3, #5
   155ac:	add	r3, r2, r3, lsl #2
   155b0:	ldr	r3, [r3, #-8]
   155b4:	str	r3, [r4]
   155b8:	add	sp, sp, #12
   155bc:	ldrd	r4, [sp]
   155c0:	add	sp, sp, #8
   155c4:	pop	{pc}		; (ldr pc, [sp], #4)
   155c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   155cc:	mov	r5, r2
   155d0:	strd	r6, [sp, #8]
   155d4:	strd	r8, [sp, #16]
   155d8:	mov	r9, r0
   155dc:	mov	r0, r2
   155e0:	str	sl, [sp, #24]
   155e4:	mov	sl, r1
   155e8:	str	lr, [sp, #28]
   155ec:	bl	11544 <fileno@plt>
   155f0:	mov	r4, r0
   155f4:	bl	114e4 <__errno_location@plt>
   155f8:	cmp	r4, #1
   155fc:	mov	r8, r0
   15600:	beq	15788 <ftello64@plt+0x4148>
   15604:	cmp	r4, #2
   15608:	beq	15740 <ftello64@plt+0x4100>
   1560c:	cmp	r4, #0
   15610:	beq	156e4 <ftello64@plt+0x40a4>
   15614:	mov	r1, #2
   15618:	mov	r0, r1
   1561c:	bl	11394 <dup2@plt>
   15620:	subs	r4, r0, #2
   15624:	movne	r4, #1
   15628:	mov	r1, #1
   1562c:	mov	r0, r1
   15630:	bl	11394 <dup2@plt>
   15634:	subs	r7, r0, #1
   15638:	movne	r7, #1
   1563c:	mov	r1, #0
   15640:	mov	r0, r1
   15644:	bl	11394 <dup2@plt>
   15648:	subs	r6, r0, #0
   1564c:	beq	15680 <ftello64@plt+0x4040>
   15650:	movw	r0, #7816	; 0x1e88
   15654:	movt	r0, #3
   15658:	mov	r1, #0
   1565c:	bl	11430 <open64@plt>
   15660:	cmp	r0, #0
   15664:	beq	1567c <ftello64@plt+0x403c>
   15668:	bge	157a8 <ftello64@plt+0x4168>
   1566c:	mov	r6, #1
   15670:	mov	r5, #0
   15674:	ldr	r9, [r8]
   15678:	b	15704 <ftello64@plt+0x40c4>
   1567c:	mov	r6, #1
   15680:	cmp	r7, #0
   15684:	bne	15748 <ftello64@plt+0x4108>
   15688:	cmp	r4, #0
   1568c:	beq	156ec <ftello64@plt+0x40ac>
   15690:	movw	r0, #7816	; 0x1e88
   15694:	movt	r0, #3
   15698:	mov	r1, #0
   1569c:	bl	11430 <open64@plt>
   156a0:	cmp	r0, #2
   156a4:	beq	156ec <ftello64@plt+0x40ac>
   156a8:	cmp	r0, #0
   156ac:	bge	15794 <ftello64@plt+0x4154>
   156b0:	ldr	r9, [r8]
   156b4:	mov	r5, #0
   156b8:	mov	r0, #2
   156bc:	bl	11628 <close@plt>
   156c0:	cmp	r7, #0
   156c4:	beq	15714 <ftello64@plt+0x40d4>
   156c8:	mov	r0, #1
   156cc:	bl	11628 <close@plt>
   156d0:	cmp	r6, #0
   156d4:	beq	1571c <ftello64@plt+0x40dc>
   156d8:	mov	r0, #0
   156dc:	bl	11628 <close@plt>
   156e0:	b	1571c <ftello64@plt+0x40dc>
   156e4:	mov	r7, r4
   156e8:	mov	r6, r4
   156ec:	mov	r2, r5
   156f0:	mov	r0, r9
   156f4:	mov	r1, sl
   156f8:	bl	11490 <freopen64@plt>
   156fc:	ldr	r9, [r8]
   15700:	mov	r5, r0
   15704:	cmp	r4, #0
   15708:	bne	156b8 <ftello64@plt+0x4078>
   1570c:	cmp	r7, #0
   15710:	bne	156c8 <ftello64@plt+0x4088>
   15714:	cmp	r6, #0
   15718:	bne	156d8 <ftello64@plt+0x4098>
   1571c:	cmp	r5, #0
   15720:	mov	r0, r5
   15724:	ldrd	r4, [sp]
   15728:	streq	r9, [r8]
   1572c:	ldrd	r6, [sp, #8]
   15730:	ldrd	r8, [sp, #16]
   15734:	ldr	sl, [sp, #24]
   15738:	add	sp, sp, #28
   1573c:	pop	{pc}		; (ldr pc, [sp], #4)
   15740:	mov	r4, #0
   15744:	b	15628 <ftello64@plt+0x3fe8>
   15748:	movw	r0, #7816	; 0x1e88
   1574c:	movt	r0, #3
   15750:	mov	r1, #0
   15754:	bl	11430 <open64@plt>
   15758:	cmp	r0, #1
   1575c:	beq	15688 <ftello64@plt+0x4048>
   15760:	cmp	r0, #0
   15764:	bge	157c4 <ftello64@plt+0x4184>
   15768:	ldr	r9, [r8]
   1576c:	cmp	r4, #0
   15770:	moveq	r5, r4
   15774:	beq	156c8 <ftello64@plt+0x4088>
   15778:	mov	r0, #2
   1577c:	mov	r5, #0
   15780:	bl	11628 <close@plt>
   15784:	b	156c8 <ftello64@plt+0x4088>
   15788:	mov	r4, #0
   1578c:	mov	r7, r4
   15790:	b	1563c <ftello64@plt+0x3ffc>
   15794:	bl	11628 <close@plt>
   15798:	mov	r3, #9
   1579c:	mov	r9, r3
   157a0:	str	r3, [r8]
   157a4:	b	156b4 <ftello64@plt+0x4074>
   157a8:	bl	11628 <close@plt>
   157ac:	mov	r3, #9
   157b0:	mov	r6, #1
   157b4:	mov	r9, r3
   157b8:	mov	r5, #0
   157bc:	str	r3, [r8]
   157c0:	b	15704 <ftello64@plt+0x40c4>
   157c4:	bl	11628 <close@plt>
   157c8:	mov	r3, #9
   157cc:	mov	r9, r3
   157d0:	str	r3, [r8]
   157d4:	b	1576c <ftello64@plt+0x412c>
   157d8:	strd	r4, [sp, #-16]!
   157dc:	subs	r4, r0, #0
   157e0:	str	r6, [sp, #8]
   157e4:	str	lr, [sp, #12]
   157e8:	beq	15880 <ftello64@plt+0x4240>
   157ec:	mov	r1, #47	; 0x2f
   157f0:	bl	115b0 <strrchr@plt>
   157f4:	subs	r5, r0, #0
   157f8:	beq	15858 <ftello64@plt+0x4218>
   157fc:	add	r6, r5, #1
   15800:	sub	r3, r6, r4
   15804:	cmp	r3, #6
   15808:	ble	15858 <ftello64@plt+0x4218>
   1580c:	movw	r1, #7884	; 0x1ecc
   15810:	movt	r1, #3
   15814:	mov	r2, #7
   15818:	sub	r0, r5, #6
   1581c:	bl	11610 <strncmp@plt>
   15820:	cmp	r0, #0
   15824:	bne	15858 <ftello64@plt+0x4218>
   15828:	movw	r1, #7892	; 0x1ed4
   1582c:	movt	r1, #3
   15830:	mov	r2, #3
   15834:	mov	r0, r6
   15838:	bl	11610 <strncmp@plt>
   1583c:	cmp	r0, #0
   15840:	movne	r4, r6
   15844:	bne	15858 <ftello64@plt+0x4218>
   15848:	add	r4, r5, #4
   1584c:	movw	r3, #12752	; 0x31d0
   15850:	movt	r3, #4
   15854:	str	r4, [r3]
   15858:	movw	r2, #14348	; 0x380c
   1585c:	movt	r2, #4
   15860:	ldr	r6, [sp, #8]
   15864:	movw	r3, #12756	; 0x31d4
   15868:	movt	r3, #4
   1586c:	str	r4, [r2]
   15870:	str	r4, [r3]
   15874:	ldrd	r4, [sp]
   15878:	add	sp, sp, #12
   1587c:	pop	{pc}		; (ldr pc, [sp], #4)
   15880:	movw	r3, #12768	; 0x31e0
   15884:	movt	r3, #4
   15888:	movw	r0, #7828	; 0x1e94
   1588c:	movt	r0, #3
   15890:	ldr	r3, [r3]
   15894:	mov	r2, #55	; 0x37
   15898:	mov	r1, #1
   1589c:	bl	113dc <fwrite@plt>
   158a0:	bl	1161c <abort@plt>
   158a4:	movw	r3, #7896	; 0x1ed8
   158a8:	movt	r3, #3
   158ac:	str	r4, [sp, #-8]!
   158b0:	movw	r1, #7916	; 0x1eec
   158b4:	movt	r1, #3
   158b8:	str	lr, [sp, #4]
   158bc:	movw	r0, #7932	; 0x1efc
   158c0:	movt	r0, #3
   158c4:	mov	r2, #172	; 0xac
   158c8:	bl	11634 <__assert_fail@plt>
   158cc:	mov	r3, r1
   158d0:	mov	r1, #2
   158d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   158d8:	mov	r4, r0
   158dc:	mov	r0, r3
   158e0:	strd	r6, [sp, #8]
   158e4:	strd	r8, [sp, #16]
   158e8:	movw	r6, #9756	; 0x261c
   158ec:	movt	r6, #3
   158f0:	strd	sl, [sp, #24]
   158f4:	mov	r8, #0
   158f8:	mov	r9, #0
   158fc:	str	lr, [sp, #32]
   15900:	sub	sp, sp, #116	; 0x74
   15904:	bl	2c740 <ftello64@plt+0x1b100>
   15908:	mov	sl, r0
   1590c:	ldrb	r3, [r4]
   15910:	cmp	r3, #0
   15914:	beq	159a8 <ftello64@plt+0x4368>
   15918:	mov	r1, sl
   1591c:	mov	r0, r4
   15920:	bl	2fb90 <ftello64@plt+0x1e550>
   15924:	subs	r7, r0, #0
   15928:	beq	159a8 <ftello64@plt+0x4368>
   1592c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15930:	cmp	r0, #1
   15934:	bhi	159d4 <ftello64@plt+0x4394>
   15938:	mov	r0, sl
   1593c:	bl	114cc <strlen@plt>
   15940:	cmp	r4, r7
   15944:	mov	r5, r0
   15948:	bcs	15968 <ftello64@plt+0x4328>
   1594c:	bl	114a8 <__ctype_b_loc@plt>
   15950:	ldrb	r3, [r7, #-1]
   15954:	ldr	r2, [r0]
   15958:	lsl	r3, r3, #1
   1595c:	ldrh	r3, [r2, r3]
   15960:	tst	r3, #8
   15964:	bne	1598c <ftello64@plt+0x434c>
   15968:	ldrb	r4, [r7, r5]
   1596c:	cmp	r4, #0
   15970:	beq	160bc <ftello64@plt+0x4a7c>
   15974:	bl	114a8 <__ctype_b_loc@plt>
   15978:	ldr	r3, [r0]
   1597c:	lsl	r4, r4, #1
   15980:	ldrh	r3, [r3, r4]
   15984:	tst	r3, #8
   15988:	beq	160bc <ftello64@plt+0x4a7c>
   1598c:	ldrb	r3, [r7]
   15990:	cmp	r3, #0
   15994:	beq	159a8 <ftello64@plt+0x4368>
   15998:	add	r4, r7, #1
   1599c:	ldrb	r3, [r4]
   159a0:	cmp	r3, #0
   159a4:	bne	15918 <ftello64@plt+0x42d8>
   159a8:	mov	fp, #0
   159ac:	mov	r0, sl
   159b0:	bl	15568 <ftello64@plt+0x3f28>
   159b4:	mov	r0, fp
   159b8:	add	sp, sp, #116	; 0x74
   159bc:	ldrd	r4, [sp]
   159c0:	ldrd	r6, [sp, #8]
   159c4:	ldrd	r8, [sp, #16]
   159c8:	ldrd	sl, [sp, #24]
   159cc:	add	sp, sp, #32
   159d0:	pop	{pc}		; (ldr pc, [sp], #4)
   159d4:	mov	r3, #0
   159d8:	cmp	r4, r7
   159dc:	movcc	r5, #1
   159e0:	strb	r3, [sp]
   159e4:	strd	r8, [sp, #4]
   159e8:	strb	r3, [sp, #12]
   159ec:	str	r4, [sp, #16]
   159f0:	bcc	15a54 <ftello64@plt+0x4414>
   159f4:	b	15ec4 <ftello64@plt+0x4884>
   159f8:	ldrb	r3, [r4]
   159fc:	lsr	r2, r3, #5
   15a00:	and	r3, r3, #31
   15a04:	ldr	r2, [r6, r2, lsl #2]
   15a08:	lsr	r3, r2, r3
   15a0c:	tst	r3, #1
   15a10:	beq	15ae8 <ftello64@plt+0x44a8>
   15a14:	str	r5, [sp, #20]
   15a18:	ldrb	fp, [r4]
   15a1c:	strb	r5, [sp, #12]
   15a20:	strb	r5, [sp, #24]
   15a24:	cmp	fp, #0
   15a28:	str	fp, [sp, #28]
   15a2c:	beq	15ae4 <ftello64@plt+0x44a4>
   15a30:	ldr	r4, [sp, #16]
   15a34:	mov	r2, #0
   15a38:	ldr	r3, [sp, #20]
   15a3c:	strb	r2, [sp, #12]
   15a40:	ldrb	r1, [sp, #24]
   15a44:	add	r4, r4, r3
   15a48:	cmp	r4, r7
   15a4c:	str	r4, [sp, #16]
   15a50:	bcs	15b40 <ftello64@plt+0x4500>
   15a54:	ldrb	r3, [sp]
   15a58:	cmp	r3, #0
   15a5c:	beq	159f8 <ftello64@plt+0x43b8>
   15a60:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15a64:	mov	r1, r0
   15a68:	mov	r0, r4
   15a6c:	bl	2c6d8 <ftello64@plt+0x1b098>
   15a70:	mov	r2, r0
   15a74:	add	r3, sp, #4
   15a78:	mov	r1, r4
   15a7c:	add	r0, sp, #28
   15a80:	bl	2f068 <ftello64@plt+0x1da28>
   15a84:	cmn	r0, #1
   15a88:	str	r0, [sp, #20]
   15a8c:	beq	15b00 <ftello64@plt+0x44c0>
   15a90:	cmn	r0, #2
   15a94:	beq	15b18 <ftello64@plt+0x44d8>
   15a98:	cmp	r0, #0
   15a9c:	bne	15b38 <ftello64@plt+0x44f8>
   15aa0:	ldr	r4, [sp, #16]
   15aa4:	str	r5, [sp, #20]
   15aa8:	ldrb	r3, [r4]
   15aac:	cmp	r3, #0
   15ab0:	bne	160e4 <ftello64@plt+0x4aa4>
   15ab4:	ldr	fp, [sp, #28]
   15ab8:	cmp	fp, #0
   15abc:	bne	15dc8 <ftello64@plt+0x4788>
   15ac0:	add	r0, sp, #4
   15ac4:	strb	r5, [sp, #24]
   15ac8:	bl	11340 <mbsinit@plt>
   15acc:	cmp	r0, #0
   15ad0:	strb	r5, [sp, #12]
   15ad4:	movne	r3, #0
   15ad8:	strbne	r3, [sp]
   15adc:	cmp	fp, #0
   15ae0:	bne	15a30 <ftello64@plt+0x43f0>
   15ae4:	bl	1161c <abort@plt>
   15ae8:	add	r0, sp, #4
   15aec:	bl	11340 <mbsinit@plt>
   15af0:	cmp	r0, #0
   15af4:	beq	160c4 <ftello64@plt+0x4a84>
   15af8:	strb	r5, [sp]
   15afc:	b	15a60 <ftello64@plt+0x4420>
   15b00:	mov	r3, #0
   15b04:	str	r5, [sp, #20]
   15b08:	ldr	r4, [sp, #16]
   15b0c:	strb	r3, [sp, #24]
   15b10:	ldr	fp, [sp, #28]
   15b14:	b	15a34 <ftello64@plt+0x43f4>
   15b18:	ldr	r4, [sp, #16]
   15b1c:	mov	r0, r4
   15b20:	bl	114cc <strlen@plt>
   15b24:	mov	r3, #0
   15b28:	str	r0, [sp, #20]
   15b2c:	ldr	fp, [sp, #28]
   15b30:	strb	r3, [sp, #24]
   15b34:	b	15a34 <ftello64@plt+0x43f4>
   15b38:	ldr	fp, [sp, #28]
   15b3c:	b	15ac0 <ftello64@plt+0x4480>
   15b40:	cmp	r1, r2
   15b44:	beq	15ec4 <ftello64@plt+0x4884>
   15b48:	mov	r0, fp
   15b4c:	bl	114f0 <iswalnum@plt>
   15b50:	clz	fp, r0
   15b54:	lsr	fp, fp, #5
   15b58:	mov	r3, #0
   15b5c:	mov	r4, sl
   15b60:	mov	r5, #1
   15b64:	strb	r3, [sp]
   15b68:	strd	r8, [sp, #4]
   15b6c:	strb	r3, [sp, #12]
   15b70:	str	r7, [sp, #16]
   15b74:	strb	r3, [sp, #56]	; 0x38
   15b78:	strd	r8, [sp, #60]	; 0x3c
   15b7c:	strb	r3, [sp, #68]	; 0x44
   15b80:	str	sl, [sp, #72]	; 0x48
   15b84:	b	15c38 <ftello64@plt+0x45f8>
   15b88:	ldrb	r3, [r4]
   15b8c:	lsr	r2, r3, #5
   15b90:	and	r3, r3, #31
   15b94:	ldr	r2, [r6, r2, lsl #2]
   15b98:	lsr	r3, r2, r3
   15b9c:	tst	r3, #1
   15ba0:	beq	15d44 <ftello64@plt+0x4704>
   15ba4:	str	r5, [sp, #76]	; 0x4c
   15ba8:	ldrb	r3, [r4]
   15bac:	strb	r5, [sp, #68]	; 0x44
   15bb0:	strb	r5, [sp, #80]	; 0x50
   15bb4:	cmp	r3, #0
   15bb8:	str	r3, [sp, #84]	; 0x54
   15bbc:	beq	15ecc <ftello64@plt+0x488c>
   15bc0:	ldrb	r3, [sp]
   15bc4:	ldr	r4, [sp, #16]
   15bc8:	cmp	r3, #0
   15bcc:	bne	15ce0 <ftello64@plt+0x46a0>
   15bd0:	ldrb	r3, [r4]
   15bd4:	lsr	r2, r3, #5
   15bd8:	and	r3, r3, #31
   15bdc:	ldr	r2, [r6, r2, lsl #2]
   15be0:	lsr	r3, r2, r3
   15be4:	tst	r3, #1
   15be8:	beq	15ccc <ftello64@plt+0x468c>
   15bec:	str	r5, [sp, #20]
   15bf0:	ldrb	r3, [r4]
   15bf4:	strb	r5, [sp, #12]
   15bf8:	strb	r5, [sp, #24]
   15bfc:	mov	r4, r3
   15c00:	str	r3, [sp, #28]
   15c04:	cmp	r4, #0
   15c08:	beq	15ae4 <ftello64@plt+0x44a4>
   15c0c:	ldr	r4, [sp, #16]
   15c10:	mov	r3, #0
   15c14:	ldr	r1, [sp, #20]
   15c18:	strb	r3, [sp, #12]
   15c1c:	strb	r3, [sp, #68]	; 0x44
   15c20:	ldr	r2, [sp, #72]	; 0x48
   15c24:	ldr	r3, [sp, #76]	; 0x4c
   15c28:	add	r4, r4, r1
   15c2c:	str	r4, [sp, #16]
   15c30:	add	r4, r2, r3
   15c34:	str	r4, [sp, #72]	; 0x48
   15c38:	ldrb	r3, [sp, #56]	; 0x38
   15c3c:	cmp	r3, #0
   15c40:	beq	15b88 <ftello64@plt+0x4548>
   15c44:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15c48:	mov	r1, r0
   15c4c:	mov	r0, r4
   15c50:	bl	2c6d8 <ftello64@plt+0x1b098>
   15c54:	mov	r2, r0
   15c58:	add	r3, sp, #60	; 0x3c
   15c5c:	mov	r1, r4
   15c60:	add	r0, sp, #84	; 0x54
   15c64:	bl	2f068 <ftello64@plt+0x1da28>
   15c68:	cmn	r0, #1
   15c6c:	str	r0, [sp, #76]	; 0x4c
   15c70:	beq	15d5c <ftello64@plt+0x471c>
   15c74:	cmn	r0, #2
   15c78:	beq	15d88 <ftello64@plt+0x4748>
   15c7c:	cmp	r0, #0
   15c80:	beq	15da8 <ftello64@plt+0x4768>
   15c84:	ldr	r4, [sp, #84]	; 0x54
   15c88:	add	r0, sp, #60	; 0x3c
   15c8c:	strb	r5, [sp, #80]	; 0x50
   15c90:	bl	11340 <mbsinit@plt>
   15c94:	cmp	r0, #0
   15c98:	ldrb	r3, [sp, #12]
   15c9c:	movne	r2, #0
   15ca0:	strb	r5, [sp, #68]	; 0x44
   15ca4:	strbne	r2, [sp, #56]	; 0x38
   15ca8:	cmp	r4, #0
   15cac:	beq	15e28 <ftello64@plt+0x47e8>
   15cb0:	cmp	r3, #0
   15cb4:	beq	15bc0 <ftello64@plt+0x4580>
   15cb8:	ldrb	r3, [sp, #24]
   15cbc:	cmp	r3, #0
   15cc0:	beq	15c0c <ftello64@plt+0x45cc>
   15cc4:	ldr	r4, [sp, #28]
   15cc8:	b	15c04 <ftello64@plt+0x45c4>
   15ccc:	add	r0, sp, #4
   15cd0:	bl	11340 <mbsinit@plt>
   15cd4:	cmp	r0, #0
   15cd8:	beq	160c4 <ftello64@plt+0x4a84>
   15cdc:	strb	r5, [sp]
   15ce0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15ce4:	mov	r1, r0
   15ce8:	mov	r0, r4
   15cec:	bl	2c6d8 <ftello64@plt+0x1b098>
   15cf0:	mov	r2, r0
   15cf4:	add	r3, sp, #4
   15cf8:	mov	r1, r4
   15cfc:	add	r0, sp, #28
   15d00:	bl	2f068 <ftello64@plt+0x1da28>
   15d04:	cmn	r0, #1
   15d08:	str	r0, [sp, #20]
   15d0c:	beq	15d74 <ftello64@plt+0x4734>
   15d10:	cmn	r0, #2
   15d14:	beq	15de8 <ftello64@plt+0x47a8>
   15d18:	cmp	r0, #0
   15d1c:	beq	15e04 <ftello64@plt+0x47c4>
   15d20:	ldr	r4, [sp, #28]
   15d24:	add	r0, sp, #4
   15d28:	strb	r5, [sp, #24]
   15d2c:	bl	11340 <mbsinit@plt>
   15d30:	cmp	r0, #0
   15d34:	strb	r5, [sp, #12]
   15d38:	movne	r3, #0
   15d3c:	strbne	r3, [sp]
   15d40:	b	15c04 <ftello64@plt+0x45c4>
   15d44:	add	r0, sp, #60	; 0x3c
   15d48:	bl	11340 <mbsinit@plt>
   15d4c:	cmp	r0, #0
   15d50:	beq	160c4 <ftello64@plt+0x4a84>
   15d54:	strb	r5, [sp, #56]	; 0x38
   15d58:	b	15c44 <ftello64@plt+0x4604>
   15d5c:	mov	r2, #0
   15d60:	ldrb	r3, [sp, #12]
   15d64:	strb	r5, [sp, #68]	; 0x44
   15d68:	str	r5, [sp, #76]	; 0x4c
   15d6c:	strb	r2, [sp, #80]	; 0x50
   15d70:	b	15cb0 <ftello64@plt+0x4670>
   15d74:	mov	r3, #0
   15d78:	str	r5, [sp, #20]
   15d7c:	ldr	r4, [sp, #16]
   15d80:	strb	r3, [sp, #24]
   15d84:	b	15c10 <ftello64@plt+0x45d0>
   15d88:	ldr	r0, [sp, #72]	; 0x48
   15d8c:	bl	114cc <strlen@plt>
   15d90:	mov	r2, #0
   15d94:	ldrb	r3, [sp, #12]
   15d98:	strb	r5, [sp, #68]	; 0x44
   15d9c:	str	r0, [sp, #76]	; 0x4c
   15da0:	strb	r2, [sp, #80]	; 0x50
   15da4:	b	15cb0 <ftello64@plt+0x4670>
   15da8:	ldr	r3, [sp, #72]	; 0x48
   15dac:	str	r5, [sp, #76]	; 0x4c
   15db0:	ldrb	r3, [r3]
   15db4:	cmp	r3, #0
   15db8:	bne	160e4 <ftello64@plt+0x4aa4>
   15dbc:	ldr	r4, [sp, #84]	; 0x54
   15dc0:	cmp	r4, #0
   15dc4:	beq	15c88 <ftello64@plt+0x4648>
   15dc8:	movw	r3, #7896	; 0x1ed8
   15dcc:	movt	r3, #3
   15dd0:	movw	r1, #7916	; 0x1eec
   15dd4:	movt	r1, #3
   15dd8:	movw	r0, #7932	; 0x1efc
   15ddc:	movt	r0, #3
   15de0:	mov	r2, #172	; 0xac
   15de4:	bl	11634 <__assert_fail@plt>
   15de8:	ldr	r4, [sp, #16]
   15dec:	mov	r0, r4
   15df0:	bl	114cc <strlen@plt>
   15df4:	mov	r3, #0
   15df8:	str	r0, [sp, #20]
   15dfc:	strb	r3, [sp, #24]
   15e00:	b	15c10 <ftello64@plt+0x45d0>
   15e04:	ldr	r4, [sp, #16]
   15e08:	str	r5, [sp, #20]
   15e0c:	ldrb	r3, [r4]
   15e10:	cmp	r3, #0
   15e14:	bne	160e4 <ftello64@plt+0x4aa4>
   15e18:	ldr	r4, [sp, #28]
   15e1c:	cmp	r4, #0
   15e20:	beq	15d24 <ftello64@plt+0x46e4>
   15e24:	b	15dc8 <ftello64@plt+0x4788>
   15e28:	cmp	r3, #0
   15e2c:	beq	15ecc <ftello64@plt+0x488c>
   15e30:	ldrb	r3, [sp, #24]
   15e34:	ldr	r4, [sp, #28]
   15e38:	cmp	r3, #0
   15e3c:	bne	15f10 <ftello64@plt+0x48d0>
   15e40:	ldrb	r3, [sp, #24]
   15e44:	cmp	r3, #0
   15e48:	beq	15e5c <ftello64@plt+0x481c>
   15e4c:	mov	r0, r4
   15e50:	bl	114f0 <iswalnum@plt>
   15e54:	cmp	r0, #0
   15e58:	bne	15e64 <ftello64@plt+0x4824>
   15e5c:	cmp	fp, #0
   15e60:	bne	159ac <ftello64@plt+0x436c>
   15e64:	mov	r3, #0
   15e68:	strb	r3, [sp]
   15e6c:	strd	r8, [sp, #4]
   15e70:	strb	r3, [sp, #12]
   15e74:	str	r7, [sp, #16]
   15e78:	ldrb	r3, [r7]
   15e7c:	lsr	r2, r3, #5
   15e80:	and	r3, r3, #31
   15e84:	ldr	r2, [r6, r2, lsl #2]
   15e88:	lsr	r3, r2, r3
   15e8c:	tst	r3, #1
   15e90:	beq	15f9c <ftello64@plt+0x495c>
   15e94:	mov	r3, #1
   15e98:	str	r3, [sp, #20]
   15e9c:	ldrb	r2, [r7]
   15ea0:	strb	r3, [sp, #12]
   15ea4:	strb	r3, [sp, #24]
   15ea8:	mov	r4, r2
   15eac:	str	r2, [sp, #28]
   15eb0:	cmp	r4, #0
   15eb4:	beq	159a8 <ftello64@plt+0x4368>
   15eb8:	ldr	r4, [sp, #20]
   15ebc:	add	r4, r7, r4
   15ec0:	b	1590c <ftello64@plt+0x42cc>
   15ec4:	mov	fp, #1
   15ec8:	b	15b58 <ftello64@plt+0x4518>
   15ecc:	ldrb	r3, [sp]
   15ed0:	ldr	r4, [sp, #16]
   15ed4:	cmp	r3, #0
   15ed8:	bne	15f34 <ftello64@plt+0x48f4>
   15edc:	ldrb	r3, [r4]
   15ee0:	lsr	r2, r3, #5
   15ee4:	and	r3, r3, #31
   15ee8:	ldr	r2, [r6, r2, lsl #2]
   15eec:	lsr	r3, r2, r3
   15ef0:	tst	r3, #1
   15ef4:	beq	15f1c <ftello64@plt+0x48dc>
   15ef8:	mov	r3, #1
   15efc:	str	r3, [sp, #20]
   15f00:	ldrb	r4, [r4]
   15f04:	strb	r3, [sp, #12]
   15f08:	strb	r3, [sp, #24]
   15f0c:	str	r4, [sp, #28]
   15f10:	cmp	r4, #0
   15f14:	beq	15e5c <ftello64@plt+0x481c>
   15f18:	b	15e40 <ftello64@plt+0x4800>
   15f1c:	add	r0, sp, #4
   15f20:	bl	11340 <mbsinit@plt>
   15f24:	cmp	r0, #0
   15f28:	beq	160c4 <ftello64@plt+0x4a84>
   15f2c:	mov	r3, #1
   15f30:	strb	r3, [sp]
   15f34:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15f38:	mov	r1, r0
   15f3c:	mov	r0, r4
   15f40:	bl	2c6d8 <ftello64@plt+0x1b098>
   15f44:	mov	r2, r0
   15f48:	add	r3, sp, #4
   15f4c:	mov	r1, r4
   15f50:	add	r0, sp, #28
   15f54:	bl	2f068 <ftello64@plt+0x1da28>
   15f58:	cmn	r0, #1
   15f5c:	str	r0, [sp, #20]
   15f60:	beq	1601c <ftello64@plt+0x49dc>
   15f64:	cmn	r0, #2
   15f68:	beq	16098 <ftello64@plt+0x4a58>
   15f6c:	cmp	r0, #0
   15f70:	bne	16060 <ftello64@plt+0x4a20>
   15f74:	ldr	r3, [sp, #16]
   15f78:	mov	r2, #1
   15f7c:	str	r2, [sp, #20]
   15f80:	ldrb	r3, [r3]
   15f84:	cmp	r3, #0
   15f88:	bne	160e4 <ftello64@plt+0x4aa4>
   15f8c:	ldr	r4, [sp, #28]
   15f90:	cmp	r4, #0
   15f94:	beq	16064 <ftello64@plt+0x4a24>
   15f98:	bl	158a4 <ftello64@plt+0x4264>
   15f9c:	add	r0, sp, #4
   15fa0:	bl	11340 <mbsinit@plt>
   15fa4:	cmp	r0, #0
   15fa8:	beq	160c4 <ftello64@plt+0x4a84>
   15fac:	mov	r4, #1
   15fb0:	strb	r4, [sp]
   15fb4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15fb8:	mov	r1, r0
   15fbc:	mov	r0, r7
   15fc0:	bl	2c6d8 <ftello64@plt+0x1b098>
   15fc4:	mov	r2, r0
   15fc8:	add	r3, sp, #4
   15fcc:	mov	r1, r7
   15fd0:	add	r0, sp, #28
   15fd4:	bl	2f068 <ftello64@plt+0x1da28>
   15fd8:	cmn	r0, #1
   15fdc:	str	r0, [sp, #20]
   15fe0:	streq	r4, [sp, #20]
   15fe4:	beq	15eb8 <ftello64@plt+0x4878>
   15fe8:	cmn	r0, #2
   15fec:	beq	16088 <ftello64@plt+0x4a48>
   15ff0:	cmp	r0, #0
   15ff4:	bne	16038 <ftello64@plt+0x49f8>
   15ff8:	ldr	r3, [sp, #16]
   15ffc:	str	r4, [sp, #20]
   16000:	ldrb	r3, [r3]
   16004:	cmp	r3, #0
   16008:	bne	160e4 <ftello64@plt+0x4aa4>
   1600c:	ldr	r4, [sp, #28]
   16010:	cmp	r4, #0
   16014:	beq	1603c <ftello64@plt+0x49fc>
   16018:	b	15f98 <ftello64@plt+0x4958>
   1601c:	mov	r3, #1
   16020:	mov	r2, #0
   16024:	ldr	r4, [sp, #28]
   16028:	strb	r3, [sp, #12]
   1602c:	str	r3, [sp, #20]
   16030:	strb	r2, [sp, #24]
   16034:	b	15e40 <ftello64@plt+0x4800>
   16038:	ldr	r4, [sp, #28]
   1603c:	mov	r5, #1
   16040:	add	r0, sp, #4
   16044:	strb	r5, [sp, #24]
   16048:	bl	11340 <mbsinit@plt>
   1604c:	cmp	r0, #0
   16050:	strb	r5, [sp, #12]
   16054:	movne	r3, #0
   16058:	strbne	r3, [sp]
   1605c:	b	15eb0 <ftello64@plt+0x4870>
   16060:	ldr	r4, [sp, #28]
   16064:	mov	r5, #1
   16068:	add	r0, sp, #4
   1606c:	strb	r5, [sp, #24]
   16070:	bl	11340 <mbsinit@plt>
   16074:	cmp	r0, #0
   16078:	strb	r5, [sp, #12]
   1607c:	movne	r3, #0
   16080:	strbne	r3, [sp]
   16084:	b	15f10 <ftello64@plt+0x48d0>
   16088:	ldr	r0, [sp, #16]
   1608c:	bl	114cc <strlen@plt>
   16090:	str	r0, [sp, #20]
   16094:	b	15eb8 <ftello64@plt+0x4878>
   16098:	ldr	r0, [sp, #16]
   1609c:	bl	114cc <strlen@plt>
   160a0:	mov	r3, #0
   160a4:	mov	r2, #1
   160a8:	ldr	r4, [sp, #28]
   160ac:	strb	r2, [sp, #12]
   160b0:	str	r0, [sp, #20]
   160b4:	strb	r3, [sp, #24]
   160b8:	b	15e40 <ftello64@plt+0x4800>
   160bc:	mov	fp, #1
   160c0:	b	159ac <ftello64@plt+0x436c>
   160c4:	movw	r3, #7896	; 0x1ed8
   160c8:	movt	r3, #3
   160cc:	movw	r1, #7916	; 0x1eec
   160d0:	movt	r1, #3
   160d4:	movw	r0, #7952	; 0x1f10
   160d8:	movt	r0, #3
   160dc:	mov	r2, #143	; 0x8f
   160e0:	bl	11634 <__assert_fail@plt>
   160e4:	movw	r3, #7896	; 0x1ed8
   160e8:	movt	r3, #3
   160ec:	movw	r1, #7916	; 0x1eec
   160f0:	movt	r1, #3
   160f4:	movw	r0, #7976	; 0x1f28
   160f8:	movt	r0, #3
   160fc:	mov	r2, #171	; 0xab
   16100:	bl	11634 <__assert_fail@plt>
   16104:	mov	r1, r0
   16108:	mov	r2, #5
   1610c:	strd	r4, [sp, #-16]!
   16110:	mov	r4, r0
   16114:	mov	r0, #0
   16118:	str	r6, [sp, #8]
   1611c:	str	lr, [sp, #12]
   16120:	sub	sp, sp, #8
   16124:	bl	1137c <dcgettext@plt>
   16128:	cmp	r4, r0
   1612c:	mov	r5, r0
   16130:	beq	16144 <ftello64@plt+0x4b04>
   16134:	mov	r1, r4
   16138:	bl	158cc <ftello64@plt+0x428c>
   1613c:	cmp	r0, #0
   16140:	beq	1615c <ftello64@plt+0x4b1c>
   16144:	mov	r0, r5
   16148:	add	sp, sp, #8
   1614c:	ldrd	r4, [sp]
   16150:	ldr	r6, [sp, #8]
   16154:	add	sp, sp, #12
   16158:	pop	{pc}		; (ldr pc, [sp], #4)
   1615c:	mov	r0, r5
   16160:	bl	114cc <strlen@plt>
   16164:	mov	r6, r0
   16168:	mov	r0, r4
   1616c:	bl	114cc <strlen@plt>
   16170:	add	r0, r6, r0
   16174:	add	r0, r0, #4
   16178:	bl	2d388 <ftello64@plt+0x1bd48>
   1617c:	movw	r3, #8000	; 0x1f40
   16180:	movt	r3, #3
   16184:	str	r5, [sp]
   16188:	mvn	r2, #0
   1618c:	mov	r1, #1
   16190:	str	r4, [sp, #4]
   16194:	mov	r5, r0
   16198:	bl	114fc <__sprintf_chk@plt>
   1619c:	b	16144 <ftello64@plt+0x4b04>
   161a0:	mov	r2, #5
   161a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   161a8:	mov	r4, r1
   161ac:	mov	r1, r0
   161b0:	strd	r6, [sp, #8]
   161b4:	mov	r6, r0
   161b8:	mov	r0, #0
   161bc:	strd	r8, [sp, #16]
   161c0:	str	sl, [sp, #24]
   161c4:	str	lr, [sp, #28]
   161c8:	sub	sp, sp, #8
   161cc:	bl	1137c <dcgettext@plt>
   161d0:	mov	r5, r0
   161d4:	bl	2ef5c <ftello64@plt+0x1d91c>
   161d8:	movw	r1, #8008	; 0x1f48
   161dc:	movt	r1, #3
   161e0:	mov	r7, r0
   161e4:	bl	2eba8 <ftello64@plt+0x1d568>
   161e8:	subs	r8, r0, #0
   161ec:	bne	1631c <ftello64@plt+0x4cdc>
   161f0:	mov	r1, r6
   161f4:	mov	r0, r5
   161f8:	bl	112b0 <strcmp@plt>
   161fc:	cmp	r4, #0
   16200:	movne	sl, r4
   16204:	movne	r9, r4
   16208:	beq	16288 <ftello64@plt+0x4c48>
   1620c:	cmp	r0, #0
   16210:	moveq	r5, r4
   16214:	beq	16268 <ftello64@plt+0x4c28>
   16218:	mov	r1, r6
   1621c:	mov	r0, r5
   16220:	bl	158cc <ftello64@plt+0x428c>
   16224:	subs	r7, r0, #0
   16228:	bne	16258 <ftello64@plt+0x4c18>
   1622c:	cmp	r9, #0
   16230:	beq	16298 <ftello64@plt+0x4c58>
   16234:	mov	r1, r9
   16238:	mov	r0, r5
   1623c:	bl	158cc <ftello64@plt+0x428c>
   16240:	cmp	r0, #0
   16244:	beq	16298 <ftello64@plt+0x4c58>
   16248:	cmp	r7, #0
   1624c:	beq	16258 <ftello64@plt+0x4c18>
   16250:	mov	r0, r7
   16254:	bl	15568 <ftello64@plt+0x3f28>
   16258:	cmp	r8, #0
   1625c:	beq	16268 <ftello64@plt+0x4c28>
   16260:	mov	r0, r8
   16264:	bl	15568 <ftello64@plt+0x3f28>
   16268:	mov	r0, r5
   1626c:	add	sp, sp, #8
   16270:	ldrd	r4, [sp]
   16274:	ldrd	r6, [sp, #8]
   16278:	ldrd	r8, [sp, #16]
   1627c:	ldr	sl, [sp, #24]
   16280:	add	sp, sp, #28
   16284:	pop	{pc}		; (ldr pc, [sp], #4)
   16288:	cmp	r0, #0
   1628c:	bne	1646c <ftello64@plt+0x4e2c>
   16290:	mov	r5, r6
   16294:	b	16268 <ftello64@plt+0x4c28>
   16298:	cmp	sl, #0
   1629c:	beq	162b4 <ftello64@plt+0x4c74>
   162a0:	mov	r1, sl
   162a4:	mov	r0, r5
   162a8:	bl	158cc <ftello64@plt+0x428c>
   162ac:	cmp	r0, #0
   162b0:	bne	16248 <ftello64@plt+0x4c08>
   162b4:	mov	r0, r5
   162b8:	bl	114cc <strlen@plt>
   162bc:	mov	r6, r0
   162c0:	mov	r0, r4
   162c4:	bl	114cc <strlen@plt>
   162c8:	add	r0, r6, r0
   162cc:	add	r0, r0, #4
   162d0:	bl	2d388 <ftello64@plt+0x1bd48>
   162d4:	movw	r3, #8000	; 0x1f40
   162d8:	movt	r3, #3
   162dc:	str	r5, [sp]
   162e0:	mvn	r2, #0
   162e4:	mov	r1, #1
   162e8:	str	r4, [sp, #4]
   162ec:	mov	r6, r0
   162f0:	bl	114fc <__sprintf_chk@plt>
   162f4:	cmp	r7, #0
   162f8:	beq	16304 <ftello64@plt+0x4cc4>
   162fc:	mov	r0, r7
   16300:	bl	15568 <ftello64@plt+0x3f28>
   16304:	cmp	r8, #0
   16308:	beq	16290 <ftello64@plt+0x4c50>
   1630c:	mov	r0, r8
   16310:	mov	r5, r6
   16314:	bl	15568 <ftello64@plt+0x3f28>
   16318:	b	16268 <ftello64@plt+0x4c28>
   1631c:	mov	r2, r7
   16320:	mov	r0, r4
   16324:	movw	r1, #8008	; 0x1f48
   16328:	movt	r1, #3
   1632c:	bl	2da04 <ftello64@plt+0x1c3c4>
   16330:	mov	r9, r0
   16334:	mov	r0, r7
   16338:	bl	114cc <strlen@plt>
   1633c:	mov	sl, r0
   16340:	add	r0, r0, #11
   16344:	bl	2d388 <ftello64@plt+0x1bd48>
   16348:	mov	r1, r7
   1634c:	mov	r2, sl
   16350:	mov	r8, r0
   16354:	bl	1131c <memcpy@plt>
   16358:	movw	r3, #8016	; 0x1f50
   1635c:	movt	r3, #3
   16360:	ldrb	lr, [r3, #10]
   16364:	mov	r0, r4
   16368:	add	ip, r8, sl
   1636c:	mov	r2, r8
   16370:	movw	r1, #8008	; 0x1f48
   16374:	movt	r1, #3
   16378:	ldrh	r7, [r3, #8]
   1637c:	ldr	r4, [r3]
   16380:	ldr	r3, [r3, #4]
   16384:	str	r4, [r8, sl]
   16388:	str	r3, [ip, #4]
   1638c:	strh	r7, [ip, #8]
   16390:	strb	lr, [ip, #10]
   16394:	bl	2da04 <ftello64@plt+0x1c3c4>
   16398:	mov	r4, r0
   1639c:	mov	r0, r8
   163a0:	bl	15568 <ftello64@plt+0x3f28>
   163a4:	cmp	r4, #0
   163a8:	beq	16440 <ftello64@plt+0x4e00>
   163ac:	mov	r1, #63	; 0x3f
   163b0:	mov	r0, r4
   163b4:	bl	114d8 <strchr@plt>
   163b8:	cmp	r0, #0
   163bc:	beq	1640c <ftello64@plt+0x4dcc>
   163c0:	mov	r0, r4
   163c4:	bl	15568 <ftello64@plt+0x3f28>
   163c8:	cmp	r9, #0
   163cc:	mov	r1, r6
   163d0:	mov	r0, r5
   163d4:	beq	16490 <ftello64@plt+0x4e50>
   163d8:	bl	112b0 <strcmp@plt>
   163dc:	cmp	r0, #0
   163e0:	beq	16464 <ftello64@plt+0x4e24>
   163e4:	mov	r1, r6
   163e8:	mov	r0, r5
   163ec:	bl	158cc <ftello64@plt+0x428c>
   163f0:	cmp	r0, #0
   163f4:	bne	164d8 <ftello64@plt+0x4e98>
   163f8:	mov	sl, r0
   163fc:	mov	r7, r9
   16400:	mov	r8, r0
   16404:	mov	r4, r9
   16408:	b	1622c <ftello64@plt+0x4bec>
   1640c:	mov	r1, r6
   16410:	mov	r0, r5
   16414:	bl	112b0 <strcmp@plt>
   16418:	cmp	r9, #0
   1641c:	beq	164a4 <ftello64@plt+0x4e64>
   16420:	cmp	r0, #0
   16424:	bne	164b0 <ftello64@plt+0x4e70>
   16428:	cmp	r9, r4
   1642c:	beq	16464 <ftello64@plt+0x4e24>
   16430:	mov	r0, r4
   16434:	mov	r5, r9
   16438:	bl	15568 <ftello64@plt+0x3f28>
   1643c:	b	16268 <ftello64@plt+0x4c28>
   16440:	mov	r1, r6
   16444:	mov	r0, r5
   16448:	bl	112b0 <strcmp@plt>
   1644c:	cmp	r9, #0
   16450:	bne	163dc <ftello64@plt+0x4d9c>
   16454:	mov	sl, r9
   16458:	mov	r8, r9
   1645c:	mov	r4, r6
   16460:	b	1620c <ftello64@plt+0x4bcc>
   16464:	mov	r5, r9
   16468:	b	16268 <ftello64@plt+0x4c28>
   1646c:	mov	r1, r6
   16470:	mov	r0, r5
   16474:	bl	158cc <ftello64@plt+0x428c>
   16478:	cmp	r0, #0
   1647c:	bne	16268 <ftello64@plt+0x4c28>
   16480:	mov	r7, r4
   16484:	mov	r8, r4
   16488:	mov	r4, r6
   1648c:	b	162b4 <ftello64@plt+0x4c74>
   16490:	bl	112b0 <strcmp@plt>
   16494:	mov	sl, r9
   16498:	mov	r8, r9
   1649c:	mov	r4, r6
   164a0:	b	1620c <ftello64@plt+0x4bcc>
   164a4:	mov	sl, r4
   164a8:	mov	r8, r4
   164ac:	b	1620c <ftello64@plt+0x4bcc>
   164b0:	mov	r1, r6
   164b4:	mov	r0, r5
   164b8:	bl	158cc <ftello64@plt+0x428c>
   164bc:	cmp	r0, #0
   164c0:	bne	164e4 <ftello64@plt+0x4ea4>
   164c4:	mov	sl, r4
   164c8:	mov	r8, r4
   164cc:	mov	r7, r9
   164d0:	mov	r4, r9
   164d4:	b	1622c <ftello64@plt+0x4bec>
   164d8:	mov	r7, r9
   164dc:	mov	r8, #0
   164e0:	b	16248 <ftello64@plt+0x4c08>
   164e4:	mov	r8, r4
   164e8:	mov	r7, r9
   164ec:	b	16250 <ftello64@plt+0x4c10>
   164f0:	mov	r2, #5
   164f4:	strd	r4, [sp, #-16]!
   164f8:	mov	r5, r0
   164fc:	str	r6, [sp, #8]
   16500:	mov	r6, r1
   16504:	mov	r1, r0
   16508:	mov	r0, #0
   1650c:	str	lr, [sp, #12]
   16510:	bl	1137c <dcgettext@plt>
   16514:	cmp	r5, r0
   16518:	mov	r4, r0
   1651c:	beq	16534 <ftello64@plt+0x4ef4>
   16520:	mov	r0, r4
   16524:	ldrd	r4, [sp]
   16528:	ldr	r6, [sp, #8]
   1652c:	add	sp, sp, #12
   16530:	pop	{pc}		; (ldr pc, [sp], #4)
   16534:	bl	2ef5c <ftello64@plt+0x1d91c>
   16538:	ldrb	r3, [r0]
   1653c:	bic	r3, r3, #32
   16540:	cmp	r3, #85	; 0x55
   16544:	bne	165ac <ftello64@plt+0x4f6c>
   16548:	ldrb	r3, [r0, #1]
   1654c:	bic	r3, r3, #32
   16550:	cmp	r3, #84	; 0x54
   16554:	bne	1662c <ftello64@plt+0x4fec>
   16558:	ldrb	r3, [r0, #2]
   1655c:	bic	r3, r3, #32
   16560:	cmp	r3, #70	; 0x46
   16564:	bne	1662c <ftello64@plt+0x4fec>
   16568:	ldrb	r3, [r0, #3]
   1656c:	cmp	r3, #45	; 0x2d
   16570:	bne	1662c <ftello64@plt+0x4fec>
   16574:	ldrb	r3, [r0, #4]
   16578:	cmp	r3, #56	; 0x38
   1657c:	bne	1662c <ftello64@plt+0x4fec>
   16580:	ldrb	r3, [r0, #5]
   16584:	cmp	r3, #0
   16588:	bne	1662c <ftello64@plt+0x4fec>
   1658c:	ldrb	r2, [r4]
   16590:	movw	r3, #8112	; 0x1fb0
   16594:	movt	r3, #3
   16598:	movw	r4, #8124	; 0x1fbc
   1659c:	movt	r4, #3
   165a0:	cmp	r2, #96	; 0x60
   165a4:	movne	r4, r3
   165a8:	b	16520 <ftello64@plt+0x4ee0>
   165ac:	cmp	r3, #71	; 0x47
   165b0:	bne	1662c <ftello64@plt+0x4fec>
   165b4:	ldrb	r3, [r0, #1]
   165b8:	bic	r3, r3, #32
   165bc:	cmp	r3, #66	; 0x42
   165c0:	bne	1662c <ftello64@plt+0x4fec>
   165c4:	ldrb	r3, [r0, #2]
   165c8:	cmp	r3, #49	; 0x31
   165cc:	bne	1662c <ftello64@plt+0x4fec>
   165d0:	ldrb	r3, [r0, #3]
   165d4:	cmp	r3, #56	; 0x38
   165d8:	bne	1662c <ftello64@plt+0x4fec>
   165dc:	ldrb	r3, [r0, #4]
   165e0:	cmp	r3, #48	; 0x30
   165e4:	bne	1662c <ftello64@plt+0x4fec>
   165e8:	ldrb	r3, [r0, #5]
   165ec:	cmp	r3, #51	; 0x33
   165f0:	bne	1662c <ftello64@plt+0x4fec>
   165f4:	ldrb	r3, [r0, #6]
   165f8:	cmp	r3, #48	; 0x30
   165fc:	bne	1662c <ftello64@plt+0x4fec>
   16600:	ldrb	r3, [r0, #7]
   16604:	cmp	r3, #0
   16608:	bne	1662c <ftello64@plt+0x4fec>
   1660c:	ldrb	r2, [r4]
   16610:	movw	r3, #8116	; 0x1fb4
   16614:	movt	r3, #3
   16618:	movw	r4, #8120	; 0x1fb8
   1661c:	movt	r4, #3
   16620:	cmp	r2, #96	; 0x60
   16624:	movne	r4, r3
   16628:	b	16520 <ftello64@plt+0x4ee0>
   1662c:	movw	r3, #8128	; 0x1fc0
   16630:	movt	r3, #3
   16634:	cmp	r6, #9
   16638:	movw	r4, #7312	; 0x1c90
   1663c:	movt	r4, #3
   16640:	movne	r4, r3
   16644:	b	16520 <ftello64@plt+0x4ee0>
   16648:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1664c:	strd	r6, [sp, #8]
   16650:	strd	r8, [sp, #16]
   16654:	mov	r8, r3
   16658:	strd	sl, [sp, #24]
   1665c:	mov	fp, r0
   16660:	mov	sl, r1
   16664:	str	lr, [sp, #32]
   16668:	sub	sp, sp, #140	; 0x8c
   1666c:	ldr	r3, [sp, #180]	; 0xb4
   16670:	str	r2, [sp, #28]
   16674:	and	r4, r3, #2
   16678:	ubfx	r3, r3, #1, #1
   1667c:	str	r3, [sp, #44]	; 0x2c
   16680:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   16684:	ldr	r3, [sp, #176]	; 0xb0
   16688:	str	r0, [sp, #76]	; 0x4c
   1668c:	cmp	r3, #10
   16690:	ldrls	pc, [pc, r3, lsl #2]
   16694:	b	18030 <ftello64@plt+0x69f0>
   16698:	andeq	r6, r1, r8, lsl fp
   1669c:	andeq	r6, r1, r4, lsr ip
   166a0:			; <UNDEFINED> instruction: 0x000171b0
   166a4:	andeq	r6, r1, r0, lsr #25
   166a8:	andeq	r6, r1, r0, lsr #20
   166ac:	muleq	r1, ip, sl
   166b0:	andeq	r6, r1, r4, ror fp
   166b4:	ldrdeq	r6, [r1], -ip
   166b8:	andeq	r6, r1, r4, asr #13
   166bc:	andeq	r6, r1, r4, asr #13
   166c0:	andeq	r6, r1, r4, asr #13
   166c4:	ldr	r3, [sp, #176]	; 0xb0
   166c8:	cmp	r3, #10
   166cc:	beq	166f8 <ftello64@plt+0x50b8>
   166d0:	mov	r1, r3
   166d4:	movw	r0, #8132	; 0x1fc4
   166d8:	movt	r0, #3
   166dc:	bl	164f0 <ftello64@plt+0x4eb0>
   166e0:	str	r0, [sp, #188]	; 0xbc
   166e4:	movw	r0, #8128	; 0x1fc0
   166e8:	movt	r0, #3
   166ec:	ldr	r1, [sp, #176]	; 0xb0
   166f0:	bl	164f0 <ftello64@plt+0x4eb0>
   166f4:	str	r0, [sp, #192]	; 0xc0
   166f8:	cmp	r4, #0
   166fc:	movne	r4, #0
   16700:	beq	17dbc <ftello64@plt+0x677c>
   16704:	mov	r5, #0
   16708:	ldr	r0, [sp, #192]	; 0xc0
   1670c:	mov	r9, r5
   16710:	str	r5, [sp, #64]	; 0x40
   16714:	bl	114cc <strlen@plt>
   16718:	mov	r3, #1
   1671c:	ldr	r2, [sp, #44]	; 0x2c
   16720:	cmp	r0, r5
   16724:	moveq	r2, r5
   16728:	str	r3, [sp, #32]
   1672c:	str	r3, [sp, #48]	; 0x30
   16730:	str	r5, [sp, #52]	; 0x34
   16734:	str	r3, [sp, #60]	; 0x3c
   16738:	ldr	r3, [sp, #180]	; 0xb4
   1673c:	str	r0, [sp, #56]	; 0x38
   16740:	str	r5, [sp, #68]	; 0x44
   16744:	str	r5, [sp, #80]	; 0x50
   16748:	str	r5, [sp, #84]	; 0x54
   1674c:	and	r3, r3, #1
   16750:	str	r2, [sp, #88]	; 0x58
   16754:	str	r3, [sp, #92]	; 0x5c
   16758:	ldr	r3, [sp, #180]	; 0xb4
   1675c:	and	r3, r3, #4
   16760:	str	r3, [sp, #96]	; 0x60
   16764:	ldr	r3, [sp, #192]	; 0xc0
   16768:	str	r3, [sp, #72]	; 0x48
   1676c:	mov	r3, fp
   16770:	mov	r7, #0
   16774:	mov	fp, r9
   16778:	mov	r9, r3
   1677c:	cmn	r8, #1
   16780:	beq	16d84 <ftello64@plt+0x5744>
   16784:	subs	r6, r8, r7
   16788:	movne	r6, #1
   1678c:	cmp	r6, #0
   16790:	beq	16d9c <ftello64@plt+0x575c>
   16794:	ldr	r0, [sp, #28]
   16798:	ldr	r3, [sp, #48]	; 0x30
   1679c:	cmp	r3, #0
   167a0:	add	r3, r0, r7
   167a4:	str	r3, [sp, #36]	; 0x24
   167a8:	beq	17228 <ftello64@plt+0x5be8>
   167ac:	ldr	r2, [sp, #56]	; 0x38
   167b0:	cmp	r2, #0
   167b4:	beq	17728 <ftello64@plt+0x60e8>
   167b8:	cmp	r2, #1
   167bc:	mov	r3, r2
   167c0:	movls	r3, #0
   167c4:	movhi	r3, #1
   167c8:	cmn	r8, #1
   167cc:	add	r5, r7, r2
   167d0:	movne	r3, #0
   167d4:	cmp	r3, #0
   167d8:	beq	167e4 <ftello64@plt+0x51a4>
   167dc:	bl	114cc <strlen@plt>
   167e0:	mov	r8, r0
   167e4:	cmp	r5, r8
   167e8:	bhi	17728 <ftello64@plt+0x60e8>
   167ec:	ldr	r0, [sp, #36]	; 0x24
   167f0:	ldr	r2, [sp, #56]	; 0x38
   167f4:	ldr	r1, [sp, #72]	; 0x48
   167f8:	bl	11358 <memcmp@plt>
   167fc:	cmp	r0, #0
   16800:	bne	17728 <ftello64@plt+0x60e8>
   16804:	ldr	r3, [sp, #44]	; 0x2c
   16808:	cmp	r3, #0
   1680c:	bne	17ed4 <ftello64@plt+0x6894>
   16810:	ldr	r3, [sp, #36]	; 0x24
   16814:	ldrb	r5, [r3]
   16818:	cmp	r5, #126	; 0x7e
   1681c:	ldrls	pc, [pc, r5, lsl #2]
   16820:	b	17cbc <ftello64@plt+0x667c>
   16824:	strdeq	r6, [r1], -r8
   16828:			; <UNDEFINED> instruction: 0x00017cbc
   1682c:			; <UNDEFINED> instruction: 0x00017cbc
   16830:			; <UNDEFINED> instruction: 0x00017cbc
   16834:			; <UNDEFINED> instruction: 0x00017cbc
   16838:			; <UNDEFINED> instruction: 0x00017cbc
   1683c:			; <UNDEFINED> instruction: 0x00017cbc
   16840:	andeq	r6, r1, r0, asr lr
   16844:	andeq	r6, r1, r8, asr #28
   16848:	andeq	r6, r1, r8, asr lr
   1684c:	ldrdeq	r6, [r1], -ip
   16850:	andeq	r6, r1, ip, asr #31
   16854:	strdeq	r6, [r1], -r4
   16858:	andeq	r6, r1, r8, lsr #31
   1685c:			; <UNDEFINED> instruction: 0x00017cbc
   16860:			; <UNDEFINED> instruction: 0x00017cbc
   16864:			; <UNDEFINED> instruction: 0x00017cbc
   16868:			; <UNDEFINED> instruction: 0x00017cbc
   1686c:			; <UNDEFINED> instruction: 0x00017cbc
   16870:			; <UNDEFINED> instruction: 0x00017cbc
   16874:			; <UNDEFINED> instruction: 0x00017cbc
   16878:			; <UNDEFINED> instruction: 0x00017cbc
   1687c:			; <UNDEFINED> instruction: 0x00017cbc
   16880:			; <UNDEFINED> instruction: 0x00017cbc
   16884:			; <UNDEFINED> instruction: 0x00017cbc
   16888:			; <UNDEFINED> instruction: 0x00017cbc
   1688c:			; <UNDEFINED> instruction: 0x00017cbc
   16890:			; <UNDEFINED> instruction: 0x00017cbc
   16894:			; <UNDEFINED> instruction: 0x00017cbc
   16898:			; <UNDEFINED> instruction: 0x00017cbc
   1689c:			; <UNDEFINED> instruction: 0x00017cbc
   168a0:			; <UNDEFINED> instruction: 0x00017cbc
   168a4:	andeq	r7, r1, r4, asr r0
   168a8:	andeq	r7, r1, r8, asr #32
   168ac:	andeq	r7, r1, r8, asr #32
   168b0:	andeq	r7, r1, ip, lsr r0
   168b4:	andeq	r7, r1, r8, asr #32
   168b8:	andeq	r7, r1, r0, lsr #2
   168bc:	andeq	r7, r1, r8, asr #32
   168c0:	muleq	r1, r0, r1
   168c4:	andeq	r7, r1, r8, asr #32
   168c8:	andeq	r7, r1, r8, asr #32
   168cc:	andeq	r7, r1, r8, asr #32
   168d0:	andeq	r7, r1, r0, lsr #2
   168d4:	andeq	r7, r1, r0, lsr #2
   168d8:	andeq	r7, r1, r0, lsr #2
   168dc:	andeq	r7, r1, r0, lsr #2
   168e0:	andeq	r7, r1, r0, lsr #2
   168e4:	andeq	r7, r1, r0, lsr #2
   168e8:	andeq	r7, r1, r0, lsr #2
   168ec:	andeq	r7, r1, r0, lsr #2
   168f0:	andeq	r7, r1, r0, lsr #2
   168f4:	andeq	r7, r1, r0, lsr #2
   168f8:	andeq	r7, r1, r0, lsr #2
   168fc:	andeq	r7, r1, r0, lsr #2
   16900:	andeq	r7, r1, r0, lsr #2
   16904:	andeq	r7, r1, r0, lsr #2
   16908:	andeq	r7, r1, r0, lsr #2
   1690c:	andeq	r7, r1, r0, lsr #2
   16910:	andeq	r7, r1, r8, asr #32
   16914:	andeq	r7, r1, r8, asr #32
   16918:	andeq	r7, r1, r8, asr #32
   1691c:	andeq	r7, r1, r8, asr #32
   16920:	andeq	r7, r1, r0, asr #2
   16924:			; <UNDEFINED> instruction: 0x00017cbc
   16928:	andeq	r7, r1, r0, lsr #2
   1692c:	andeq	r7, r1, r0, lsr #2
   16930:	andeq	r7, r1, r0, lsr #2
   16934:	andeq	r7, r1, r0, lsr #2
   16938:	andeq	r7, r1, r0, lsr #2
   1693c:	andeq	r7, r1, r0, lsr #2
   16940:	andeq	r7, r1, r0, lsr #2
   16944:	andeq	r7, r1, r0, lsr #2
   16948:	andeq	r7, r1, r0, lsr #2
   1694c:	andeq	r7, r1, r0, lsr #2
   16950:	andeq	r7, r1, r0, lsr #2
   16954:	andeq	r7, r1, r0, lsr #2
   16958:	andeq	r7, r1, r0, lsr #2
   1695c:	andeq	r7, r1, r0, lsr #2
   16960:	andeq	r7, r1, r0, lsr #2
   16964:	andeq	r7, r1, r0, lsr #2
   16968:	andeq	r7, r1, r0, lsr #2
   1696c:	andeq	r7, r1, r0, lsr #2
   16970:	andeq	r7, r1, r0, lsr #2
   16974:	andeq	r7, r1, r0, lsr #2
   16978:	andeq	r7, r1, r0, lsr #2
   1697c:	andeq	r7, r1, r0, lsr #2
   16980:	andeq	r7, r1, r0, lsr #2
   16984:	andeq	r7, r1, r0, lsr #2
   16988:	andeq	r7, r1, r0, lsr #2
   1698c:	andeq	r7, r1, r0, lsr #2
   16990:	andeq	r7, r1, r8, asr #32
   16994:	andeq	r7, r1, r4, ror #1
   16998:	andeq	r7, r1, r0, lsr #2
   1699c:	andeq	r7, r1, r8, asr #32
   169a0:	andeq	r7, r1, r0, lsr #2
   169a4:	andeq	r7, r1, r8, asr #32
   169a8:	andeq	r7, r1, r0, lsr #2
   169ac:	andeq	r7, r1, r0, lsr #2
   169b0:	andeq	r7, r1, r0, lsr #2
   169b4:	andeq	r7, r1, r0, lsr #2
   169b8:	andeq	r7, r1, r0, lsr #2
   169bc:	andeq	r7, r1, r0, lsr #2
   169c0:	andeq	r7, r1, r0, lsr #2
   169c4:	andeq	r7, r1, r0, lsr #2
   169c8:	andeq	r7, r1, r0, lsr #2
   169cc:	andeq	r7, r1, r0, lsr #2
   169d0:	andeq	r7, r1, r0, lsr #2
   169d4:	andeq	r7, r1, r0, lsr #2
   169d8:	andeq	r7, r1, r0, lsr #2
   169dc:	andeq	r7, r1, r0, lsr #2
   169e0:	andeq	r7, r1, r0, lsr #2
   169e4:	andeq	r7, r1, r0, lsr #2
   169e8:	andeq	r7, r1, r0, lsr #2
   169ec:	andeq	r7, r1, r0, lsr #2
   169f0:	andeq	r7, r1, r0, lsr #2
   169f4:	andeq	r7, r1, r0, lsr #2
   169f8:	andeq	r7, r1, r0, lsr #2
   169fc:	andeq	r7, r1, r0, lsr #2
   16a00:	andeq	r7, r1, r0, lsr #2
   16a04:	andeq	r7, r1, r0, lsr #2
   16a08:	andeq	r7, r1, r0, lsr #2
   16a0c:	andeq	r7, r1, r0, lsr #2
   16a10:	strdeq	r6, [r1], -r0
   16a14:	andeq	r7, r1, r8, asr #32
   16a18:	strdeq	r6, [r1], -r0
   16a1c:	andeq	r7, r1, ip, lsr r0
   16a20:	ldr	r3, [sp, #180]	; 0xb4
   16a24:	cmp	r4, #0
   16a28:	and	r3, r3, #1
   16a2c:	str	r3, [sp, #92]	; 0x5c
   16a30:	ldr	r3, [sp, #180]	; 0xb4
   16a34:	and	r3, r3, #4
   16a38:	str	r3, [sp, #96]	; 0x60
   16a3c:	moveq	r3, #1
   16a40:	streq	r3, [sp, #60]	; 0x3c
   16a44:	beq	171d4 <ftello64@plt+0x5b94>
   16a48:	mov	r3, #0
   16a4c:	mov	r2, #1
   16a50:	mov	r4, r3
   16a54:	mov	r9, r3
   16a58:	str	r2, [sp, #32]
   16a5c:	str	r2, [sp, #44]	; 0x2c
   16a60:	str	r3, [sp, #48]	; 0x30
   16a64:	str	r2, [sp, #52]	; 0x34
   16a68:	str	r2, [sp, #56]	; 0x38
   16a6c:	str	r3, [sp, #60]	; 0x3c
   16a70:	str	r2, [sp, #64]	; 0x40
   16a74:	str	r2, [sp, #68]	; 0x44
   16a78:	str	r3, [sp, #80]	; 0x50
   16a7c:	str	r3, [sp, #84]	; 0x54
   16a80:	str	r3, [sp, #88]	; 0x58
   16a84:	movw	r3, #8128	; 0x1fc0
   16a88:	movt	r3, #3
   16a8c:	str	r3, [sp, #72]	; 0x48
   16a90:	mov	r3, #2
   16a94:	str	r3, [sp, #176]	; 0xb0
   16a98:	b	1676c <ftello64@plt+0x512c>
   16a9c:	ldr	r3, [sp, #180]	; 0xb4
   16aa0:	cmp	r4, #0
   16aa4:	and	r3, r3, #1
   16aa8:	str	r3, [sp, #92]	; 0x5c
   16aac:	ldr	r3, [sp, #180]	; 0xb4
   16ab0:	and	r3, r3, #4
   16ab4:	str	r3, [sp, #96]	; 0x60
   16ab8:	bne	17e8c <ftello64@plt+0x684c>
   16abc:	cmp	sl, #0
   16ac0:	beq	17c38 <ftello64@plt+0x65f8>
   16ac4:	mov	r3, #34	; 0x22
   16ac8:	mov	r2, r4
   16acc:	mov	r1, #1
   16ad0:	mov	r9, r2
   16ad4:	strb	r3, [fp]
   16ad8:	movw	r3, #7312	; 0x1c90
   16adc:	movt	r3, #3
   16ae0:	mov	r4, r1
   16ae4:	str	r1, [sp, #32]
   16ae8:	str	r2, [sp, #44]	; 0x2c
   16aec:	str	r1, [sp, #48]	; 0x30
   16af0:	str	r2, [sp, #52]	; 0x34
   16af4:	str	r1, [sp, #56]	; 0x38
   16af8:	str	r1, [sp, #60]	; 0x3c
   16afc:	str	r2, [sp, #64]	; 0x40
   16b00:	str	r2, [sp, #68]	; 0x44
   16b04:	str	r3, [sp, #72]	; 0x48
   16b08:	str	r2, [sp, #80]	; 0x50
   16b0c:	str	r2, [sp, #84]	; 0x54
   16b10:	str	r2, [sp, #88]	; 0x58
   16b14:	b	1676c <ftello64@plt+0x512c>
   16b18:	mov	r3, #0
   16b1c:	mov	r2, #1
   16b20:	mov	r9, r3
   16b24:	str	r2, [sp, #32]
   16b28:	str	r3, [sp, #44]	; 0x2c
   16b2c:	str	r3, [sp, #48]	; 0x30
   16b30:	str	r3, [sp, #52]	; 0x34
   16b34:	str	r3, [sp, #60]	; 0x3c
   16b38:	strd	r2, [sp, #64]	; 0x40
   16b3c:	str	r3, [sp, #72]	; 0x48
   16b40:	str	r3, [sp, #80]	; 0x50
   16b44:	str	r3, [sp, #88]	; 0x58
   16b48:	ldr	r3, [sp, #180]	; 0xb4
   16b4c:	and	r3, r3, r2
   16b50:	str	r3, [sp, #92]	; 0x5c
   16b54:	ldr	r3, [sp, #180]	; 0xb4
   16b58:	and	r3, r3, #4
   16b5c:	str	r3, [sp, #96]	; 0x60
   16b60:	ldr	r3, [sp, #176]	; 0xb0
   16b64:	mov	r4, r3
   16b68:	str	r3, [sp, #56]	; 0x38
   16b6c:	str	r3, [sp, #84]	; 0x54
   16b70:	b	1676c <ftello64@plt+0x512c>
   16b74:	mov	r3, #1
   16b78:	mov	r4, #0
   16b7c:	mov	r9, r4
   16b80:	str	r3, [sp, #32]
   16b84:	str	r3, [sp, #44]	; 0x2c
   16b88:	str	r3, [sp, #48]	; 0x30
   16b8c:	str	r4, [sp, #52]	; 0x34
   16b90:	str	r3, [sp, #56]	; 0x38
   16b94:	str	r3, [sp, #60]	; 0x3c
   16b98:	str	r3, [sp, #88]	; 0x58
   16b9c:	movw	r3, #7312	; 0x1c90
   16ba0:	movt	r3, #3
   16ba4:	str	r4, [sp, #64]	; 0x40
   16ba8:	str	r4, [sp, #68]	; 0x44
   16bac:	str	r3, [sp, #72]	; 0x48
   16bb0:	ldr	r3, [sp, #180]	; 0xb4
   16bb4:	str	r4, [sp, #80]	; 0x50
   16bb8:	str	r4, [sp, #84]	; 0x54
   16bbc:	and	r3, r3, #1
   16bc0:	str	r3, [sp, #92]	; 0x5c
   16bc4:	ldr	r3, [sp, #180]	; 0xb4
   16bc8:	and	r3, r3, #4
   16bcc:	str	r3, [sp, #96]	; 0x60
   16bd0:	mov	r3, #5
   16bd4:	str	r3, [sp, #176]	; 0xb0
   16bd8:	b	1676c <ftello64@plt+0x512c>
   16bdc:	mov	r3, #1
   16be0:	mov	r4, #0
   16be4:	mov	r9, r4
   16be8:	str	r3, [sp, #32]
   16bec:	str	r4, [sp, #44]	; 0x2c
   16bf0:	str	r3, [sp, #48]	; 0x30
   16bf4:	str	r3, [sp, #60]	; 0x3c
   16bf8:	ldr	r3, [sp, #180]	; 0xb4
   16bfc:	str	r4, [sp, #52]	; 0x34
   16c00:	str	r4, [sp, #56]	; 0x38
   16c04:	str	r4, [sp, #64]	; 0x40
   16c08:	str	r4, [sp, #68]	; 0x44
   16c0c:	and	r3, r3, #1
   16c10:	str	r4, [sp, #72]	; 0x48
   16c14:	str	r4, [sp, #80]	; 0x50
   16c18:	str	r4, [sp, #84]	; 0x54
   16c1c:	str	r3, [sp, #92]	; 0x5c
   16c20:	ldr	r3, [sp, #180]	; 0xb4
   16c24:	str	r4, [sp, #88]	; 0x58
   16c28:	and	r3, r3, #4
   16c2c:	str	r3, [sp, #96]	; 0x60
   16c30:	b	1676c <ftello64@plt+0x512c>
   16c34:	mov	r3, #0
   16c38:	mov	r2, #1
   16c3c:	ldr	r1, [sp, #176]	; 0xb0
   16c40:	mov	r4, r3
   16c44:	mov	r9, r3
   16c48:	movw	r3, #8128	; 0x1fc0
   16c4c:	movt	r3, #3
   16c50:	str	r2, [sp, #32]
   16c54:	str	r2, [sp, #44]	; 0x2c
   16c58:	str	r4, [sp, #48]	; 0x30
   16c5c:	strd	r2, [sp, #68]	; 0x44
   16c60:	ldr	r3, [sp, #180]	; 0xb4
   16c64:	str	r2, [sp, #52]	; 0x34
   16c68:	str	r1, [sp, #56]	; 0x38
   16c6c:	str	r4, [sp, #60]	; 0x3c
   16c70:	str	r2, [sp, #64]	; 0x40
   16c74:	and	r3, r3, r2
   16c78:	str	r4, [sp, #80]	; 0x50
   16c7c:	str	r4, [sp, #84]	; 0x54
   16c80:	str	r4, [sp, #88]	; 0x58
   16c84:	str	r3, [sp, #92]	; 0x5c
   16c88:	ldr	r3, [sp, #180]	; 0xb4
   16c8c:	and	r3, r3, #4
   16c90:	str	r3, [sp, #96]	; 0x60
   16c94:	mov	r3, #2
   16c98:	str	r3, [sp, #176]	; 0xb0
   16c9c:	b	1676c <ftello64@plt+0x512c>
   16ca0:	mov	r3, #1
   16ca4:	mov	r2, #0
   16ca8:	mov	r4, r2
   16cac:	mov	r9, r2
   16cb0:	str	r3, [sp, #32]
   16cb4:	str	r3, [sp, #44]	; 0x2c
   16cb8:	str	r2, [sp, #48]	; 0x30
   16cbc:	str	r3, [sp, #52]	; 0x34
   16cc0:	str	r3, [sp, #56]	; 0x38
   16cc4:	str	r3, [sp, #60]	; 0x3c
   16cc8:	str	r3, [sp, #64]	; 0x40
   16ccc:	str	r3, [sp, #68]	; 0x44
   16cd0:	str	r3, [sp, #88]	; 0x58
   16cd4:	movw	r3, #8128	; 0x1fc0
   16cd8:	movt	r3, #3
   16cdc:	str	r3, [sp, #72]	; 0x48
   16ce0:	ldr	r3, [sp, #180]	; 0xb4
   16ce4:	str	r2, [sp, #80]	; 0x50
   16ce8:	str	r2, [sp, #84]	; 0x54
   16cec:	and	r3, r3, #1
   16cf0:	b	16c84 <ftello64@plt+0x5644>
   16cf4:	mov	r5, #102	; 0x66
   16cf8:	mov	r6, #0
   16cfc:	ldr	r3, [sp, #44]	; 0x2c
   16d00:	cmp	r3, #0
   16d04:	bne	17bb4 <ftello64@plt+0x6574>
   16d08:	ldr	r2, [sp, #52]	; 0x34
   16d0c:	eor	r3, fp, #1
   16d10:	ands	r3, r2, r3
   16d14:	beq	16d4c <ftello64@plt+0x570c>
   16d18:	cmp	sl, r4
   16d1c:	mov	fp, r3
   16d20:	movhi	r2, #39	; 0x27
   16d24:	strbhi	r2, [r9, r4]
   16d28:	add	r2, r4, #1
   16d2c:	cmp	sl, r2
   16d30:	movhi	r1, #36	; 0x24
   16d34:	strbhi	r1, [r9, r2]
   16d38:	add	r2, r4, #2
   16d3c:	add	r4, r4, #3
   16d40:	cmp	sl, r2
   16d44:	movhi	r1, #39	; 0x27
   16d48:	strbhi	r1, [r9, r2]
   16d4c:	cmp	sl, r4
   16d50:	add	r7, r7, #1
   16d54:	movhi	r3, #92	; 0x5c
   16d58:	strbhi	r3, [r9, r4]
   16d5c:	add	r4, r4, #1
   16d60:	cmp	r4, sl
   16d64:	ldr	r3, [sp, #32]
   16d68:	strbcc	r5, [r9, r4]
   16d6c:	cmp	r6, #0
   16d70:	add	r4, r4, #1
   16d74:	moveq	r3, #0
   16d78:	cmn	r8, #1
   16d7c:	str	r3, [sp, #32]
   16d80:	bne	16784 <ftello64@plt+0x5144>
   16d84:	ldr	r3, [sp, #28]
   16d88:	ldrb	r6, [r3, r7]
   16d8c:	adds	r6, r6, #0
   16d90:	movne	r6, #1
   16d94:	cmp	r6, #0
   16d98:	bne	16794 <ftello64@plt+0x5154>
   16d9c:	mov	r3, r9
   16da0:	mov	r9, fp
   16da4:	mov	fp, r3
   16da8:	ldr	r3, [sp, #68]	; 0x44
   16dac:	cmp	r4, #0
   16db0:	movne	r3, #0
   16db4:	cmp	r3, #0
   16db8:	bne	17fac <ftello64@plt+0x696c>
   16dbc:	ldr	r3, [sp, #44]	; 0x2c
   16dc0:	ldr	r2, [sp, #52]	; 0x34
   16dc4:	eor	r3, r3, #1
   16dc8:	ands	r2, r3, r2
   16dcc:	beq	17ee4 <ftello64@plt+0x68a4>
   16dd0:	ldr	r3, [sp, #80]	; 0x50
   16dd4:	cmp	r3, #0
   16dd8:	beq	17ee8 <ftello64@plt+0x68a8>
   16ddc:	ldr	r3, [sp, #32]
   16de0:	cmp	r3, #0
   16de4:	bne	17f5c <ftello64@plt+0x691c>
   16de8:	ldr	r3, [sp, #84]	; 0x54
   16dec:	adds	r3, r3, #0
   16df0:	movne	r3, #1
   16df4:	cmp	sl, #0
   16df8:	movne	r3, #0
   16dfc:	cmp	r3, #0
   16e00:	ldreq	r2, [sp, #80]	; 0x50
   16e04:	beq	17ee8 <ftello64@plt+0x68a8>
   16e08:	ldr	r2, [sp, #84]	; 0x54
   16e0c:	mov	sl, r2
   16e10:	mov	r0, #0
   16e14:	mov	r4, #1
   16e18:	mov	r1, #39	; 0x27
   16e1c:	str	r0, [sp, #44]	; 0x2c
   16e20:	strb	r1, [fp]
   16e24:	str	r0, [sp, #48]	; 0x30
   16e28:	str	r4, [sp, #52]	; 0x34
   16e2c:	str	r4, [sp, #56]	; 0x38
   16e30:	str	r4, [sp, #64]	; 0x40
   16e34:	str	r0, [sp, #68]	; 0x44
   16e38:	str	r3, [sp, #80]	; 0x50
   16e3c:	str	r2, [sp, #84]	; 0x54
   16e40:	str	r0, [sp, #88]	; 0x58
   16e44:	b	16a84 <ftello64@plt+0x5444>
   16e48:	mov	r5, #98	; 0x62
   16e4c:	b	16cf8 <ftello64@plt+0x56b8>
   16e50:	mov	r5, #97	; 0x61
   16e54:	b	16cf8 <ftello64@plt+0x56b8>
   16e58:	ldr	r3, [sp, #48]	; 0x30
   16e5c:	str	r3, [sp, #40]	; 0x28
   16e60:	mov	r3, #116	; 0x74
   16e64:	ldr	r2, [sp, #68]	; 0x44
   16e68:	cmp	r2, #0
   16e6c:	bne	17068 <ftello64@plt+0x5a28>
   16e70:	ldr	r2, [sp, #60]	; 0x3c
   16e74:	cmp	r2, #0
   16e78:	bne	16fc4 <ftello64@plt+0x5984>
   16e7c:	ldr	r3, [sp, #44]	; 0x2c
   16e80:	mov	r6, #0
   16e84:	cmp	r3, #0
   16e88:	beq	17034 <ftello64@plt+0x59f4>
   16e8c:	mov	r3, fp
   16e90:	ldr	r2, [sp, #184]	; 0xb8
   16e94:	cmp	r2, #0
   16e98:	beq	16eb8 <ftello64@plt+0x5878>
   16e9c:	ubfx	r1, r5, #5, #8
   16ea0:	mov	r0, r2
   16ea4:	and	r2, r5, #31
   16ea8:	ldr	r1, [r0, r1, lsl #2]
   16eac:	lsr	r2, r1, r2
   16eb0:	tst	r2, #1
   16eb4:	bne	16cfc <ftello64@plt+0x56bc>
   16eb8:	ldr	r2, [sp, #40]	; 0x28
   16ebc:	cmp	r2, #0
   16ec0:	addeq	r7, r7, #1
   16ec4:	bne	16cfc <ftello64@plt+0x56bc>
   16ec8:	cmp	r3, #0
   16ecc:	beq	16d60 <ftello64@plt+0x5720>
   16ed0:	cmp	sl, r4
   16ed4:	mov	fp, #0
   16ed8:	movhi	r3, #39	; 0x27
   16edc:	strbhi	r3, [r9, r4]
   16ee0:	add	r3, r4, #1
   16ee4:	add	r4, r4, #2
   16ee8:	cmp	sl, r3
   16eec:	movhi	r2, #39	; 0x27
   16ef0:	strbhi	r2, [r9, r3]
   16ef4:	b	16d60 <ftello64@plt+0x5720>
   16ef8:	ldr	r3, [sp, #48]	; 0x30
   16efc:	str	r3, [sp, #40]	; 0x28
   16f00:	eor	r3, fp, #1
   16f04:	ldr	r2, [sp, #52]	; 0x34
   16f08:	ands	r2, r2, r3
   16f0c:	beq	17bcc <ftello64@plt+0x658c>
   16f10:	cmp	sl, r4
   16f14:	movhi	r3, #39	; 0x27
   16f18:	strbhi	r3, [r9, r4]
   16f1c:	add	r3, r4, #1
   16f20:	cmp	sl, r3
   16f24:	movhi	r1, #36	; 0x24
   16f28:	strbhi	r1, [r9, r3]
   16f2c:	add	r3, r4, #2
   16f30:	cmp	sl, r3
   16f34:	movhi	r1, #39	; 0x27
   16f38:	strbhi	r1, [r9, r3]
   16f3c:	add	r3, r4, #3
   16f40:	cmp	sl, r3
   16f44:	bls	17c18 <ftello64@plt+0x65d8>
   16f48:	mov	r4, r3
   16f4c:	mov	r3, #92	; 0x5c
   16f50:	mov	fp, r2
   16f54:	mov	r2, r4
   16f58:	strb	r3, [r9, r4]
   16f5c:	ldr	r3, [sp, #176]	; 0xb0
   16f60:	add	r4, r4, #1
   16f64:	cmp	r3, #2
   16f68:	beq	17c80 <ftello64@plt+0x6640>
   16f6c:	add	r3, r7, #1
   16f70:	cmp	r3, r8
   16f74:	bcs	16f8c <ftello64@plt+0x594c>
   16f78:	ldr	r1, [sp, #28]
   16f7c:	ldrb	r3, [r1, r3]
   16f80:	sub	r3, r3, #48	; 0x30
   16f84:	cmp	r3, #9
   16f88:	bls	17c90 <ftello64@plt+0x6650>
   16f8c:	mov	r3, #0
   16f90:	mov	r5, #48	; 0x30
   16f94:	ldr	r6, [sp, #64]	; 0x40
   16f98:	cmp	r6, #0
   16f9c:	beq	16e90 <ftello64@plt+0x5850>
   16fa0:	mov	r6, #0
   16fa4:	b	16eb8 <ftello64@plt+0x5878>
   16fa8:	ldr	r3, [sp, #48]	; 0x30
   16fac:	str	r3, [sp, #40]	; 0x28
   16fb0:	ldr	r2, [sp, #60]	; 0x3c
   16fb4:	mov	r5, #13
   16fb8:	mov	r3, #114	; 0x72
   16fbc:	cmp	r2, #0
   16fc0:	beq	16e7c <ftello64@plt+0x583c>
   16fc4:	mov	r5, r3
   16fc8:	b	16cf8 <ftello64@plt+0x56b8>
   16fcc:	ldr	r3, [sp, #48]	; 0x30
   16fd0:	str	r3, [sp, #40]	; 0x28
   16fd4:	mov	r3, #118	; 0x76
   16fd8:	b	16e70 <ftello64@plt+0x5830>
   16fdc:	ldr	r3, [sp, #48]	; 0x30
   16fe0:	str	r3, [sp, #40]	; 0x28
   16fe4:	mov	r5, #10
   16fe8:	mov	r3, #110	; 0x6e
   16fec:	b	16e70 <ftello64@plt+0x5830>
   16ff0:	ldr	r3, [sp, #48]	; 0x30
   16ff4:	cmn	r8, #1
   16ff8:	str	r3, [sp, #40]	; 0x28
   16ffc:	beq	17444 <ftello64@plt+0x5e04>
   17000:	subs	r3, r8, #1
   17004:	movne	r3, #1
   17008:	cmp	r3, #0
   1700c:	bne	17018 <ftello64@plt+0x59d8>
   17010:	cmp	r7, #0
   17014:	beq	1705c <ftello64@plt+0x5a1c>
   17018:	mov	r6, #0
   1701c:	ldr	r3, [sp, #64]	; 0x40
   17020:	cmp	r3, #0
   17024:	beq	16e8c <ftello64@plt+0x584c>
   17028:	ldr	r3, [sp, #44]	; 0x2c
   1702c:	cmp	r3, #0
   17030:	bne	16e8c <ftello64@plt+0x584c>
   17034:	mov	r3, fp
   17038:	b	16eb8 <ftello64@plt+0x5878>
   1703c:	ldr	r3, [sp, #48]	; 0x30
   17040:	str	r3, [sp, #40]	; 0x28
   17044:	b	17010 <ftello64@plt+0x59d0>
   17048:	ldr	r3, [sp, #48]	; 0x30
   1704c:	str	r3, [sp, #40]	; 0x28
   17050:	b	17018 <ftello64@plt+0x59d8>
   17054:	ldr	r6, [sp, #48]	; 0x30
   17058:	str	r6, [sp, #40]	; 0x28
   1705c:	ldr	r3, [sp, #68]	; 0x44
   17060:	cmp	r3, #0
   17064:	beq	1701c <ftello64@plt+0x59dc>
   17068:	mov	r3, #2
   1706c:	mov	fp, r9
   17070:	str	r3, [sp, #176]	; 0xb0
   17074:	ldr	r3, [sp, #60]	; 0x3c
   17078:	cmp	r3, #0
   1707c:	ldr	r3, [sp, #176]	; 0xb0
   17080:	movne	r3, #4
   17084:	str	r3, [sp, #176]	; 0xb0
   17088:	mov	lr, #0
   1708c:	mov	r0, fp
   17090:	ldr	r2, [sp, #28]
   17094:	ldr	r3, [sp, #180]	; 0xb4
   17098:	ldr	r1, [sp, #188]	; 0xbc
   1709c:	bic	ip, r3, #2
   170a0:	ldr	r3, [sp, #176]	; 0xb0
   170a4:	stm	sp, {r3, ip, lr}
   170a8:	mov	r3, r8
   170ac:	ldr	ip, [sp, #192]	; 0xc0
   170b0:	str	r1, [sp, #12]
   170b4:	mov	r1, sl
   170b8:	str	ip, [sp, #16]
   170bc:	bl	16648 <ftello64@plt+0x5008>
   170c0:	mov	r4, r0
   170c4:	mov	r0, r4
   170c8:	add	sp, sp, #140	; 0x8c
   170cc:	ldrd	r4, [sp]
   170d0:	ldrd	r6, [sp, #8]
   170d4:	ldrd	r8, [sp, #16]
   170d8:	ldrd	sl, [sp, #24]
   170dc:	add	sp, sp, #32
   170e0:	pop	{pc}		; (ldr pc, [sp], #4)
   170e4:	ldr	r3, [sp, #48]	; 0x30
   170e8:	str	r3, [sp, #40]	; 0x28
   170ec:	ldr	r3, [sp, #176]	; 0xb0
   170f0:	cmp	r3, #2
   170f4:	beq	1746c <ftello64@plt+0x5e2c>
   170f8:	ldr	r3, [sp, #88]	; 0x58
   170fc:	cmp	r3, #0
   17100:	moveq	r5, #92	; 0x5c
   17104:	moveq	r3, r5
   17108:	beq	16e70 <ftello64@plt+0x5830>
   1710c:	add	r7, r7, #1
   17110:	mov	r3, fp
   17114:	mov	r6, #0
   17118:	mov	r5, #92	; 0x5c
   1711c:	b	16ec8 <ftello64@plt+0x5888>
   17120:	ldr	r3, [sp, #64]	; 0x40
   17124:	cmp	r3, #0
   17128:	bne	17fa0 <ftello64@plt+0x6960>
   1712c:	ldr	r2, [sp, #48]	; 0x30
   17130:	mov	r3, fp
   17134:	mov	r6, r2
   17138:	str	r2, [sp, #40]	; 0x28
   1713c:	b	16e90 <ftello64@plt+0x5850>
   17140:	ldr	r3, [sp, #176]	; 0xb0
   17144:	cmp	r3, #2
   17148:	beq	17edc <ftello64@plt+0x689c>
   1714c:	cmp	r3, #5
   17150:	ldr	r3, [sp, #48]	; 0x30
   17154:	str	r3, [sp, #40]	; 0x28
   17158:	bne	17184 <ftello64@plt+0x5b44>
   1715c:	ldr	r3, [sp, #96]	; 0x60
   17160:	cmp	r3, #0
   17164:	beq	17be0 <ftello64@plt+0x65a0>
   17168:	add	r3, r7, #2
   1716c:	cmp	r3, r8
   17170:	bcs	17184 <ftello64@plt+0x5b44>
   17174:	ldr	r2, [sp, #36]	; 0x24
   17178:	ldrb	r5, [r2, #1]
   1717c:	cmp	r5, #63	; 0x3f
   17180:	beq	17cc8 <ftello64@plt+0x6688>
   17184:	mov	r6, #0
   17188:	mov	r5, #63	; 0x3f
   1718c:	b	1701c <ftello64@plt+0x59dc>
   17190:	ldr	r3, [sp, #176]	; 0xb0
   17194:	cmp	r3, #2
   17198:	ldr	r3, [sp, #48]	; 0x30
   1719c:	beq	17984 <ftello64@plt+0x6344>
   171a0:	mov	r5, #39	; 0x27
   171a4:	str	r3, [sp, #40]	; 0x28
   171a8:	str	r6, [sp, #80]	; 0x50
   171ac:	b	1701c <ftello64@plt+0x59dc>
   171b0:	ldr	r3, [sp, #180]	; 0xb4
   171b4:	cmp	r4, #0
   171b8:	and	r3, r3, #1
   171bc:	str	r3, [sp, #92]	; 0x5c
   171c0:	ldr	r3, [sp, #180]	; 0xb4
   171c4:	and	r3, r3, #4
   171c8:	str	r3, [sp, #96]	; 0x60
   171cc:	bne	17fec <ftello64@plt+0x69ac>
   171d0:	str	r4, [sp, #60]	; 0x3c
   171d4:	cmp	sl, #0
   171d8:	bne	17fd0 <ftello64@plt+0x6990>
   171dc:	mov	r3, #1
   171e0:	movw	r2, #8128	; 0x1fc0
   171e4:	movt	r2, #3
   171e8:	mov	r4, r3
   171ec:	mov	r3, #2
   171f0:	mov	r9, sl
   171f4:	str	r4, [sp, #32]
   171f8:	str	sl, [sp, #44]	; 0x2c
   171fc:	str	sl, [sp, #48]	; 0x30
   17200:	str	r4, [sp, #52]	; 0x34
   17204:	str	r4, [sp, #56]	; 0x38
   17208:	str	r4, [sp, #64]	; 0x40
   1720c:	str	sl, [sp, #68]	; 0x44
   17210:	str	r2, [sp, #72]	; 0x48
   17214:	str	sl, [sp, #80]	; 0x50
   17218:	str	sl, [sp, #84]	; 0x54
   1721c:	str	sl, [sp, #88]	; 0x58
   17220:	str	r3, [sp, #176]	; 0xb0
   17224:	b	1676c <ftello64@plt+0x512c>
   17228:	ldrb	r5, [r0, r7]
   1722c:	cmp	r5, #126	; 0x7e
   17230:	ldrls	pc, [pc, r5, lsl #2]
   17234:	b	17598 <ftello64@plt+0x5f58>
   17238:	andeq	r7, r1, r4, ror #10
   1723c:	muleq	r1, r8, r5
   17240:	muleq	r1, r8, r5
   17244:	muleq	r1, r8, r5
   17248:	muleq	r1, r8, r5
   1724c:	muleq	r1, r8, r5
   17250:	muleq	r1, r8, r5
   17254:	andeq	r7, r1, r4, asr r5
   17258:	andeq	r7, r1, r4, asr #10
   1725c:	andeq	r7, r1, r8, asr #9
   17260:	andeq	r7, r1, r4, lsr r5
   17264:	andeq	r7, r1, r8, lsr #9
   17268:	andeq	r7, r1, r8, lsl #11
   1726c:	andeq	r7, r1, r4, lsl r5
   17270:	muleq	r1, r8, r5
   17274:	muleq	r1, r8, r5
   17278:	muleq	r1, r8, r5
   1727c:	muleq	r1, r8, r5
   17280:	muleq	r1, r8, r5
   17284:	muleq	r1, r8, r5
   17288:	muleq	r1, r8, r5
   1728c:	muleq	r1, r8, r5
   17290:	muleq	r1, r8, r5
   17294:	muleq	r1, r8, r5
   17298:	muleq	r1, r8, r5
   1729c:	muleq	r1, r8, r5
   172a0:	muleq	r1, r8, r5
   172a4:	muleq	r1, r8, r5
   172a8:	muleq	r1, r8, r5
   172ac:	muleq	r1, r8, r5
   172b0:	muleq	r1, r8, r5
   172b4:	muleq	r1, r8, r5
   172b8:			; <UNDEFINED> instruction: 0x000174bc
   172bc:	andeq	r7, r1, r4, lsr #10
   172c0:	andeq	r7, r1, r4, lsr #10
   172c4:	muleq	r1, ip, r4
   172c8:	andeq	r7, r1, r4, lsr #10
   172cc:	muleq	r1, r0, r4
   172d0:	andeq	r7, r1, r4, lsr #10
   172d4:	andeq	r7, r1, r0, lsl #10
   172d8:	andeq	r7, r1, r4, lsr #10
   172dc:	andeq	r7, r1, r4, lsr #10
   172e0:	andeq	r7, r1, r4, lsr #10
   172e4:	muleq	r1, r0, r4
   172e8:	muleq	r1, r0, r4
   172ec:	muleq	r1, r0, r4
   172f0:	muleq	r1, r0, r4
   172f4:	muleq	r1, r0, r4
   172f8:	muleq	r1, r0, r4
   172fc:	muleq	r1, r0, r4
   17300:	muleq	r1, r0, r4
   17304:	muleq	r1, r0, r4
   17308:	muleq	r1, r0, r4
   1730c:	muleq	r1, r0, r4
   17310:	muleq	r1, r0, r4
   17314:	muleq	r1, r0, r4
   17318:	muleq	r1, r0, r4
   1731c:	muleq	r1, r0, r4
   17320:	muleq	r1, r0, r4
   17324:	andeq	r7, r1, r4, lsr #10
   17328:	andeq	r7, r1, r4, lsr #10
   1732c:	andeq	r7, r1, r4, lsr #10
   17330:	andeq	r7, r1, r4, lsr #10
   17334:	ldrdeq	r7, [r1], -r8
   17338:	muleq	r1, r8, r5
   1733c:	muleq	r1, r0, r4
   17340:	muleq	r1, r0, r4
   17344:	muleq	r1, r0, r4
   17348:	muleq	r1, r0, r4
   1734c:	muleq	r1, r0, r4
   17350:	muleq	r1, r0, r4
   17354:	muleq	r1, r0, r4
   17358:	muleq	r1, r0, r4
   1735c:	muleq	r1, r0, r4
   17360:	muleq	r1, r0, r4
   17364:	muleq	r1, r0, r4
   17368:	muleq	r1, r0, r4
   1736c:	muleq	r1, r0, r4
   17370:	muleq	r1, r0, r4
   17374:	muleq	r1, r0, r4
   17378:	muleq	r1, r0, r4
   1737c:	muleq	r1, r0, r4
   17380:	muleq	r1, r0, r4
   17384:	muleq	r1, r0, r4
   17388:	muleq	r1, r0, r4
   1738c:	muleq	r1, r0, r4
   17390:	muleq	r1, r0, r4
   17394:	muleq	r1, r0, r4
   17398:	muleq	r1, r0, r4
   1739c:	muleq	r1, r0, r4
   173a0:	muleq	r1, r0, r4
   173a4:	andeq	r7, r1, r4, lsr #10
   173a8:	andeq	r7, r1, r8, asr r4
   173ac:	muleq	r1, r0, r4
   173b0:	andeq	r7, r1, r4, lsr #10
   173b4:	muleq	r1, r0, r4
   173b8:	andeq	r7, r1, r4, lsr #10
   173bc:	muleq	r1, r0, r4
   173c0:	muleq	r1, r0, r4
   173c4:	muleq	r1, r0, r4
   173c8:	muleq	r1, r0, r4
   173cc:	muleq	r1, r0, r4
   173d0:	muleq	r1, r0, r4
   173d4:	muleq	r1, r0, r4
   173d8:	muleq	r1, r0, r4
   173dc:	muleq	r1, r0, r4
   173e0:	muleq	r1, r0, r4
   173e4:	muleq	r1, r0, r4
   173e8:	muleq	r1, r0, r4
   173ec:	muleq	r1, r0, r4
   173f0:	muleq	r1, r0, r4
   173f4:	muleq	r1, r0, r4
   173f8:	muleq	r1, r0, r4
   173fc:	muleq	r1, r0, r4
   17400:	muleq	r1, r0, r4
   17404:	muleq	r1, r0, r4
   17408:	muleq	r1, r0, r4
   1740c:	muleq	r1, r0, r4
   17410:	muleq	r1, r0, r4
   17414:	muleq	r1, r0, r4
   17418:	muleq	r1, r0, r4
   1741c:	muleq	r1, r0, r4
   17420:	muleq	r1, r0, r4
   17424:	andeq	r7, r1, r4, lsr r4
   17428:	andeq	r7, r1, r4, lsr #10
   1742c:	andeq	r7, r1, r4, lsr r4
   17430:	muleq	r1, ip, r4
   17434:	mov	r3, #0
   17438:	cmn	r8, #1
   1743c:	str	r3, [sp, #40]	; 0x28
   17440:	bne	17000 <ftello64@plt+0x59c0>
   17444:	ldr	r3, [sp, #28]
   17448:	ldrb	r3, [r3, #1]
   1744c:	adds	r3, r3, #0
   17450:	movne	r3, #1
   17454:	b	17008 <ftello64@plt+0x59c8>
   17458:	mov	r3, #0
   1745c:	str	r3, [sp, #40]	; 0x28
   17460:	ldr	r3, [sp, #176]	; 0xb0
   17464:	cmp	r3, #2
   17468:	bne	170f8 <ftello64@plt+0x5ab8>
   1746c:	ldr	r3, [sp, #44]	; 0x2c
   17470:	cmp	r3, #0
   17474:	bne	17db4 <ftello64@plt+0x6774>
   17478:	mov	r6, r3
   1747c:	add	r7, r7, #1
   17480:	mov	r3, fp
   17484:	mov	r5, #92	; 0x5c
   17488:	b	16ec8 <ftello64@plt+0x5888>
   1748c:	ldr	r6, [sp, #48]	; 0x30
   17490:	mov	r3, #0
   17494:	str	r3, [sp, #40]	; 0x28
   17498:	b	1701c <ftello64@plt+0x59dc>
   1749c:	mov	r3, #0
   174a0:	str	r3, [sp, #40]	; 0x28
   174a4:	b	17010 <ftello64@plt+0x59d0>
   174a8:	mov	r3, #0
   174ac:	str	r3, [sp, #40]	; 0x28
   174b0:	mov	r3, #118	; 0x76
   174b4:	b	16e70 <ftello64@plt+0x5830>
   174b8:	ldr	r6, [sp, #48]	; 0x30
   174bc:	mov	r3, #0
   174c0:	str	r3, [sp, #40]	; 0x28
   174c4:	b	1705c <ftello64@plt+0x5a1c>
   174c8:	mov	r3, #0
   174cc:	str	r3, [sp, #40]	; 0x28
   174d0:	mov	r3, #116	; 0x74
   174d4:	b	16e64 <ftello64@plt+0x5824>
   174d8:	ldr	r3, [sp, #176]	; 0xb0
   174dc:	cmp	r3, #2
   174e0:	beq	179f0 <ftello64@plt+0x63b0>
   174e4:	cmp	r3, #5
   174e8:	mov	r3, #0
   174ec:	str	r3, [sp, #40]	; 0x28
   174f0:	beq	1715c <ftello64@plt+0x5b1c>
   174f4:	mov	r6, #0
   174f8:	mov	r5, #63	; 0x3f
   174fc:	b	1701c <ftello64@plt+0x59dc>
   17500:	ldr	r3, [sp, #176]	; 0xb0
   17504:	cmp	r3, #2
   17508:	beq	17978 <ftello64@plt+0x6338>
   1750c:	mov	r3, #0
   17510:	b	171a0 <ftello64@plt+0x5b60>
   17514:	mov	r3, #0
   17518:	str	r3, [sp, #40]	; 0x28
   1751c:	mov	r3, #114	; 0x72
   17520:	b	16e64 <ftello64@plt+0x5824>
   17524:	mov	r3, #0
   17528:	mov	r6, r3
   1752c:	str	r3, [sp, #40]	; 0x28
   17530:	b	1705c <ftello64@plt+0x5a1c>
   17534:	mov	r3, #0
   17538:	str	r3, [sp, #40]	; 0x28
   1753c:	mov	r3, #110	; 0x6e
   17540:	b	16e64 <ftello64@plt+0x5824>
   17544:	mov	r3, #0
   17548:	str	r3, [sp, #40]	; 0x28
   1754c:	mov	r3, #98	; 0x62
   17550:	b	16e70 <ftello64@plt+0x5830>
   17554:	mov	r3, #0
   17558:	str	r3, [sp, #40]	; 0x28
   1755c:	mov	r3, #97	; 0x61
   17560:	b	16e70 <ftello64@plt+0x5830>
   17564:	ldr	r3, [sp, #60]	; 0x3c
   17568:	cmp	r3, #0
   1756c:	bne	1795c <ftello64@plt+0x631c>
   17570:	ldr	r3, [sp, #92]	; 0x5c
   17574:	cmp	r3, #0
   17578:	addne	r7, r7, #1
   1757c:	bne	1677c <ftello64@plt+0x513c>
   17580:	str	r3, [sp, #40]	; 0x28
   17584:	b	16e7c <ftello64@plt+0x583c>
   17588:	mov	r3, #0
   1758c:	str	r3, [sp, #40]	; 0x28
   17590:	mov	r3, #102	; 0x66
   17594:	b	16e70 <ftello64@plt+0x5830>
   17598:	mov	r3, #0
   1759c:	str	r3, [sp, #40]	; 0x28
   175a0:	ldr	r3, [sp, #76]	; 0x4c
   175a4:	cmp	r3, #1
   175a8:	bne	17a10 <ftello64@plt+0x63d0>
   175ac:	bl	114a8 <__ctype_b_loc@plt>
   175b0:	ldr	r2, [r0]
   175b4:	sxth	r3, r5
   175b8:	lsl	r3, r3, #1
   175bc:	ldr	r1, [sp, #76]	; 0x4c
   175c0:	ldrh	r3, [r2, r3]
   175c4:	mov	r0, r1
   175c8:	and	r3, r3, #16384	; 0x4000
   175cc:	cmp	r3, #0
   175d0:	ldr	r3, [sp, #60]	; 0x3c
   175d4:	movne	r6, #1
   175d8:	moveq	r6, #0
   175dc:	movne	r2, #0
   175e0:	andeq	r2, r3, #1
   175e4:	cmp	r2, #0
   175e8:	beq	1701c <ftello64@plt+0x59dc>
   175ec:	ldr	r2, [sp, #60]	; 0x3c
   175f0:	mov	r6, #0
   175f4:	add	r1, r0, r7
   175f8:	mov	ip, #39	; 0x27
   175fc:	str	r6, [sp, #100]	; 0x64
   17600:	mov	r0, #0
   17604:	ldr	lr, [sp, #36]	; 0x24
   17608:	str	r8, [sp, #36]	; 0x24
   1760c:	ldr	r6, [sp, #40]	; 0x28
   17610:	ldr	r8, [sp, #44]	; 0x2c
   17614:	b	176c4 <ftello64@plt+0x6084>
   17618:	cmp	r8, #0
   1761c:	bne	17bf8 <ftello64@plt+0x65b8>
   17620:	ldr	r0, [sp, #52]	; 0x34
   17624:	eor	r3, fp, #1
   17628:	ands	r3, r0, r3
   1762c:	beq	1765c <ftello64@plt+0x601c>
   17630:	cmp	sl, r4
   17634:	add	r0, r4, #1
   17638:	strbhi	ip, [r9, r4]
   1763c:	cmp	sl, r0
   17640:	movhi	fp, #36	; 0x24
   17644:	strbhi	fp, [r9, r0]
   17648:	add	r0, r4, #2
   1764c:	mov	fp, r3
   17650:	cmp	sl, r0
   17654:	add	r4, r4, #3
   17658:	strbhi	ip, [r9, r0]
   1765c:	cmp	sl, r4
   17660:	movhi	r3, #92	; 0x5c
   17664:	strbhi	r3, [r9, r4]
   17668:	add	r3, r4, #1
   1766c:	cmp	sl, r3
   17670:	bls	17680 <ftello64@plt+0x6040>
   17674:	lsr	r0, r5, #6
   17678:	add	r0, r0, #48	; 0x30
   1767c:	strb	r0, [r9, r3]
   17680:	add	r3, r4, #2
   17684:	cmp	sl, r3
   17688:	bls	17698 <ftello64@plt+0x6058>
   1768c:	ubfx	r0, r5, #3, #3
   17690:	add	r0, r0, #48	; 0x30
   17694:	strb	r0, [r9, r3]
   17698:	add	r7, r7, #1
   1769c:	and	r5, r5, #7
   176a0:	cmp	r1, r7
   176a4:	add	r5, r5, #48	; 0x30
   176a8:	add	r4, r4, #3
   176ac:	bls	17c0c <ftello64@plt+0x65cc>
   176b0:	mov	r0, r2
   176b4:	cmp	sl, r4
   176b8:	strbhi	r5, [r9, r4]
   176bc:	add	r4, r4, #1
   176c0:	ldrb	r5, [lr, #1]!
   176c4:	cmp	r2, #0
   176c8:	bne	17618 <ftello64@plt+0x5fd8>
   176cc:	eor	r3, r0, #1
   176d0:	cmp	r6, #0
   176d4:	and	r3, r3, fp
   176d8:	uxtb	r3, r3
   176dc:	beq	176f0 <ftello64@plt+0x60b0>
   176e0:	cmp	sl, r4
   176e4:	movhi	r6, #92	; 0x5c
   176e8:	strbhi	r6, [r9, r4]
   176ec:	add	r4, r4, #1
   176f0:	add	r7, r7, #1
   176f4:	cmp	r7, r1
   176f8:	bcs	17bec <ftello64@plt+0x65ac>
   176fc:	cmp	r3, #0
   17700:	beq	17c30 <ftello64@plt+0x65f0>
   17704:	cmp	sl, r4
   17708:	add	r3, r4, #1
   1770c:	mov	r6, #0
   17710:	strbhi	ip, [r9, r4]
   17714:	cmp	sl, r3
   17718:	add	r4, r4, #2
   1771c:	mov	fp, r6
   17720:	strbhi	ip, [r9, r3]
   17724:	b	176b4 <ftello64@plt+0x6074>
   17728:	ldr	r3, [sp, #36]	; 0x24
   1772c:	ldrb	r5, [r3]
   17730:	cmp	r5, #126	; 0x7e
   17734:	ldrls	pc, [pc, r5, lsl #2]
   17738:	b	17598 <ftello64@plt+0x5f58>
   1773c:	andeq	r7, r1, ip, asr r9
   17740:	muleq	r1, r8, r5
   17744:	muleq	r1, r8, r5
   17748:	muleq	r1, r8, r5
   1774c:	muleq	r1, r8, r5
   17750:	muleq	r1, r8, r5
   17754:	muleq	r1, r8, r5
   17758:	andeq	r6, r1, r0, asr lr
   1775c:	andeq	r6, r1, r8, asr #28
   17760:	andeq	r7, r1, r8, asr #9
   17764:	andeq	r7, r1, r0, asr r9
   17768:	andeq	r7, r1, r8, lsr #9
   1776c:	strdeq	r6, [r1], -r4
   17770:	andeq	r7, r1, r4, asr #18
   17774:	muleq	r1, r8, r5
   17778:	muleq	r1, r8, r5
   1777c:	muleq	r1, r8, r5
   17780:	muleq	r1, r8, r5
   17784:	muleq	r1, r8, r5
   17788:	muleq	r1, r8, r5
   1778c:	muleq	r1, r8, r5
   17790:	muleq	r1, r8, r5
   17794:	muleq	r1, r8, r5
   17798:	muleq	r1, r8, r5
   1779c:	muleq	r1, r8, r5
   177a0:	muleq	r1, r8, r5
   177a4:	muleq	r1, r8, r5
   177a8:	muleq	r1, r8, r5
   177ac:	muleq	r1, r8, r5
   177b0:	muleq	r1, r8, r5
   177b4:	muleq	r1, r8, r5
   177b8:	muleq	r1, r8, r5
   177bc:			; <UNDEFINED> instruction: 0x000174b8
   177c0:	andeq	r7, r1, r8, lsr r9
   177c4:	andeq	r7, r1, r8, lsr r9
   177c8:	muleq	r1, ip, r4
   177cc:	andeq	r7, r1, r8, lsr r9
   177d0:	andeq	r7, r1, ip, lsl #9
   177d4:	andeq	r7, r1, r8, lsr r9
   177d8:	andeq	r7, r1, r0, lsl #10
   177dc:	andeq	r7, r1, r8, lsr r9
   177e0:	andeq	r7, r1, r8, lsr r9
   177e4:	andeq	r7, r1, r8, lsr r9
   177e8:	andeq	r7, r1, ip, lsl #9
   177ec:	andeq	r7, r1, ip, lsl #9
   177f0:	andeq	r7, r1, ip, lsl #9
   177f4:	andeq	r7, r1, ip, lsl #9
   177f8:	andeq	r7, r1, ip, lsl #9
   177fc:	andeq	r7, r1, ip, lsl #9
   17800:	andeq	r7, r1, ip, lsl #9
   17804:	andeq	r7, r1, ip, lsl #9
   17808:	andeq	r7, r1, ip, lsl #9
   1780c:	andeq	r7, r1, ip, lsl #9
   17810:	andeq	r7, r1, ip, lsl #9
   17814:	andeq	r7, r1, ip, lsl #9
   17818:	andeq	r7, r1, ip, lsl #9
   1781c:	andeq	r7, r1, ip, lsl #9
   17820:	andeq	r7, r1, ip, lsl #9
   17824:	andeq	r7, r1, ip, lsl #9
   17828:	andeq	r7, r1, r8, lsr r9
   1782c:	andeq	r7, r1, r8, lsr r9
   17830:	andeq	r7, r1, r8, lsr r9
   17834:	andeq	r7, r1, r8, lsr r9
   17838:	ldrdeq	r7, [r1], -r8
   1783c:	muleq	r1, r8, r5
   17840:	andeq	r7, r1, ip, lsl #9
   17844:	andeq	r7, r1, ip, lsl #9
   17848:	andeq	r7, r1, ip, lsl #9
   1784c:	andeq	r7, r1, ip, lsl #9
   17850:	andeq	r7, r1, ip, lsl #9
   17854:	andeq	r7, r1, ip, lsl #9
   17858:	andeq	r7, r1, ip, lsl #9
   1785c:	andeq	r7, r1, ip, lsl #9
   17860:	andeq	r7, r1, ip, lsl #9
   17864:	andeq	r7, r1, ip, lsl #9
   17868:	andeq	r7, r1, ip, lsl #9
   1786c:	andeq	r7, r1, ip, lsl #9
   17870:	andeq	r7, r1, ip, lsl #9
   17874:	andeq	r7, r1, ip, lsl #9
   17878:	andeq	r7, r1, ip, lsl #9
   1787c:	andeq	r7, r1, ip, lsl #9
   17880:	andeq	r7, r1, ip, lsl #9
   17884:	andeq	r7, r1, ip, lsl #9
   17888:	andeq	r7, r1, ip, lsl #9
   1788c:	andeq	r7, r1, ip, lsl #9
   17890:	andeq	r7, r1, ip, lsl #9
   17894:	andeq	r7, r1, ip, lsl #9
   17898:	andeq	r7, r1, ip, lsl #9
   1789c:	andeq	r7, r1, ip, lsl #9
   178a0:	andeq	r7, r1, ip, lsl #9
   178a4:	andeq	r7, r1, ip, lsl #9
   178a8:	andeq	r7, r1, r8, lsr r9
   178ac:	andeq	r7, r1, r8, asr r4
   178b0:	andeq	r7, r1, ip, lsl #9
   178b4:	andeq	r7, r1, r8, lsr r9
   178b8:	andeq	r7, r1, ip, lsl #9
   178bc:	andeq	r7, r1, r8, lsr r9
   178c0:	andeq	r7, r1, ip, lsl #9
   178c4:	andeq	r7, r1, ip, lsl #9
   178c8:	andeq	r7, r1, ip, lsl #9
   178cc:	andeq	r7, r1, ip, lsl #9
   178d0:	andeq	r7, r1, ip, lsl #9
   178d4:	andeq	r7, r1, ip, lsl #9
   178d8:	andeq	r7, r1, ip, lsl #9
   178dc:	andeq	r7, r1, ip, lsl #9
   178e0:	andeq	r7, r1, ip, lsl #9
   178e4:	andeq	r7, r1, ip, lsl #9
   178e8:	andeq	r7, r1, ip, lsl #9
   178ec:	andeq	r7, r1, ip, lsl #9
   178f0:	andeq	r7, r1, ip, lsl #9
   178f4:	andeq	r7, r1, ip, lsl #9
   178f8:	andeq	r7, r1, ip, lsl #9
   178fc:	andeq	r7, r1, ip, lsl #9
   17900:	andeq	r7, r1, ip, lsl #9
   17904:	andeq	r7, r1, ip, lsl #9
   17908:	andeq	r7, r1, ip, lsl #9
   1790c:	andeq	r7, r1, ip, lsl #9
   17910:	andeq	r7, r1, ip, lsl #9
   17914:	andeq	r7, r1, ip, lsl #9
   17918:	andeq	r7, r1, ip, lsl #9
   1791c:	andeq	r7, r1, ip, lsl #9
   17920:	andeq	r7, r1, ip, lsl #9
   17924:	andeq	r7, r1, ip, lsl #9
   17928:	andeq	r7, r1, r4, lsr r4
   1792c:	andeq	r7, r1, r8, lsr r9
   17930:	andeq	r7, r1, r4, lsr r4
   17934:	muleq	r1, ip, r4
   17938:	mov	r3, #0
   1793c:	str	r3, [sp, #40]	; 0x28
   17940:	b	17018 <ftello64@plt+0x59d8>
   17944:	mov	r3, #0
   17948:	str	r3, [sp, #40]	; 0x28
   1794c:	b	16fb0 <ftello64@plt+0x5970>
   17950:	mov	r3, #0
   17954:	str	r3, [sp, #40]	; 0x28
   17958:	b	16fe4 <ftello64@plt+0x59a4>
   1795c:	ldr	r3, [sp, #44]	; 0x2c
   17960:	cmp	r3, #0
   17964:	beq	16efc <ftello64@plt+0x58bc>
   17968:	ldr	r3, [sp, #52]	; 0x34
   1796c:	mov	fp, r9
   17970:	str	r3, [sp, #60]	; 0x3c
   17974:	b	17074 <ftello64@plt+0x5a34>
   17978:	ldr	r3, [sp, #44]	; 0x2c
   1797c:	cmp	r3, #0
   17980:	bne	17db4 <ftello64@plt+0x6774>
   17984:	str	r3, [sp, #40]	; 0x28
   17988:	cmp	sl, #0
   1798c:	ldr	r3, [sp, #84]	; 0x54
   17990:	clz	r3, r3
   17994:	lsr	r3, r3, #5
   17998:	moveq	r3, #0
   1799c:	cmp	r3, #0
   179a0:	strne	sl, [sp, #84]	; 0x54
   179a4:	movne	sl, #0
   179a8:	bne	179d8 <ftello64@plt+0x6398>
   179ac:	cmp	sl, r4
   179b0:	movhi	r3, #39	; 0x27
   179b4:	strbhi	r3, [r9, r4]
   179b8:	add	r3, r4, #1
   179bc:	cmp	sl, r3
   179c0:	movhi	r2, #92	; 0x5c
   179c4:	strbhi	r2, [r9, r3]
   179c8:	add	r3, r4, #2
   179cc:	cmp	sl, r3
   179d0:	movhi	r2, #39	; 0x27
   179d4:	strbhi	r2, [r9, r3]
   179d8:	mov	r3, #0
   179dc:	add	r4, r4, #3
   179e0:	str	r6, [sp, #80]	; 0x50
   179e4:	mov	fp, r3
   179e8:	mov	r5, #39	; 0x27
   179ec:	b	16eb8 <ftello64@plt+0x5878>
   179f0:	ldr	r3, [sp, #44]	; 0x2c
   179f4:	cmp	r3, #0
   179f8:	bne	17db4 <ftello64@plt+0x6774>
   179fc:	mov	r6, #0
   17a00:	mov	r5, #63	; 0x3f
   17a04:	str	r3, [sp, #40]	; 0x28
   17a08:	mov	r3, fp
   17a0c:	b	16eb8 <ftello64@plt+0x5878>
   17a10:	mov	r2, #0
   17a14:	mov	r3, #0
   17a18:	cmn	r8, #1
   17a1c:	strd	r2, [sp, #128]	; 0x80
   17a20:	bne	17a30 <ftello64@plt+0x63f0>
   17a24:	ldr	r0, [sp, #28]
   17a28:	bl	114cc <strlen@plt>
   17a2c:	mov	r8, r0
   17a30:	str	r9, [sp, #100]	; 0x64
   17a34:	mov	r3, #0
   17a38:	strd	sl, [sp, #104]	; 0x68
   17a3c:	ldr	sl, [sp, #28]
   17a40:	str	r5, [sp, #112]	; 0x70
   17a44:	mov	r5, r3
   17a48:	ldr	r9, [sp, #68]	; 0x44
   17a4c:	str	r4, [sp, #116]	; 0x74
   17a50:	add	r4, r7, r5
   17a54:	add	r3, sp, #128	; 0x80
   17a58:	add	fp, sl, r4
   17a5c:	sub	r2, r8, r4
   17a60:	mov	r1, fp
   17a64:	add	r0, sp, #124	; 0x7c
   17a68:	bl	2f068 <ftello64@plt+0x1da28>
   17a6c:	subs	r1, r0, #0
   17a70:	beq	17ab0 <ftello64@plt+0x6470>
   17a74:	cmn	r1, #1
   17a78:	beq	17e08 <ftello64@plt+0x67c8>
   17a7c:	cmn	r1, #2
   17a80:	beq	17e28 <ftello64@plt+0x67e8>
   17a84:	cmp	r9, #0
   17a88:	bne	17ae0 <ftello64@plt+0x64a0>
   17a8c:	ldr	r0, [sp, #124]	; 0x7c
   17a90:	add	r5, r5, r1
   17a94:	bl	113c4 <iswprint@plt>
   17a98:	cmp	r0, #0
   17a9c:	add	r0, sp, #128	; 0x80
   17aa0:	moveq	r6, #0
   17aa4:	bl	11340 <mbsinit@plt>
   17aa8:	cmp	r0, #0
   17aac:	beq	17a50 <ftello64@plt+0x6410>
   17ab0:	ldr	r3, [sp, #60]	; 0x3c
   17ab4:	add	r9, sp, #100	; 0x64
   17ab8:	mov	r0, r5
   17abc:	ldm	r9, {r9, sl, fp}
   17ac0:	eor	r2, r6, #1
   17ac4:	ldr	r5, [sp, #112]	; 0x70
   17ac8:	and	r2, r2, r3
   17acc:	uxtb	r2, r2
   17ad0:	ldr	r4, [sp, #116]	; 0x74
   17ad4:	cmp	r0, #1
   17ad8:	bhi	175f4 <ftello64@plt+0x5fb4>
   17adc:	b	175e4 <ftello64@plt+0x5fa4>
   17ae0:	cmp	r1, #1
   17ae4:	beq	17a8c <ftello64@plt+0x644c>
   17ae8:	add	r2, r4, #1
   17aec:	add	r3, sl, r1
   17af0:	add	r2, sl, r2
   17af4:	add	r4, r3, r4
   17af8:	ldrb	r3, [r2], #1
   17afc:	sub	r3, r3, #91	; 0x5b
   17b00:	cmp	r3, #33	; 0x21
   17b04:	ldrls	pc, [pc, r3, lsl #2]
   17b08:	b	17b94 <ftello64@plt+0x6554>
   17b0c:	andeq	r7, r1, r0, lsr #23
   17b10:	andeq	r7, r1, r0, lsr #23
   17b14:	muleq	r1, r4, fp
   17b18:	andeq	r7, r1, r0, lsr #23
   17b1c:	muleq	r1, r4, fp
   17b20:	andeq	r7, r1, r0, lsr #23
   17b24:	muleq	r1, r4, fp
   17b28:	muleq	r1, r4, fp
   17b2c:	muleq	r1, r4, fp
   17b30:	muleq	r1, r4, fp
   17b34:	muleq	r1, r4, fp
   17b38:	muleq	r1, r4, fp
   17b3c:	muleq	r1, r4, fp
   17b40:	muleq	r1, r4, fp
   17b44:	muleq	r1, r4, fp
   17b48:	muleq	r1, r4, fp
   17b4c:	muleq	r1, r4, fp
   17b50:	muleq	r1, r4, fp
   17b54:	muleq	r1, r4, fp
   17b58:	muleq	r1, r4, fp
   17b5c:	muleq	r1, r4, fp
   17b60:	muleq	r1, r4, fp
   17b64:	muleq	r1, r4, fp
   17b68:	muleq	r1, r4, fp
   17b6c:	muleq	r1, r4, fp
   17b70:	muleq	r1, r4, fp
   17b74:	muleq	r1, r4, fp
   17b78:	muleq	r1, r4, fp
   17b7c:	muleq	r1, r4, fp
   17b80:	muleq	r1, r4, fp
   17b84:	muleq	r1, r4, fp
   17b88:	muleq	r1, r4, fp
   17b8c:	muleq	r1, r4, fp
   17b90:	andeq	r7, r1, r0, lsr #23
   17b94:	cmp	r4, r2
   17b98:	bne	17af8 <ftello64@plt+0x64b8>
   17b9c:	b	17a8c <ftello64@plt+0x644c>
   17ba0:	mov	r3, #2
   17ba4:	ldr	fp, [sp, #100]	; 0x64
   17ba8:	str	r3, [sp, #176]	; 0xb0
   17bac:	ldr	sl, [sp, #104]	; 0x68
   17bb0:	b	17074 <ftello64@plt+0x5a34>
   17bb4:	ldr	r2, [sp, #52]	; 0x34
   17bb8:	mov	fp, r9
   17bbc:	ldr	r3, [sp, #60]	; 0x3c
   17bc0:	and	r3, r3, r2
   17bc4:	str	r3, [sp, #60]	; 0x3c
   17bc8:	b	17074 <ftello64@plt+0x5a34>
   17bcc:	cmp	sl, r4
   17bd0:	movhi	r2, fp
   17bd4:	bhi	16f4c <ftello64@plt+0x590c>
   17bd8:	mov	r2, r4
   17bdc:	b	16f5c <ftello64@plt+0x591c>
   17be0:	mov	r6, r3
   17be4:	mov	r5, #63	; 0x3f
   17be8:	b	1701c <ftello64@plt+0x59dc>
   17bec:	ldr	r8, [sp, #36]	; 0x24
   17bf0:	ldr	r6, [sp, #100]	; 0x64
   17bf4:	b	16ec8 <ftello64@plt+0x5888>
   17bf8:	mov	fp, r9
   17bfc:	ldr	r8, [sp, #36]	; 0x24
   17c00:	ldr	r3, [sp, #52]	; 0x34
   17c04:	str	r3, [sp, #60]	; 0x3c
   17c08:	b	17074 <ftello64@plt+0x5a34>
   17c0c:	ldr	r8, [sp, #36]	; 0x24
   17c10:	ldr	r6, [sp, #100]	; 0x64
   17c14:	b	16d60 <ftello64@plt+0x5720>
   17c18:	mov	r3, #0
   17c1c:	add	r4, r4, #4
   17c20:	mov	fp, r2
   17c24:	mov	r6, r3
   17c28:	mov	r5, #48	; 0x30
   17c2c:	b	16eb8 <ftello64@plt+0x5878>
   17c30:	mov	r6, r3
   17c34:	b	176b4 <ftello64@plt+0x6074>
   17c38:	mov	r3, #1
   17c3c:	movw	r2, #7312	; 0x1c90
   17c40:	movt	r2, #3
   17c44:	mov	r4, r3
   17c48:	mov	r9, sl
   17c4c:	str	r3, [sp, #32]
   17c50:	str	sl, [sp, #44]	; 0x2c
   17c54:	str	r3, [sp, #48]	; 0x30
   17c58:	str	sl, [sp, #52]	; 0x34
   17c5c:	str	r3, [sp, #56]	; 0x38
   17c60:	str	r3, [sp, #60]	; 0x3c
   17c64:	str	sl, [sp, #64]	; 0x40
   17c68:	str	sl, [sp, #68]	; 0x44
   17c6c:	str	r2, [sp, #72]	; 0x48
   17c70:	str	sl, [sp, #80]	; 0x50
   17c74:	str	sl, [sp, #84]	; 0x54
   17c78:	str	sl, [sp, #88]	; 0x58
   17c7c:	b	1676c <ftello64@plt+0x512c>
   17c80:	mov	r3, #0
   17c84:	mov	r5, #48	; 0x30
   17c88:	mov	r6, r3
   17c8c:	b	16eb8 <ftello64@plt+0x5878>
   17c90:	cmp	sl, r4
   17c94:	mov	r5, #48	; 0x30
   17c98:	movhi	r3, #48	; 0x30
   17c9c:	strbhi	r3, [r9, r4]
   17ca0:	add	r3, r2, #2
   17ca4:	add	r4, r2, #3
   17ca8:	cmp	sl, r3
   17cac:	movhi	r1, #48	; 0x30
   17cb0:	strbhi	r1, [r9, r3]
   17cb4:	mov	r3, #0
   17cb8:	b	16f94 <ftello64@plt+0x5954>
   17cbc:	ldr	r3, [sp, #48]	; 0x30
   17cc0:	str	r3, [sp, #40]	; 0x28
   17cc4:	b	175a0 <ftello64@plt+0x5f60>
   17cc8:	ldr	r2, [sp, #28]
   17ccc:	ldrb	r2, [r2, r3]
   17cd0:	sub	r1, r2, #33	; 0x21
   17cd4:	cmp	r1, #29
   17cd8:	ldrls	pc, [pc, r1, lsl #2]
   17cdc:	b	17018 <ftello64@plt+0x59d8>
   17ce0:	andeq	r7, r1, r8, asr sp
   17ce4:	andeq	r7, r1, r8, lsl r0
   17ce8:	andeq	r7, r1, r8, lsl r0
   17cec:	andeq	r7, r1, r8, lsl r0
   17cf0:	andeq	r7, r1, r8, lsl r0
   17cf4:	andeq	r7, r1, r8, lsl r0
   17cf8:	andeq	r7, r1, r8, asr sp
   17cfc:	andeq	r7, r1, r8, asr sp
   17d00:	andeq	r7, r1, r8, asr sp
   17d04:	andeq	r7, r1, r8, lsl r0
   17d08:	andeq	r7, r1, r8, lsl r0
   17d0c:	andeq	r7, r1, r8, lsl r0
   17d10:	andeq	r7, r1, r8, asr sp
   17d14:	andeq	r7, r1, r8, lsl r0
   17d18:	andeq	r7, r1, r8, asr sp
   17d1c:	andeq	r7, r1, r8, lsl r0
   17d20:	andeq	r7, r1, r8, lsl r0
   17d24:	andeq	r7, r1, r8, lsl r0
   17d28:	andeq	r7, r1, r8, lsl r0
   17d2c:	andeq	r7, r1, r8, lsl r0
   17d30:	andeq	r7, r1, r8, lsl r0
   17d34:	andeq	r7, r1, r8, lsl r0
   17d38:	andeq	r7, r1, r8, lsl r0
   17d3c:	andeq	r7, r1, r8, lsl r0
   17d40:	andeq	r7, r1, r8, lsl r0
   17d44:	andeq	r7, r1, r8, lsl r0
   17d48:	andeq	r7, r1, r8, lsl r0
   17d4c:	andeq	r7, r1, r8, asr sp
   17d50:	andeq	r7, r1, r8, asr sp
   17d54:	andeq	r7, r1, r8, asr sp
   17d58:	ldr	r1, [sp, #44]	; 0x2c
   17d5c:	cmp	r1, #0
   17d60:	bne	17fc0 <ftello64@plt+0x6980>
   17d64:	cmp	sl, r4
   17d68:	mov	r7, r3
   17d6c:	movhi	r1, #63	; 0x3f
   17d70:	mov	r5, r2
   17d74:	mov	r3, fp
   17d78:	strbhi	r1, [r9, r4]
   17d7c:	add	r1, r4, #1
   17d80:	cmp	sl, r1
   17d84:	movhi	r0, #34	; 0x22
   17d88:	strbhi	r0, [r9, r1]
   17d8c:	add	r1, r4, #2
   17d90:	cmp	sl, r1
   17d94:	movhi	r0, #34	; 0x22
   17d98:	strbhi	r0, [r9, r1]
   17d9c:	add	r1, r4, #3
   17da0:	add	r4, r4, #4
   17da4:	cmp	sl, r1
   17da8:	movhi	r0, #63	; 0x3f
   17dac:	strbhi	r0, [r9, r1]
   17db0:	b	16f94 <ftello64@plt+0x5954>
   17db4:	mov	fp, r9
   17db8:	b	17074 <ftello64@plt+0x5a34>
   17dbc:	ldr	r3, [sp, #188]	; 0xbc
   17dc0:	ldrb	r3, [r3]
   17dc4:	cmp	r3, #0
   17dc8:	beq	16704 <ftello64@plt+0x50c4>
   17dcc:	ldr	r2, [sp, #188]	; 0xbc
   17dd0:	cmp	sl, r4
   17dd4:	bls	17df4 <ftello64@plt+0x67b4>
   17dd8:	strb	r3, [fp, r4]
   17ddc:	add	r4, r4, #1
   17de0:	ldrb	r3, [r2, #1]!
   17de4:	cmp	r3, #0
   17de8:	beq	16704 <ftello64@plt+0x50c4>
   17dec:	cmp	sl, r4
   17df0:	bhi	17dd8 <ftello64@plt+0x6798>
   17df4:	ldrb	r3, [r2, #1]!
   17df8:	add	r4, r4, #1
   17dfc:	cmp	r3, #0
   17e00:	bne	17dd0 <ftello64@plt+0x6790>
   17e04:	b	16704 <ftello64@plt+0x50c4>
   17e08:	add	r9, sp, #100	; 0x64
   17e0c:	mov	r0, r5
   17e10:	ldr	r2, [sp, #60]	; 0x3c
   17e14:	mov	r6, #0
   17e18:	ldm	r9, {r9, sl, fp}
   17e1c:	ldr	r5, [sp, #112]	; 0x70
   17e20:	ldr	r4, [sp, #116]	; 0x74
   17e24:	b	17ad4 <ftello64@plt+0x6494>
   17e28:	cmp	r4, r8
   17e2c:	add	r9, sp, #100	; 0x64
   17e30:	mov	r1, r4
   17e34:	mov	r2, fp
   17e38:	ldm	r9, {r9, sl, fp}
   17e3c:	mov	r3, r5
   17e40:	mov	r0, r5
   17e44:	ldr	r5, [sp, #112]	; 0x70
   17e48:	ldr	r4, [sp, #116]	; 0x74
   17e4c:	bcs	17e80 <ftello64@plt+0x6840>
   17e50:	ldrb	r6, [r2]
   17e54:	cmp	r6, #0
   17e58:	bne	17e6c <ftello64@plt+0x682c>
   17e5c:	b	17fb8 <ftello64@plt+0x6978>
   17e60:	ldrb	r6, [r2, #1]!
   17e64:	cmp	r6, #0
   17e68:	beq	17f50 <ftello64@plt+0x6910>
   17e6c:	add	r3, r3, #1
   17e70:	add	r1, r7, r3
   17e74:	cmp	r8, r1
   17e78:	bhi	17e60 <ftello64@plt+0x6820>
   17e7c:	mov	r0, r3
   17e80:	mov	r6, #0
   17e84:	ldr	r2, [sp, #60]	; 0x3c
   17e88:	b	17ad4 <ftello64@plt+0x6494>
   17e8c:	mov	r3, #1
   17e90:	mov	r4, #0
   17e94:	mov	r9, r4
   17e98:	str	r3, [sp, #32]
   17e9c:	str	r3, [sp, #44]	; 0x2c
   17ea0:	str	r3, [sp, #48]	; 0x30
   17ea4:	str	r4, [sp, #52]	; 0x34
   17ea8:	str	r3, [sp, #56]	; 0x38
   17eac:	str	r3, [sp, #60]	; 0x3c
   17eb0:	str	r3, [sp, #88]	; 0x58
   17eb4:	movw	r3, #7312	; 0x1c90
   17eb8:	movt	r3, #3
   17ebc:	str	r4, [sp, #64]	; 0x40
   17ec0:	str	r4, [sp, #68]	; 0x44
   17ec4:	str	r3, [sp, #72]	; 0x48
   17ec8:	str	r4, [sp, #80]	; 0x50
   17ecc:	str	r4, [sp, #84]	; 0x54
   17ed0:	b	1676c <ftello64@plt+0x512c>
   17ed4:	mov	fp, r9
   17ed8:	b	17088 <ftello64@plt+0x5a48>
   17edc:	ldr	r3, [sp, #48]	; 0x30
   17ee0:	b	179fc <ftello64@plt+0x63bc>
   17ee4:	mov	r2, r3
   17ee8:	ldr	r3, [sp, #72]	; 0x48
   17eec:	cmp	r3, #0
   17ef0:	moveq	r2, #0
   17ef4:	andne	r2, r2, #1
   17ef8:	cmp	r2, #0
   17efc:	beq	17f2c <ftello64@plt+0x68ec>
   17f00:	mov	r2, r3
   17f04:	ldrb	r3, [r3]
   17f08:	cmp	r3, #0
   17f0c:	beq	17f2c <ftello64@plt+0x68ec>
   17f10:	cmp	sl, r4
   17f14:	bls	17f3c <ftello64@plt+0x68fc>
   17f18:	strb	r3, [fp, r4]
   17f1c:	add	r4, r4, #1
   17f20:	ldrb	r3, [r2, #1]!
   17f24:	cmp	r3, #0
   17f28:	bne	17f10 <ftello64@plt+0x68d0>
   17f2c:	cmp	sl, r4
   17f30:	movhi	r3, #0
   17f34:	strbhi	r3, [fp, r4]
   17f38:	b	170c4 <ftello64@plt+0x5a84>
   17f3c:	ldrb	r3, [r2, #1]!
   17f40:	add	r4, r4, #1
   17f44:	cmp	r3, #0
   17f48:	bne	17f10 <ftello64@plt+0x68d0>
   17f4c:	b	17f2c <ftello64@plt+0x68ec>
   17f50:	mov	r0, r3
   17f54:	ldr	r2, [sp, #60]	; 0x3c
   17f58:	b	17ad4 <ftello64@plt+0x6494>
   17f5c:	mov	ip, #5
   17f60:	mov	r3, r8
   17f64:	ldr	r1, [sp, #84]	; 0x54
   17f68:	str	ip, [sp]
   17f6c:	ldr	r2, [sp, #180]	; 0xb4
   17f70:	ldr	ip, [sp, #188]	; 0xbc
   17f74:	ldr	r0, [sp, #184]	; 0xb8
   17f78:	str	r2, [sp, #4]
   17f7c:	ldr	r2, [sp, #28]
   17f80:	str	ip, [sp, #12]
   17f84:	ldr	ip, [sp, #192]	; 0xc0
   17f88:	str	r0, [sp, #8]
   17f8c:	mov	r0, fp
   17f90:	str	ip, [sp, #16]
   17f94:	bl	16648 <ftello64@plt+0x5008>
   17f98:	mov	r4, r0
   17f9c:	b	170c4 <ftello64@plt+0x5a84>
   17fa0:	mov	r6, r3
   17fa4:	str	r3, [sp, #40]	; 0x28
   17fa8:	b	17034 <ftello64@plt+0x59f4>
   17fac:	mov	r3, #2
   17fb0:	str	r3, [sp, #176]	; 0xb0
   17fb4:	b	17074 <ftello64@plt+0x5a34>
   17fb8:	ldr	r2, [sp, #60]	; 0x3c
   17fbc:	b	17ad4 <ftello64@plt+0x6494>
   17fc0:	mov	r3, #5
   17fc4:	mov	fp, r9
   17fc8:	str	r3, [sp, #176]	; 0xb0
   17fcc:	b	17088 <ftello64@plt+0x5a48>
   17fd0:	mov	r1, #1
   17fd4:	mov	r9, #0
   17fd8:	mov	r3, r9
   17fdc:	mov	r2, r9
   17fe0:	str	r1, [sp, #32]
   17fe4:	str	sl, [sp, #84]	; 0x54
   17fe8:	b	16e10 <ftello64@plt+0x57d0>
   17fec:	mov	r3, #0
   17ff0:	mov	r2, #1
   17ff4:	mov	r9, r3
   17ff8:	mov	r4, r3
   17ffc:	str	r2, [sp, #32]
   18000:	strd	r2, [sp, #44]	; 0x2c
   18004:	strd	r2, [sp, #56]	; 0x38
   18008:	str	r3, [sp, #80]	; 0x50
   1800c:	str	r3, [sp, #84]	; 0x54
   18010:	str	r3, [sp, #88]	; 0x58
   18014:	movw	r3, #8128	; 0x1fc0
   18018:	movt	r3, #3
   1801c:	str	r2, [sp, #52]	; 0x34
   18020:	str	r2, [sp, #64]	; 0x40
   18024:	str	r2, [sp, #68]	; 0x44
   18028:	str	r3, [sp, #72]	; 0x48
   1802c:	b	1676c <ftello64@plt+0x512c>
   18030:	bl	1161c <abort@plt>
   18034:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18038:	mov	r4, r0
   1803c:	mov	r5, r3
   18040:	strd	r6, [sp, #8]
   18044:	movw	r7, #12684	; 0x318c
   18048:	movt	r7, #4
   1804c:	strd	r8, [sp, #16]
   18050:	strd	sl, [sp, #24]
   18054:	mov	sl, r1
   18058:	mov	fp, r2
   1805c:	str	lr, [sp, #32]
   18060:	sub	sp, sp, #60	; 0x3c
   18064:	bl	114e4 <__errno_location@plt>
   18068:	mov	r8, r0
   1806c:	cmn	r4, #-2147483647	; 0x80000001
   18070:	ldr	r6, [r7]
   18074:	movne	r0, #0
   18078:	moveq	r0, #1
   1807c:	ldr	r3, [r8]
   18080:	orrs	r0, r0, r4, lsr #31
   18084:	str	r3, [sp, #28]
   18088:	bne	18218 <ftello64@plt+0x6bd8>
   1808c:	ldr	r3, [r7, #4]
   18090:	cmp	r3, r4
   18094:	bgt	180f4 <ftello64@plt+0x6ab4>
   18098:	add	r1, r7, #8
   1809c:	sub	r2, r4, r3
   180a0:	str	r3, [sp, #52]	; 0x34
   180a4:	cmp	r6, r1
   180a8:	add	r2, r2, #1
   180ac:	beq	181f0 <ftello64@plt+0x6bb0>
   180b0:	mov	r1, #8
   180b4:	mov	r0, r6
   180b8:	mvn	r3, #-2147483648	; 0x80000000
   180bc:	str	r1, [sp]
   180c0:	add	r1, sp, #52	; 0x34
   180c4:	bl	2d674 <ftello64@plt+0x1c034>
   180c8:	mov	r6, r0
   180cc:	str	r0, [r7]
   180d0:	ldr	r0, [r7, #4]
   180d4:	mov	r1, #0
   180d8:	ldr	r2, [sp, #52]	; 0x34
   180dc:	sub	r2, r2, r0
   180e0:	add	r0, r6, r0, lsl #3
   180e4:	lsl	r2, r2, #3
   180e8:	bl	11520 <memset@plt>
   180ec:	ldr	r3, [sp, #52]	; 0x34
   180f0:	str	r3, [r7, #4]
   180f4:	ldr	r1, [r5, #4]
   180f8:	add	r0, r6, r4, lsl #3
   180fc:	add	ip, r5, #8
   18100:	mov	r3, fp
   18104:	mov	r2, sl
   18108:	ldr	r7, [r0, #4]
   1810c:	str	r0, [sp, #36]	; 0x24
   18110:	str	ip, [sp, #40]	; 0x28
   18114:	orr	r0, r1, #1
   18118:	ldr	r9, [r6, r4, lsl #3]
   1811c:	str	ip, [sp, #8]
   18120:	ldr	lr, [r5, #44]	; 0x2c
   18124:	str	r0, [sp, #4]
   18128:	ldr	ip, [r5]
   1812c:	mov	r1, r9
   18130:	str	ip, [sp, #32]
   18134:	ldr	ip, [r5, #40]	; 0x28
   18138:	str	ip, [sp, #12]
   1813c:	ldr	ip, [sp, #32]
   18140:	str	lr, [sp, #16]
   18144:	str	r0, [sp, #44]	; 0x2c
   18148:	mov	r0, r7
   1814c:	str	ip, [sp]
   18150:	bl	16648 <ftello64@plt+0x5008>
   18154:	cmp	r9, r0
   18158:	bhi	181c8 <ftello64@plt+0x6b88>
   1815c:	add	r9, r0, #1
   18160:	movw	r3, #14352	; 0x3810
   18164:	movt	r3, #4
   18168:	cmp	r7, r3
   1816c:	str	r9, [r6, r4, lsl #3]
   18170:	beq	1817c <ftello64@plt+0x6b3c>
   18174:	mov	r0, r7
   18178:	bl	15568 <ftello64@plt+0x3f28>
   1817c:	mov	r0, r9
   18180:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18184:	ldr	ip, [r5]
   18188:	mov	r3, fp
   1818c:	mov	r2, sl
   18190:	mov	r1, r9
   18194:	mov	r7, r0
   18198:	ldr	lr, [sp, #36]	; 0x24
   1819c:	ldr	r4, [r5, #40]	; 0x28
   181a0:	str	r0, [lr, #4]
   181a4:	ldr	lr, [r5, #44]	; 0x2c
   181a8:	str	ip, [sp]
   181ac:	ldr	ip, [sp, #44]	; 0x2c
   181b0:	str	ip, [sp, #4]
   181b4:	ldr	ip, [sp, #40]	; 0x28
   181b8:	str	r4, [sp, #12]
   181bc:	str	lr, [sp, #16]
   181c0:	str	ip, [sp, #8]
   181c4:	bl	16648 <ftello64@plt+0x5008>
   181c8:	ldr	r3, [sp, #28]
   181cc:	mov	r0, r7
   181d0:	str	r3, [r8]
   181d4:	add	sp, sp, #60	; 0x3c
   181d8:	ldrd	r4, [sp]
   181dc:	ldrd	r6, [sp, #8]
   181e0:	ldrd	r8, [sp, #16]
   181e4:	ldrd	sl, [sp, #24]
   181e8:	add	sp, sp, #32
   181ec:	pop	{pc}		; (ldr pc, [sp], #4)
   181f0:	mov	r1, #8
   181f4:	mvn	r3, #-2147483648	; 0x80000000
   181f8:	str	r1, [sp]
   181fc:	add	r1, sp, #52	; 0x34
   18200:	bl	2d674 <ftello64@plt+0x1c034>
   18204:	ldrd	r2, [r7, #8]
   18208:	mov	r6, r0
   1820c:	str	r0, [r7]
   18210:	strd	r2, [r0]
   18214:	b	180d0 <ftello64@plt+0x6a90>
   18218:	bl	1161c <abort@plt>
   1821c:	strd	r4, [sp, #-16]!
   18220:	mov	r5, r0
   18224:	str	r6, [sp, #8]
   18228:	str	lr, [sp, #12]
   1822c:	bl	114e4 <__errno_location@plt>
   18230:	mov	r4, r0
   18234:	cmp	r5, #0
   18238:	ldr	r0, [pc, #32]	; 18260 <ftello64@plt+0x6c20>
   1823c:	mov	r1, #48	; 0x30
   18240:	movne	r0, r5
   18244:	ldr	r6, [r4]
   18248:	bl	2d814 <ftello64@plt+0x1c1d4>
   1824c:	str	r6, [r4]
   18250:	ldrd	r4, [sp]
   18254:	ldr	r6, [sp, #8]
   18258:	add	sp, sp, #12
   1825c:	pop	{pc}		; (ldr pc, [sp], #4)
   18260:	andeq	r3, r4, r0, lsl r9
   18264:	ldr	r3, [pc, #12]	; 18278 <ftello64@plt+0x6c38>
   18268:	cmp	r0, #0
   1826c:	moveq	r0, r3
   18270:	ldr	r0, [r0]
   18274:	bx	lr
   18278:	andeq	r3, r4, r0, lsl r9
   1827c:	ldr	r3, [pc, #12]	; 18290 <ftello64@plt+0x6c50>
   18280:	cmp	r0, #0
   18284:	moveq	r0, r3
   18288:	str	r1, [r0]
   1828c:	bx	lr
   18290:	andeq	r3, r4, r0, lsl r9
   18294:	ldr	r3, [pc, #52]	; 182d0 <ftello64@plt+0x6c90>
   18298:	cmp	r0, #0
   1829c:	push	{lr}		; (str lr, [sp, #-4]!)
   182a0:	lsr	lr, r1, #5
   182a4:	and	r1, r1, #31
   182a8:	moveq	r0, r3
   182ac:	add	r3, r0, #8
   182b0:	ldr	ip, [r3, lr, lsl #2]
   182b4:	lsr	r0, ip, r1
   182b8:	eor	r2, r2, r0
   182bc:	and	r0, r0, #1
   182c0:	and	r2, r2, #1
   182c4:	eor	r1, ip, r2, lsl r1
   182c8:	str	r1, [r3, lr, lsl #2]
   182cc:	pop	{pc}		; (ldr pc, [sp], #4)
   182d0:	andeq	r3, r4, r0, lsl r9
   182d4:	ldr	r3, [pc, #16]	; 182ec <ftello64@plt+0x6cac>
   182d8:	cmp	r0, #0
   182dc:	movne	r3, r0
   182e0:	ldr	r0, [r3, #4]
   182e4:	str	r1, [r3, #4]
   182e8:	bx	lr
   182ec:	andeq	r3, r4, r0, lsl r9
   182f0:	ldr	r3, [pc, #48]	; 18328 <ftello64@plt+0x6ce8>
   182f4:	cmp	r0, #0
   182f8:	mov	ip, #10
   182fc:	moveq	r0, r3
   18300:	cmp	r2, #0
   18304:	cmpne	r1, #0
   18308:	str	ip, [r0]
   1830c:	beq	1831c <ftello64@plt+0x6cdc>
   18310:	str	r1, [r0, #40]	; 0x28
   18314:	str	r2, [r0, #44]	; 0x2c
   18318:	bx	lr
   1831c:	str	r4, [sp, #-8]!
   18320:	str	lr, [sp, #4]
   18324:	bl	1161c <abort@plt>
   18328:	andeq	r3, r4, r0, lsl r9
   1832c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   18330:	strd	r6, [sp, #8]
   18334:	mov	r7, r0
   18338:	mov	r6, r1
   1833c:	strd	r8, [sp, #16]
   18340:	mov	r8, r2
   18344:	mov	r9, r3
   18348:	str	lr, [sp, #24]
   1834c:	sub	sp, sp, #28
   18350:	ldr	r4, [sp, #56]	; 0x38
   18354:	ldr	ip, [pc, #104]	; 183c4 <ftello64@plt+0x6d84>
   18358:	cmp	r4, #0
   1835c:	moveq	r4, ip
   18360:	bl	114e4 <__errno_location@plt>
   18364:	ldr	ip, [r4, #44]	; 0x2c
   18368:	mov	r5, r0
   1836c:	mov	r1, r6
   18370:	add	lr, r4, #8
   18374:	mov	r3, r9
   18378:	ldr	r6, [r5]
   1837c:	mov	r2, r8
   18380:	mov	r0, r7
   18384:	str	ip, [sp, #16]
   18388:	ldr	ip, [r4, #40]	; 0x28
   1838c:	str	lr, [sp, #8]
   18390:	str	ip, [sp, #12]
   18394:	ldr	ip, [r4, #4]
   18398:	str	ip, [sp, #4]
   1839c:	ldr	ip, [r4]
   183a0:	str	ip, [sp]
   183a4:	bl	16648 <ftello64@plt+0x5008>
   183a8:	str	r6, [r5]
   183ac:	add	sp, sp, #28
   183b0:	ldrd	r4, [sp]
   183b4:	ldrd	r6, [sp, #8]
   183b8:	ldrd	r8, [sp, #16]
   183bc:	add	sp, sp, #24
   183c0:	pop	{pc}		; (ldr pc, [sp], #4)
   183c4:	andeq	r3, r4, r0, lsl r9
   183c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   183cc:	cmp	r2, #0
   183d0:	ldr	r4, [pc, #192]	; 18498 <ftello64@plt+0x6e58>
   183d4:	movne	r4, r2
   183d8:	strd	r6, [sp, #8]
   183dc:	strd	r8, [sp, #16]
   183e0:	mov	r9, r1
   183e4:	mov	r8, r0
   183e8:	strd	sl, [sp, #24]
   183ec:	str	lr, [sp, #32]
   183f0:	sub	sp, sp, #36	; 0x24
   183f4:	bl	114e4 <__errno_location@plt>
   183f8:	ldr	r5, [r4, #4]
   183fc:	mov	r6, r0
   18400:	add	r7, r4, #8
   18404:	mov	r1, #0
   18408:	mov	r3, r9
   1840c:	ldr	ip, [r4, #44]	; 0x2c
   18410:	mov	r2, r8
   18414:	mov	r0, r1
   18418:	ldr	sl, [r6]
   1841c:	orr	r5, r5, #1
   18420:	str	ip, [sp, #16]
   18424:	ldr	ip, [r4, #40]	; 0x28
   18428:	stmib	sp, {r5, r7, ip}
   1842c:	ldr	ip, [r4]
   18430:	str	ip, [sp]
   18434:	bl	16648 <ftello64@plt+0x5008>
   18438:	add	r1, r0, #1
   1843c:	mov	r0, r1
   18440:	str	r1, [sp, #28]
   18444:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18448:	ldr	ip, [r4, #44]	; 0x2c
   1844c:	mov	fp, r0
   18450:	mov	r3, r9
   18454:	mov	r2, r8
   18458:	ldr	r1, [sp, #28]
   1845c:	str	ip, [sp, #16]
   18460:	ldr	ip, [r4, #40]	; 0x28
   18464:	stmib	sp, {r5, r7, ip}
   18468:	ldr	ip, [r4]
   1846c:	str	ip, [sp]
   18470:	bl	16648 <ftello64@plt+0x5008>
   18474:	mov	r0, fp
   18478:	str	sl, [r6]
   1847c:	add	sp, sp, #36	; 0x24
   18480:	ldrd	r4, [sp]
   18484:	ldrd	r6, [sp, #8]
   18488:	ldrd	r8, [sp, #16]
   1848c:	ldrd	sl, [sp, #24]
   18490:	add	sp, sp, #32
   18494:	pop	{pc}		; (ldr pc, [sp], #4)
   18498:	andeq	r3, r4, r0, lsl r9
   1849c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   184a0:	cmp	r3, #0
   184a4:	ldr	r4, [pc, #220]	; 18588 <ftello64@plt+0x6f48>
   184a8:	movne	r4, r3
   184ac:	strd	r6, [sp, #8]
   184b0:	mov	r6, r2
   184b4:	strd	r8, [sp, #16]
   184b8:	mov	r9, r0
   184bc:	strd	sl, [sp, #24]
   184c0:	mov	sl, r1
   184c4:	str	lr, [sp, #32]
   184c8:	sub	sp, sp, #44	; 0x2c
   184cc:	bl	114e4 <__errno_location@plt>
   184d0:	ldr	r5, [r4, #4]
   184d4:	mov	r7, r0
   184d8:	mov	r1, #0
   184dc:	add	r8, r4, #8
   184e0:	mov	r3, sl
   184e4:	ldr	ip, [r4, #44]	; 0x2c
   184e8:	mov	r2, r9
   184ec:	mov	r0, r1
   184f0:	ldr	lr, [r7]
   184f4:	cmp	r6, r1
   184f8:	orreq	r5, r5, #1
   184fc:	str	ip, [sp, #16]
   18500:	ldr	ip, [r4, #40]	; 0x28
   18504:	stmib	sp, {r5, r8, ip}
   18508:	ldr	ip, [r4]
   1850c:	str	lr, [sp, #28]
   18510:	str	ip, [sp]
   18514:	bl	16648 <ftello64@plt+0x5008>
   18518:	add	r1, r0, #1
   1851c:	mov	fp, r0
   18520:	mov	r0, r1
   18524:	str	r1, [sp, #36]	; 0x24
   18528:	bl	2d3d0 <ftello64@plt+0x1bd90>
   1852c:	ldr	ip, [r4, #44]	; 0x2c
   18530:	mov	r3, sl
   18534:	mov	r2, r9
   18538:	ldr	r1, [sp, #36]	; 0x24
   1853c:	str	ip, [sp, #16]
   18540:	ldr	ip, [r4, #40]	; 0x28
   18544:	str	r0, [sp, #32]
   18548:	stmib	sp, {r5, r8, ip}
   1854c:	ldr	ip, [r4]
   18550:	str	ip, [sp]
   18554:	bl	16648 <ftello64@plt+0x5008>
   18558:	ldr	lr, [sp, #28]
   1855c:	cmp	r6, #0
   18560:	ldr	r0, [sp, #32]
   18564:	str	lr, [r7]
   18568:	strne	fp, [r6]
   1856c:	add	sp, sp, #44	; 0x2c
   18570:	ldrd	r4, [sp]
   18574:	ldrd	r6, [sp, #8]
   18578:	ldrd	r8, [sp, #16]
   1857c:	ldrd	sl, [sp, #24]
   18580:	add	sp, sp, #32
   18584:	pop	{pc}		; (ldr pc, [sp], #4)
   18588:	andeq	r3, r4, r0, lsl r9
   1858c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18590:	movw	r5, #12684	; 0x318c
   18594:	movt	r5, #4
   18598:	ldr	r3, [r5, #4]
   1859c:	strd	r6, [sp, #8]
   185a0:	str	r8, [sp, #16]
   185a4:	str	lr, [sp, #20]
   185a8:	ldr	r7, [r5]
   185ac:	cmp	r3, #1
   185b0:	ble	185d4 <ftello64@plt+0x6f94>
   185b4:	mov	r4, #1
   185b8:	add	r6, r7, #4
   185bc:	ldr	r0, [r6, r4, lsl #3]
   185c0:	add	r4, r4, #1
   185c4:	bl	15568 <ftello64@plt+0x3f28>
   185c8:	ldr	r3, [r5, #4]
   185cc:	cmp	r3, r4
   185d0:	bgt	185bc <ftello64@plt+0x6f7c>
   185d4:	ldr	r0, [r7, #4]
   185d8:	movw	r4, #14352	; 0x3810
   185dc:	movt	r4, #4
   185e0:	cmp	r0, r4
   185e4:	beq	185f8 <ftello64@plt+0x6fb8>
   185e8:	bl	15568 <ftello64@plt+0x3f28>
   185ec:	mov	r3, #256	; 0x100
   185f0:	str	r3, [r5, #8]
   185f4:	str	r4, [r5, #12]
   185f8:	ldr	r4, [pc, #44]	; 1862c <ftello64@plt+0x6fec>
   185fc:	cmp	r7, r4
   18600:	beq	18610 <ftello64@plt+0x6fd0>
   18604:	mov	r0, r7
   18608:	bl	15568 <ftello64@plt+0x3f28>
   1860c:	str	r4, [r5]
   18610:	mov	r3, #1
   18614:	ldrd	r6, [sp, #8]
   18618:	str	r3, [r5, #4]
   1861c:	ldrd	r4, [sp]
   18620:	ldr	r8, [sp, #16]
   18624:	add	sp, sp, #20
   18628:	pop	{pc}		; (ldr pc, [sp], #4)
   1862c:	muleq	r4, r4, r1
   18630:	ldr	r3, [pc, #4]	; 1863c <ftello64@plt+0x6ffc>
   18634:	mvn	r2, #0
   18638:	b	18034 <ftello64@plt+0x69f4>
   1863c:	andeq	r3, r4, r0, lsl r9
   18640:	ldr	r3, [pc]	; 18648 <ftello64@plt+0x7008>
   18644:	b	18034 <ftello64@plt+0x69f4>
   18648:	andeq	r3, r4, r0, lsl r9
   1864c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18650:	movw	r4, #12684	; 0x318c
   18654:	movt	r4, #4
   18658:	strd	r6, [sp, #8]
   1865c:	strd	r8, [sp, #16]
   18660:	strd	sl, [sp, #24]
   18664:	mov	sl, r0
   18668:	str	lr, [sp, #32]
   1866c:	sub	sp, sp, #44	; 0x2c
   18670:	bl	114e4 <__errno_location@plt>
   18674:	ldr	r3, [r0]
   18678:	mov	r8, r0
   1867c:	ldr	r2, [r4, #4]
   18680:	ldr	r5, [r4]
   18684:	str	r3, [sp, #28]
   18688:	cmp	r2, #0
   1868c:	bgt	186e8 <ftello64@plt+0x70a8>
   18690:	add	r3, r4, #8
   18694:	str	r2, [sp, #36]	; 0x24
   18698:	rsb	r2, r2, #1
   1869c:	cmp	r5, r3
   186a0:	beq	187b4 <ftello64@plt+0x7174>
   186a4:	mov	r1, #8
   186a8:	mov	r0, r5
   186ac:	mvn	r3, #-2147483648	; 0x80000000
   186b0:	str	r1, [sp]
   186b4:	add	r1, sp, #36	; 0x24
   186b8:	bl	2d674 <ftello64@plt+0x1c034>
   186bc:	mov	r5, r0
   186c0:	str	r0, [r4]
   186c4:	ldr	r0, [r4, #4]
   186c8:	mov	r1, #0
   186cc:	ldr	r2, [sp, #36]	; 0x24
   186d0:	sub	r2, r2, r0
   186d4:	add	r0, r5, r0, lsl #3
   186d8:	lsl	r2, r2, #3
   186dc:	bl	11520 <memset@plt>
   186e0:	ldr	r3, [sp, #36]	; 0x24
   186e4:	str	r3, [r4, #4]
   186e8:	movw	r4, #14352	; 0x3810
   186ec:	movt	r4, #4
   186f0:	ldr	r9, [r5]
   186f4:	add	fp, r4, #264	; 0x108
   186f8:	mvn	r3, #0
   186fc:	ldr	r7, [r4, #260]	; 0x104
   18700:	mov	r2, sl
   18704:	ldr	r6, [r5, #4]
   18708:	str	fp, [sp, #8]
   1870c:	mov	r1, r9
   18710:	ldr	ip, [r4, #256]	; 0x100
   18714:	orr	r7, r7, #1
   18718:	ldr	lr, [r4, #300]	; 0x12c
   1871c:	mov	r0, r6
   18720:	str	ip, [sp]
   18724:	str	r7, [sp, #4]
   18728:	str	lr, [sp, #16]
   1872c:	ldr	ip, [r4, #296]	; 0x128
   18730:	str	ip, [sp, #12]
   18734:	bl	16648 <ftello64@plt+0x5008>
   18738:	cmp	r9, r0
   1873c:	bhi	1878c <ftello64@plt+0x714c>
   18740:	add	r9, r0, #1
   18744:	cmp	r6, r4
   18748:	str	r9, [r5]
   1874c:	beq	18758 <ftello64@plt+0x7118>
   18750:	mov	r0, r6
   18754:	bl	15568 <ftello64@plt+0x3f28>
   18758:	mov	r0, r9
   1875c:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18760:	ldr	r3, [r4, #256]	; 0x100
   18764:	mov	r2, sl
   18768:	mov	r1, r9
   1876c:	mov	r6, r0
   18770:	ldr	lr, [r4, #296]	; 0x128
   18774:	ldr	ip, [r4, #300]	; 0x12c
   18778:	str	r0, [r5, #4]
   1877c:	stm	sp, {r3, r7, fp, lr}
   18780:	mvn	r3, #0
   18784:	str	ip, [sp, #16]
   18788:	bl	16648 <ftello64@plt+0x5008>
   1878c:	ldr	r3, [sp, #28]
   18790:	mov	r0, r6
   18794:	str	r3, [r8]
   18798:	add	sp, sp, #44	; 0x2c
   1879c:	ldrd	r4, [sp]
   187a0:	ldrd	r6, [sp, #8]
   187a4:	ldrd	r8, [sp, #16]
   187a8:	ldrd	sl, [sp, #24]
   187ac:	add	sp, sp, #32
   187b0:	pop	{pc}		; (ldr pc, [sp], #4)
   187b4:	mov	r0, #8
   187b8:	mvn	r3, #-2147483648	; 0x80000000
   187bc:	add	r1, sp, #36	; 0x24
   187c0:	str	r0, [sp]
   187c4:	mov	r0, #0
   187c8:	bl	2d674 <ftello64@plt+0x1c034>
   187cc:	ldrd	r2, [r4, #8]
   187d0:	mov	r5, r0
   187d4:	str	r0, [r4]
   187d8:	strd	r2, [r0]
   187dc:	b	186c4 <ftello64@plt+0x7084>
   187e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   187e4:	movw	r4, #12684	; 0x318c
   187e8:	movt	r4, #4
   187ec:	strd	r6, [sp, #8]
   187f0:	strd	r8, [sp, #16]
   187f4:	strd	sl, [sp, #24]
   187f8:	mov	sl, r0
   187fc:	mov	fp, r1
   18800:	str	lr, [sp, #32]
   18804:	sub	sp, sp, #44	; 0x2c
   18808:	bl	114e4 <__errno_location@plt>
   1880c:	ldr	r3, [r0]
   18810:	mov	r8, r0
   18814:	ldr	r2, [r4, #4]
   18818:	ldr	r5, [r4]
   1881c:	str	r3, [sp, #28]
   18820:	cmp	r2, #0
   18824:	bgt	18880 <ftello64@plt+0x7240>
   18828:	add	r3, r4, #8
   1882c:	str	r2, [sp, #36]	; 0x24
   18830:	rsb	r2, r2, #1
   18834:	cmp	r5, r3
   18838:	beq	1895c <ftello64@plt+0x731c>
   1883c:	mov	r1, #8
   18840:	mov	r0, r5
   18844:	mvn	r3, #-2147483648	; 0x80000000
   18848:	str	r1, [sp]
   1884c:	add	r1, sp, #36	; 0x24
   18850:	bl	2d674 <ftello64@plt+0x1c034>
   18854:	mov	r5, r0
   18858:	str	r0, [r4]
   1885c:	ldr	r0, [r4, #4]
   18860:	mov	r1, #0
   18864:	ldr	r2, [sp, #36]	; 0x24
   18868:	sub	r2, r2, r0
   1886c:	add	r0, r5, r0, lsl #3
   18870:	lsl	r2, r2, #3
   18874:	bl	11520 <memset@plt>
   18878:	ldr	r3, [sp, #36]	; 0x24
   1887c:	str	r3, [r4, #4]
   18880:	movw	r4, #14352	; 0x3810
   18884:	movt	r4, #4
   18888:	ldr	r9, [r5]
   1888c:	add	r0, r4, #264	; 0x108
   18890:	mov	r3, fp
   18894:	ldr	r7, [r4, #260]	; 0x104
   18898:	mov	r2, sl
   1889c:	ldr	r6, [r5, #4]
   188a0:	str	r0, [sp, #8]
   188a4:	mov	r1, r9
   188a8:	ldr	ip, [r4, #256]	; 0x100
   188ac:	orr	r7, r7, #1
   188b0:	ldr	lr, [r4, #300]	; 0x12c
   188b4:	mov	r0, r6
   188b8:	str	ip, [sp]
   188bc:	str	r7, [sp, #4]
   188c0:	str	lr, [sp, #16]
   188c4:	ldr	ip, [r4, #296]	; 0x128
   188c8:	str	ip, [sp, #12]
   188cc:	bl	16648 <ftello64@plt+0x5008>
   188d0:	cmp	r9, r0
   188d4:	bhi	18934 <ftello64@plt+0x72f4>
   188d8:	add	r9, r0, #1
   188dc:	cmp	r6, r4
   188e0:	str	r9, [r5]
   188e4:	beq	188f0 <ftello64@plt+0x72b0>
   188e8:	mov	r0, r6
   188ec:	bl	15568 <ftello64@plt+0x3f28>
   188f0:	mov	r0, r9
   188f4:	bl	2d3d0 <ftello64@plt+0x1bd90>
   188f8:	ldr	ip, [r4, #256]	; 0x100
   188fc:	mov	r1, r9
   18900:	mov	r3, fp
   18904:	mov	r2, sl
   18908:	mov	r6, r0
   1890c:	ldr	r9, [r4, #296]	; 0x128
   18910:	ldr	lr, [r4, #300]	; 0x12c
   18914:	str	r0, [r5, #4]
   18918:	str	ip, [sp]
   1891c:	ldr	ip, [pc, #100]	; 18988 <ftello64@plt+0x7348>
   18920:	str	r7, [sp, #4]
   18924:	str	ip, [sp, #8]
   18928:	str	r9, [sp, #12]
   1892c:	str	lr, [sp, #16]
   18930:	bl	16648 <ftello64@plt+0x5008>
   18934:	ldr	r3, [sp, #28]
   18938:	mov	r0, r6
   1893c:	str	r3, [r8]
   18940:	add	sp, sp, #44	; 0x2c
   18944:	ldrd	r4, [sp]
   18948:	ldrd	r6, [sp, #8]
   1894c:	ldrd	r8, [sp, #16]
   18950:	ldrd	sl, [sp, #24]
   18954:	add	sp, sp, #32
   18958:	pop	{pc}		; (ldr pc, [sp], #4)
   1895c:	mov	r0, #8
   18960:	mvn	r3, #-2147483648	; 0x80000000
   18964:	add	r1, sp, #36	; 0x24
   18968:	str	r0, [sp]
   1896c:	mov	r0, #0
   18970:	bl	2d674 <ftello64@plt+0x1c034>
   18974:	ldrd	r2, [r4, #8]
   18978:	mov	r5, r0
   1897c:	str	r0, [r4]
   18980:	strd	r2, [r0]
   18984:	b	1885c <ftello64@plt+0x721c>
   18988:	andeq	r3, r4, r8, lsl r9
   1898c:	strd	r4, [sp, #-20]!	; 0xffffffec
   18990:	mov	r4, #0
   18994:	mov	r5, #0
   18998:	strd	r6, [sp, #8]
   1899c:	cmp	r1, #10
   189a0:	str	lr, [sp, #16]
   189a4:	sub	sp, sp, #100	; 0x64
   189a8:	strd	r4, [sp, #48]	; 0x30
   189ac:	beq	189f4 <ftello64@plt+0x73b4>
   189b0:	mov	r3, sp
   189b4:	strd	r4, [sp, #8]
   189b8:	str	r1, [sp, #48]	; 0x30
   189bc:	mov	r1, r2
   189c0:	mvn	r2, #0
   189c4:	ldrd	r6, [sp, #48]	; 0x30
   189c8:	strd	r6, [sp]
   189cc:	strd	r4, [sp, #16]
   189d0:	strd	r4, [sp, #24]
   189d4:	strd	r4, [sp, #32]
   189d8:	strd	r4, [sp, #40]	; 0x28
   189dc:	bl	18034 <ftello64@plt+0x69f4>
   189e0:	add	sp, sp, #100	; 0x64
   189e4:	ldrd	r4, [sp]
   189e8:	ldrd	r6, [sp, #8]
   189ec:	add	sp, sp, #16
   189f0:	pop	{pc}		; (ldr pc, [sp], #4)
   189f4:	bl	1161c <abort@plt>
   189f8:	strd	r4, [sp, #-20]!	; 0xffffffec
   189fc:	mov	r4, #0
   18a00:	mov	r5, #0
   18a04:	strd	r6, [sp, #8]
   18a08:	cmp	r1, #10
   18a0c:	str	lr, [sp, #16]
   18a10:	sub	sp, sp, #100	; 0x64
   18a14:	strd	r4, [sp, #48]	; 0x30
   18a18:	beq	18a64 <ftello64@plt+0x7424>
   18a1c:	mov	ip, r2
   18a20:	mov	r2, r3
   18a24:	strd	r4, [sp, #8]
   18a28:	str	r1, [sp, #48]	; 0x30
   18a2c:	mov	r3, sp
   18a30:	mov	r1, ip
   18a34:	ldrd	r6, [sp, #48]	; 0x30
   18a38:	strd	r6, [sp]
   18a3c:	strd	r4, [sp, #16]
   18a40:	strd	r4, [sp, #24]
   18a44:	strd	r4, [sp, #32]
   18a48:	strd	r4, [sp, #40]	; 0x28
   18a4c:	bl	18034 <ftello64@plt+0x69f4>
   18a50:	add	sp, sp, #100	; 0x64
   18a54:	ldrd	r4, [sp]
   18a58:	ldrd	r6, [sp, #8]
   18a5c:	add	sp, sp, #16
   18a60:	pop	{pc}		; (ldr pc, [sp], #4)
   18a64:	bl	1161c <abort@plt>
   18a68:	mov	r2, #0
   18a6c:	mov	r3, #0
   18a70:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18a74:	strd	r6, [sp, #8]
   18a78:	cmp	r0, #10
   18a7c:	strd	r8, [sp, #16]
   18a80:	strd	sl, [sp, #24]
   18a84:	str	lr, [sp, #32]
   18a88:	sub	sp, sp, #124	; 0x7c
   18a8c:	strd	r2, [sp, #72]	; 0x48
   18a90:	strd	r2, [sp, #80]	; 0x50
   18a94:	strd	r2, [sp, #88]	; 0x58
   18a98:	strd	r2, [sp, #96]	; 0x60
   18a9c:	strd	r2, [sp, #104]	; 0x68
   18aa0:	strd	r2, [sp, #112]	; 0x70
   18aa4:	beq	18c48 <ftello64@plt+0x7608>
   18aa8:	mov	r6, r1
   18aac:	movw	r4, #12684	; 0x318c
   18ab0:	movt	r4, #4
   18ab4:	str	r0, [sp, #72]	; 0x48
   18ab8:	ldrd	r0, [sp, #72]	; 0x48
   18abc:	strd	r0, [sp, #24]
   18ac0:	strd	r2, [sp, #32]
   18ac4:	strd	r2, [sp, #40]	; 0x28
   18ac8:	strd	r2, [sp, #48]	; 0x30
   18acc:	strd	r2, [sp, #56]	; 0x38
   18ad0:	strd	r2, [sp, #64]	; 0x40
   18ad4:	bl	114e4 <__errno_location@plt>
   18ad8:	mov	r8, r0
   18adc:	ldr	r5, [r4]
   18ae0:	ldr	r2, [r4, #4]
   18ae4:	ldr	r9, [r0]
   18ae8:	cmp	r2, #0
   18aec:	bgt	18b48 <ftello64@plt+0x7508>
   18af0:	add	r3, r4, #8
   18af4:	str	r2, [sp, #72]	; 0x48
   18af8:	rsb	r2, r2, #1
   18afc:	cmp	r5, r3
   18b00:	beq	18c1c <ftello64@plt+0x75dc>
   18b04:	mov	r3, #8
   18b08:	mov	r0, r5
   18b0c:	add	r1, sp, #72	; 0x48
   18b10:	str	r3, [sp]
   18b14:	mvn	r3, #-2147483648	; 0x80000000
   18b18:	bl	2d674 <ftello64@plt+0x1c034>
   18b1c:	mov	r5, r0
   18b20:	str	r0, [r4]
   18b24:	ldr	r0, [r4, #4]
   18b28:	mov	r1, #0
   18b2c:	ldr	r2, [sp, #72]	; 0x48
   18b30:	sub	r2, r2, r0
   18b34:	add	r0, r5, r0, lsl #3
   18b38:	lsl	r2, r2, #3
   18b3c:	bl	11520 <memset@plt>
   18b40:	ldr	r3, [sp, #72]	; 0x48
   18b44:	str	r3, [r4, #4]
   18b48:	ldr	sl, [r5]
   18b4c:	add	r0, sp, #32
   18b50:	mvn	r3, #0
   18b54:	mov	r2, r6
   18b58:	ldr	r7, [sp, #28]
   18b5c:	ldr	r4, [r5, #4]
   18b60:	mov	r1, sl
   18b64:	str	r0, [sp, #8]
   18b68:	ldr	lr, [sp, #24]
   18b6c:	orr	r7, r7, #1
   18b70:	ldr	ip, [sp, #64]	; 0x40
   18b74:	mov	r0, r4
   18b78:	ldr	fp, [sp, #68]	; 0x44
   18b7c:	str	lr, [sp]
   18b80:	str	r7, [sp, #4]
   18b84:	str	ip, [sp, #12]
   18b88:	str	fp, [sp, #16]
   18b8c:	bl	16648 <ftello64@plt+0x5008>
   18b90:	cmp	sl, r0
   18b94:	bhi	18bf8 <ftello64@plt+0x75b8>
   18b98:	add	sl, r0, #1
   18b9c:	movw	r3, #14352	; 0x3810
   18ba0:	movt	r3, #4
   18ba4:	cmp	r4, r3
   18ba8:	str	sl, [r5]
   18bac:	beq	18bb8 <ftello64@plt+0x7578>
   18bb0:	mov	r0, r4
   18bb4:	bl	15568 <ftello64@plt+0x3f28>
   18bb8:	mov	r0, sl
   18bbc:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18bc0:	ldr	r3, [sp, #24]
   18bc4:	mov	r2, r6
   18bc8:	mov	r1, sl
   18bcc:	mov	r4, r0
   18bd0:	ldr	lr, [sp, #64]	; 0x40
   18bd4:	ldr	ip, [sp, #68]	; 0x44
   18bd8:	str	r0, [r5, #4]
   18bdc:	add	r5, sp, #32
   18be0:	stm	sp, {r3, r7}
   18be4:	mvn	r3, #0
   18be8:	str	r5, [sp, #8]
   18bec:	str	lr, [sp, #12]
   18bf0:	str	ip, [sp, #16]
   18bf4:	bl	16648 <ftello64@plt+0x5008>
   18bf8:	mov	r0, r4
   18bfc:	str	r9, [r8]
   18c00:	add	sp, sp, #124	; 0x7c
   18c04:	ldrd	r4, [sp]
   18c08:	ldrd	r6, [sp, #8]
   18c0c:	ldrd	r8, [sp, #16]
   18c10:	ldrd	sl, [sp, #24]
   18c14:	add	sp, sp, #32
   18c18:	pop	{pc}		; (ldr pc, [sp], #4)
   18c1c:	mov	r0, #8
   18c20:	mvn	r3, #-2147483648	; 0x80000000
   18c24:	add	r1, sp, #72	; 0x48
   18c28:	str	r0, [sp]
   18c2c:	mov	r0, #0
   18c30:	bl	2d674 <ftello64@plt+0x1c034>
   18c34:	ldrd	r2, [r4, #8]
   18c38:	mov	r5, r0
   18c3c:	str	r0, [r4]
   18c40:	strd	r2, [r0]
   18c44:	b	18b24 <ftello64@plt+0x74e4>
   18c48:	bl	1161c <abort@plt>
   18c4c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18c50:	cmp	r0, #10
   18c54:	strd	r6, [sp, #8]
   18c58:	mov	r6, #0
   18c5c:	mov	r7, #0
   18c60:	strd	r8, [sp, #16]
   18c64:	strd	sl, [sp, #24]
   18c68:	str	lr, [sp, #32]
   18c6c:	sub	sp, sp, #124	; 0x7c
   18c70:	strd	r6, [sp, #72]	; 0x48
   18c74:	strd	r6, [sp, #80]	; 0x50
   18c78:	strd	r6, [sp, #88]	; 0x58
   18c7c:	strd	r6, [sp, #96]	; 0x60
   18c80:	strd	r6, [sp, #104]	; 0x68
   18c84:	strd	r6, [sp, #112]	; 0x70
   18c88:	beq	18e34 <ftello64@plt+0x77f4>
   18c8c:	mov	sl, r2
   18c90:	movw	r5, #12684	; 0x318c
   18c94:	movt	r5, #4
   18c98:	str	r0, [sp, #72]	; 0x48
   18c9c:	mov	r9, r1
   18ca0:	ldrd	r2, [sp, #72]	; 0x48
   18ca4:	strd	r2, [sp, #24]
   18ca8:	strd	r6, [sp, #32]
   18cac:	strd	r6, [sp, #40]	; 0x28
   18cb0:	strd	r6, [sp, #48]	; 0x30
   18cb4:	strd	r6, [sp, #56]	; 0x38
   18cb8:	strd	r6, [sp, #64]	; 0x40
   18cbc:	bl	114e4 <__errno_location@plt>
   18cc0:	mov	r7, r0
   18cc4:	ldr	r4, [r5]
   18cc8:	ldr	r2, [r5, #4]
   18ccc:	ldr	fp, [r0]
   18cd0:	cmp	r2, #0
   18cd4:	bgt	18d30 <ftello64@plt+0x76f0>
   18cd8:	add	r3, r5, #8
   18cdc:	str	r2, [sp, #72]	; 0x48
   18ce0:	rsb	r2, r2, #1
   18ce4:	cmp	r4, r3
   18ce8:	beq	18e08 <ftello64@plt+0x77c8>
   18cec:	mov	r3, #8
   18cf0:	mov	r0, r4
   18cf4:	add	r1, sp, #72	; 0x48
   18cf8:	str	r3, [sp]
   18cfc:	mvn	r3, #-2147483648	; 0x80000000
   18d00:	bl	2d674 <ftello64@plt+0x1c034>
   18d04:	mov	r4, r0
   18d08:	str	r0, [r5]
   18d0c:	ldr	r0, [r5, #4]
   18d10:	mov	r1, #0
   18d14:	ldr	r2, [sp, #72]	; 0x48
   18d18:	sub	r2, r2, r0
   18d1c:	add	r0, r4, r0, lsl #3
   18d20:	lsl	r2, r2, #3
   18d24:	bl	11520 <memset@plt>
   18d28:	ldr	r3, [sp, #72]	; 0x48
   18d2c:	str	r3, [r5, #4]
   18d30:	ldr	ip, [sp, #24]
   18d34:	add	r0, sp, #32
   18d38:	mov	r3, sl
   18d3c:	mov	r2, r9
   18d40:	ldr	r6, [sp, #28]
   18d44:	ldr	r8, [r4]
   18d48:	ldr	r5, [r4, #4]
   18d4c:	str	ip, [sp]
   18d50:	orr	r6, r6, #1
   18d54:	ldr	ip, [sp, #64]	; 0x40
   18d58:	mov	r1, r8
   18d5c:	str	r6, [sp, #4]
   18d60:	ldr	lr, [sp, #68]	; 0x44
   18d64:	str	r0, [sp, #8]
   18d68:	mov	r0, r5
   18d6c:	str	ip, [sp, #12]
   18d70:	str	lr, [sp, #16]
   18d74:	bl	16648 <ftello64@plt+0x5008>
   18d78:	cmp	r8, r0
   18d7c:	bhi	18de4 <ftello64@plt+0x77a4>
   18d80:	add	r8, r0, #1
   18d84:	movw	r3, #14352	; 0x3810
   18d88:	movt	r3, #4
   18d8c:	cmp	r5, r3
   18d90:	str	r8, [r4]
   18d94:	beq	18da0 <ftello64@plt+0x7760>
   18d98:	mov	r0, r5
   18d9c:	bl	15568 <ftello64@plt+0x3f28>
   18da0:	mov	r0, r8
   18da4:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18da8:	ldr	lr, [sp, #24]
   18dac:	mov	r1, r8
   18db0:	mov	r3, sl
   18db4:	mov	r2, r9
   18db8:	mov	r5, r0
   18dbc:	ldr	r8, [sp, #64]	; 0x40
   18dc0:	ldr	ip, [sp, #68]	; 0x44
   18dc4:	str	r0, [r4, #4]
   18dc8:	str	lr, [sp]
   18dcc:	add	lr, sp, #32
   18dd0:	str	r6, [sp, #4]
   18dd4:	str	lr, [sp, #8]
   18dd8:	str	r8, [sp, #12]
   18ddc:	str	ip, [sp, #16]
   18de0:	bl	16648 <ftello64@plt+0x5008>
   18de4:	mov	r0, r5
   18de8:	str	fp, [r7]
   18dec:	add	sp, sp, #124	; 0x7c
   18df0:	ldrd	r4, [sp]
   18df4:	ldrd	r6, [sp, #8]
   18df8:	ldrd	r8, [sp, #16]
   18dfc:	ldrd	sl, [sp, #24]
   18e00:	add	sp, sp, #32
   18e04:	pop	{pc}		; (ldr pc, [sp], #4)
   18e08:	mov	r0, #8
   18e0c:	mvn	r3, #-2147483648	; 0x80000000
   18e10:	add	r1, sp, #72	; 0x48
   18e14:	str	r0, [sp]
   18e18:	mov	r0, #0
   18e1c:	bl	2d674 <ftello64@plt+0x1c034>
   18e20:	ldrd	r2, [r5, #8]
   18e24:	mov	r4, r0
   18e28:	str	r0, [r5]
   18e2c:	strd	r2, [r0]
   18e30:	b	18d0c <ftello64@plt+0x76cc>
   18e34:	bl	1161c <abort@plt>
   18e38:	ldr	r3, [pc, #492]	; 1902c <ftello64@plt+0x79ec>
   18e3c:	lsr	ip, r2, #5
   18e40:	and	r2, r2, #31
   18e44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18e48:	movw	r5, #12684	; 0x318c
   18e4c:	movt	r5, #4
   18e50:	strd	r6, [sp, #8]
   18e54:	strd	r8, [sp, #16]
   18e58:	strd	sl, [sp, #24]
   18e5c:	mov	sl, r0
   18e60:	mov	fp, r1
   18e64:	ldrd	r0, [r3]
   18e68:	str	lr, [sp, #32]
   18e6c:	sub	sp, sp, #92	; 0x5c
   18e70:	ldrd	r8, [r3, #8]
   18e74:	add	r6, sp, #48	; 0x30
   18e78:	strd	r0, [sp, #40]	; 0x28
   18e7c:	ldrd	r0, [r3, #16]
   18e80:	strd	r8, [sp, #48]	; 0x30
   18e84:	ldrd	r8, [r3, #24]
   18e88:	strd	r0, [sp, #56]	; 0x38
   18e8c:	ldrd	r0, [r3, #32]
   18e90:	strd	r8, [sp, #64]	; 0x40
   18e94:	ldrd	r8, [r3, #40]	; 0x28
   18e98:	strd	r0, [sp, #72]	; 0x48
   18e9c:	strd	r8, [sp, #80]	; 0x50
   18ea0:	ldr	r3, [r6, ip, lsl #2]
   18ea4:	mvn	r1, r3, lsr r2
   18ea8:	and	r1, r1, #1
   18eac:	eor	r2, r3, r1, lsl r2
   18eb0:	str	r2, [r6, ip, lsl #2]
   18eb4:	bl	114e4 <__errno_location@plt>
   18eb8:	ldr	r3, [r0]
   18ebc:	mov	r8, r0
   18ec0:	ldr	r2, [r5, #4]
   18ec4:	ldr	r4, [r5]
   18ec8:	str	r3, [sp, #28]
   18ecc:	cmp	r2, #0
   18ed0:	bgt	18f2c <ftello64@plt+0x78ec>
   18ed4:	add	r3, r5, #8
   18ed8:	str	r2, [sp, #36]	; 0x24
   18edc:	rsb	r2, r2, #1
   18ee0:	cmp	r4, r3
   18ee4:	beq	19000 <ftello64@plt+0x79c0>
   18ee8:	mov	r1, #8
   18eec:	mov	r0, r4
   18ef0:	mvn	r3, #-2147483648	; 0x80000000
   18ef4:	str	r1, [sp]
   18ef8:	add	r1, sp, #36	; 0x24
   18efc:	bl	2d674 <ftello64@plt+0x1c034>
   18f00:	mov	r4, r0
   18f04:	str	r0, [r5]
   18f08:	ldr	r0, [r5, #4]
   18f0c:	mov	r1, #0
   18f10:	ldr	r2, [sp, #36]	; 0x24
   18f14:	sub	r2, r2, r0
   18f18:	add	r0, r4, r0, lsl #3
   18f1c:	lsl	r2, r2, #3
   18f20:	bl	11520 <memset@plt>
   18f24:	ldr	r3, [sp, #36]	; 0x24
   18f28:	str	r3, [r5, #4]
   18f2c:	ldr	ip, [sp, #40]	; 0x28
   18f30:	mov	r3, fp
   18f34:	mov	r2, sl
   18f38:	ldr	r7, [sp, #44]	; 0x2c
   18f3c:	ldr	r9, [r4]
   18f40:	ldr	r5, [r4, #4]
   18f44:	str	ip, [sp]
   18f48:	orr	r7, r7, #1
   18f4c:	ldr	ip, [sp, #80]	; 0x50
   18f50:	mov	r1, r9
   18f54:	str	r7, [sp, #4]
   18f58:	ldr	lr, [sp, #84]	; 0x54
   18f5c:	mov	r0, r5
   18f60:	str	r6, [sp, #8]
   18f64:	str	ip, [sp, #12]
   18f68:	str	lr, [sp, #16]
   18f6c:	bl	16648 <ftello64@plt+0x5008>
   18f70:	cmp	r9, r0
   18f74:	bhi	18fd8 <ftello64@plt+0x7998>
   18f78:	add	r9, r0, #1
   18f7c:	movw	r3, #14352	; 0x3810
   18f80:	movt	r3, #4
   18f84:	cmp	r5, r3
   18f88:	str	r9, [r4]
   18f8c:	beq	18f98 <ftello64@plt+0x7958>
   18f90:	mov	r0, r5
   18f94:	bl	15568 <ftello64@plt+0x3f28>
   18f98:	mov	r0, r9
   18f9c:	bl	2d3d0 <ftello64@plt+0x1bd90>
   18fa0:	mov	r1, r9
   18fa4:	ldr	ip, [sp, #40]	; 0x28
   18fa8:	mov	r3, fp
   18fac:	mov	r2, sl
   18fb0:	mov	r5, r0
   18fb4:	ldr	r9, [sp, #80]	; 0x50
   18fb8:	ldr	lr, [sp, #84]	; 0x54
   18fbc:	str	r0, [r4, #4]
   18fc0:	str	ip, [sp]
   18fc4:	str	r7, [sp, #4]
   18fc8:	str	r6, [sp, #8]
   18fcc:	str	r9, [sp, #12]
   18fd0:	str	lr, [sp, #16]
   18fd4:	bl	16648 <ftello64@plt+0x5008>
   18fd8:	ldr	r3, [sp, #28]
   18fdc:	mov	r0, r5
   18fe0:	str	r3, [r8]
   18fe4:	add	sp, sp, #92	; 0x5c
   18fe8:	ldrd	r4, [sp]
   18fec:	ldrd	r6, [sp, #8]
   18ff0:	ldrd	r8, [sp, #16]
   18ff4:	ldrd	sl, [sp, #24]
   18ff8:	add	sp, sp, #32
   18ffc:	pop	{pc}		; (ldr pc, [sp], #4)
   19000:	mov	r0, #8
   19004:	mvn	r3, #-2147483648	; 0x80000000
   19008:	add	r1, sp, #36	; 0x24
   1900c:	str	r0, [sp]
   19010:	mov	r0, #0
   19014:	bl	2d674 <ftello64@plt+0x1c034>
   19018:	ldrd	r2, [r5, #8]
   1901c:	mov	r4, r0
   19020:	str	r0, [r5]
   19024:	strd	r2, [r0]
   19028:	b	18f08 <ftello64@plt+0x78c8>
   1902c:	andeq	r3, r4, r0, lsl r9
   19030:	ldr	ip, [pc, #476]	; 19214 <ftello64@plt+0x7bd4>
   19034:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19038:	movw	r4, #12684	; 0x318c
   1903c:	movt	r4, #4
   19040:	ldrd	r2, [ip, #8]
   19044:	strd	r6, [sp, #8]
   19048:	lsr	r7, r1, #5
   1904c:	mov	r6, r0
   19050:	strd	r8, [sp, #16]
   19054:	str	lr, [sp, #32]
   19058:	and	lr, r1, #31
   1905c:	ldrd	r0, [ip]
   19060:	strd	sl, [sp, #24]
   19064:	sub	sp, sp, #84	; 0x54
   19068:	add	r5, sp, #40	; 0x28
   1906c:	strd	r0, [sp, #32]
   19070:	strd	r2, [sp, #40]	; 0x28
   19074:	ldrd	r0, [ip, #16]
   19078:	ldrd	r2, [ip, #24]
   1907c:	strd	r0, [sp, #48]	; 0x30
   19080:	ldrd	r0, [ip, #32]
   19084:	strd	r2, [sp, #56]	; 0x38
   19088:	ldrd	r2, [ip, #40]	; 0x28
   1908c:	strd	r0, [sp, #64]	; 0x40
   19090:	strd	r2, [sp, #72]	; 0x48
   19094:	ldr	r1, [r5, r7, lsl #2]
   19098:	mvn	r3, r1, lsr lr
   1909c:	and	r3, r3, #1
   190a0:	eor	r1, r1, r3, lsl lr
   190a4:	str	r1, [r5, r7, lsl #2]
   190a8:	bl	114e4 <__errno_location@plt>
   190ac:	mov	r9, r0
   190b0:	ldr	sl, [r0]
   190b4:	ldr	r2, [r4, #4]
   190b8:	ldr	r7, [r4]
   190bc:	cmp	r2, #0
   190c0:	bgt	1911c <ftello64@plt+0x7adc>
   190c4:	add	r3, r4, #8
   190c8:	str	r2, [sp, #28]
   190cc:	rsb	r2, r2, #1
   190d0:	cmp	r7, r3
   190d4:	beq	191e8 <ftello64@plt+0x7ba8>
   190d8:	mov	r1, #8
   190dc:	mov	r0, r7
   190e0:	mvn	r3, #-2147483648	; 0x80000000
   190e4:	str	r1, [sp]
   190e8:	add	r1, sp, #28
   190ec:	bl	2d674 <ftello64@plt+0x1c034>
   190f0:	mov	r7, r0
   190f4:	str	r0, [r4]
   190f8:	ldr	r0, [r4, #4]
   190fc:	mov	r1, #0
   19100:	ldr	r2, [sp, #28]
   19104:	sub	r2, r2, r0
   19108:	add	r0, r7, r0, lsl #3
   1910c:	lsl	r2, r2, #3
   19110:	bl	11520 <memset@plt>
   19114:	ldr	r3, [sp, #28]
   19118:	str	r3, [r4, #4]
   1911c:	ldr	ip, [sp, #32]
   19120:	mvn	r3, #0
   19124:	mov	r2, r6
   19128:	ldr	r8, [sp, #36]	; 0x24
   1912c:	ldr	fp, [r7]
   19130:	ldr	r4, [r7, #4]
   19134:	str	ip, [sp]
   19138:	orr	r8, r8, #1
   1913c:	ldr	ip, [sp, #72]	; 0x48
   19140:	mov	r1, fp
   19144:	str	r8, [sp, #4]
   19148:	ldr	lr, [sp, #76]	; 0x4c
   1914c:	mov	r0, r4
   19150:	str	r5, [sp, #8]
   19154:	str	ip, [sp, #12]
   19158:	str	lr, [sp, #16]
   1915c:	bl	16648 <ftello64@plt+0x5008>
   19160:	cmp	fp, r0
   19164:	bhi	191c4 <ftello64@plt+0x7b84>
   19168:	add	fp, r0, #1
   1916c:	movw	r3, #14352	; 0x3810
   19170:	movt	r3, #4
   19174:	cmp	r4, r3
   19178:	str	fp, [r7]
   1917c:	beq	19188 <ftello64@plt+0x7b48>
   19180:	mov	r0, r4
   19184:	bl	15568 <ftello64@plt+0x3f28>
   19188:	mov	r0, fp
   1918c:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19190:	ldr	r3, [sp, #32]
   19194:	mov	r2, r6
   19198:	mov	r1, fp
   1919c:	mov	r4, r0
   191a0:	ldr	lr, [sp, #72]	; 0x48
   191a4:	ldr	ip, [sp, #76]	; 0x4c
   191a8:	str	r0, [r7, #4]
   191ac:	stm	sp, {r3, r8}
   191b0:	mvn	r3, #0
   191b4:	str	r5, [sp, #8]
   191b8:	str	lr, [sp, #12]
   191bc:	str	ip, [sp, #16]
   191c0:	bl	16648 <ftello64@plt+0x5008>
   191c4:	mov	r0, r4
   191c8:	str	sl, [r9]
   191cc:	add	sp, sp, #84	; 0x54
   191d0:	ldrd	r4, [sp]
   191d4:	ldrd	r6, [sp, #8]
   191d8:	ldrd	r8, [sp, #16]
   191dc:	ldrd	sl, [sp, #24]
   191e0:	add	sp, sp, #32
   191e4:	pop	{pc}		; (ldr pc, [sp], #4)
   191e8:	mov	r0, #8
   191ec:	mvn	r3, #-2147483648	; 0x80000000
   191f0:	add	r1, sp, #28
   191f4:	str	r0, [sp]
   191f8:	mov	r0, #0
   191fc:	bl	2d674 <ftello64@plt+0x1c034>
   19200:	ldrd	r2, [r4, #8]
   19204:	mov	r7, r0
   19208:	str	r0, [r4]
   1920c:	strd	r2, [r0]
   19210:	b	190f8 <ftello64@plt+0x7ab8>
   19214:	andeq	r3, r4, r0, lsl r9
   19218:	ldr	ip, [pc, #472]	; 193f8 <ftello64@plt+0x7db8>
   1921c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19220:	mov	r5, r0
   19224:	movw	r4, #12684	; 0x318c
   19228:	movt	r4, #4
   1922c:	ldrd	r2, [ip]
   19230:	ldrd	r0, [ip, #8]
   19234:	strd	r6, [sp, #8]
   19238:	strd	r8, [sp, #16]
   1923c:	strd	sl, [sp, #24]
   19240:	str	lr, [sp, #32]
   19244:	sub	sp, sp, #84	; 0x54
   19248:	strd	r2, [sp, #32]
   1924c:	strd	r0, [sp, #40]	; 0x28
   19250:	ldr	r6, [sp, #44]	; 0x2c
   19254:	ldrd	r2, [ip, #16]
   19258:	ldrd	r0, [ip, #24]
   1925c:	mvn	lr, r6
   19260:	and	lr, lr, #67108864	; 0x4000000
   19264:	eor	lr, lr, r6
   19268:	ldrd	r6, [ip, #40]	; 0x28
   1926c:	strd	r2, [sp, #48]	; 0x30
   19270:	ldrd	r2, [ip, #32]
   19274:	str	lr, [sp, #44]	; 0x2c
   19278:	strd	r0, [sp, #56]	; 0x38
   1927c:	strd	r2, [sp, #64]	; 0x40
   19280:	strd	r6, [sp, #72]	; 0x48
   19284:	bl	114e4 <__errno_location@plt>
   19288:	mov	r8, r0
   1928c:	ldr	r9, [r0]
   19290:	ldr	r2, [r4, #4]
   19294:	ldr	r6, [r4]
   19298:	cmp	r2, #0
   1929c:	bgt	192f8 <ftello64@plt+0x7cb8>
   192a0:	add	r3, r4, #8
   192a4:	str	r2, [sp, #28]
   192a8:	rsb	r2, r2, #1
   192ac:	cmp	r6, r3
   192b0:	beq	193cc <ftello64@plt+0x7d8c>
   192b4:	mov	r1, #8
   192b8:	mov	r0, r6
   192bc:	mvn	r3, #-2147483648	; 0x80000000
   192c0:	str	r1, [sp]
   192c4:	add	r1, sp, #28
   192c8:	bl	2d674 <ftello64@plt+0x1c034>
   192cc:	mov	r6, r0
   192d0:	str	r0, [r4]
   192d4:	ldr	r0, [r4, #4]
   192d8:	mov	r1, #0
   192dc:	ldr	r2, [sp, #28]
   192e0:	sub	r2, r2, r0
   192e4:	add	r0, r6, r0, lsl #3
   192e8:	lsl	r2, r2, #3
   192ec:	bl	11520 <memset@plt>
   192f0:	ldr	r3, [sp, #28]
   192f4:	str	r3, [r4, #4]
   192f8:	ldr	sl, [r6]
   192fc:	add	r0, sp, #40	; 0x28
   19300:	mvn	r3, #0
   19304:	mov	r2, r5
   19308:	ldr	r7, [sp, #36]	; 0x24
   1930c:	ldr	r4, [r6, #4]
   19310:	mov	r1, sl
   19314:	str	r0, [sp, #8]
   19318:	ldr	lr, [sp, #32]
   1931c:	orr	r7, r7, #1
   19320:	ldr	ip, [sp, #72]	; 0x48
   19324:	mov	r0, r4
   19328:	ldr	fp, [sp, #76]	; 0x4c
   1932c:	str	lr, [sp]
   19330:	str	r7, [sp, #4]
   19334:	str	ip, [sp, #12]
   19338:	str	fp, [sp, #16]
   1933c:	bl	16648 <ftello64@plt+0x5008>
   19340:	cmp	sl, r0
   19344:	bhi	193a8 <ftello64@plt+0x7d68>
   19348:	add	sl, r0, #1
   1934c:	movw	r3, #14352	; 0x3810
   19350:	movt	r3, #4
   19354:	cmp	r4, r3
   19358:	str	sl, [r6]
   1935c:	beq	19368 <ftello64@plt+0x7d28>
   19360:	mov	r0, r4
   19364:	bl	15568 <ftello64@plt+0x3f28>
   19368:	mov	r0, sl
   1936c:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19370:	ldr	r3, [sp, #32]
   19374:	mov	r2, r5
   19378:	add	r5, sp, #40	; 0x28
   1937c:	mov	r1, sl
   19380:	mov	r4, r0
   19384:	ldr	lr, [sp, #72]	; 0x48
   19388:	ldr	ip, [sp, #76]	; 0x4c
   1938c:	str	r0, [r6, #4]
   19390:	stm	sp, {r3, r7}
   19394:	mvn	r3, #0
   19398:	str	r5, [sp, #8]
   1939c:	str	lr, [sp, #12]
   193a0:	str	ip, [sp, #16]
   193a4:	bl	16648 <ftello64@plt+0x5008>
   193a8:	mov	r0, r4
   193ac:	str	r9, [r8]
   193b0:	add	sp, sp, #84	; 0x54
   193b4:	ldrd	r4, [sp]
   193b8:	ldrd	r6, [sp, #8]
   193bc:	ldrd	r8, [sp, #16]
   193c0:	ldrd	sl, [sp, #24]
   193c4:	add	sp, sp, #32
   193c8:	pop	{pc}		; (ldr pc, [sp], #4)
   193cc:	mov	r0, #8
   193d0:	mvn	r3, #-2147483648	; 0x80000000
   193d4:	add	r1, sp, #28
   193d8:	str	r0, [sp]
   193dc:	mov	r0, #0
   193e0:	bl	2d674 <ftello64@plt+0x1c034>
   193e4:	ldrd	r2, [r4, #8]
   193e8:	mov	r6, r0
   193ec:	str	r0, [r4]
   193f0:	strd	r2, [r0]
   193f4:	b	192d4 <ftello64@plt+0x7c94>
   193f8:	andeq	r3, r4, r0, lsl r9
   193fc:	ldr	ip, [pc, #480]	; 195e4 <ftello64@plt+0x7fa4>
   19400:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19404:	mov	r5, r0
   19408:	movw	r4, #12684	; 0x318c
   1940c:	movt	r4, #4
   19410:	ldrd	r2, [ip]
   19414:	strd	r6, [sp, #8]
   19418:	mov	r6, r1
   1941c:	ldrd	r0, [ip, #8]
   19420:	strd	r8, [sp, #16]
   19424:	strd	sl, [sp, #24]
   19428:	str	lr, [sp, #32]
   1942c:	sub	sp, sp, #84	; 0x54
   19430:	ldrd	r8, [ip, #40]	; 0x28
   19434:	strd	r2, [sp, #32]
   19438:	strd	r0, [sp, #40]	; 0x28
   1943c:	ldrd	r2, [ip, #16]
   19440:	ldr	r7, [sp, #44]	; 0x2c
   19444:	ldrd	r0, [ip, #24]
   19448:	strd	r2, [sp, #48]	; 0x30
   1944c:	ldrd	r2, [ip, #32]
   19450:	mvn	lr, r7
   19454:	and	lr, lr, #67108864	; 0x4000000
   19458:	eor	lr, lr, r7
   1945c:	str	lr, [sp, #44]	; 0x2c
   19460:	strd	r0, [sp, #56]	; 0x38
   19464:	strd	r2, [sp, #64]	; 0x40
   19468:	strd	r8, [sp, #72]	; 0x48
   1946c:	bl	114e4 <__errno_location@plt>
   19470:	mov	r9, r0
   19474:	ldr	sl, [r0]
   19478:	ldr	r2, [r4, #4]
   1947c:	ldr	r7, [r4]
   19480:	cmp	r2, #0
   19484:	bgt	194e0 <ftello64@plt+0x7ea0>
   19488:	add	r3, r4, #8
   1948c:	str	r2, [sp, #28]
   19490:	rsb	r2, r2, #1
   19494:	cmp	r7, r3
   19498:	beq	195b8 <ftello64@plt+0x7f78>
   1949c:	mov	r1, #8
   194a0:	mov	r0, r7
   194a4:	mvn	r3, #-2147483648	; 0x80000000
   194a8:	str	r1, [sp]
   194ac:	add	r1, sp, #28
   194b0:	bl	2d674 <ftello64@plt+0x1c034>
   194b4:	mov	r7, r0
   194b8:	str	r0, [r4]
   194bc:	ldr	r0, [r4, #4]
   194c0:	mov	r1, #0
   194c4:	ldr	r2, [sp, #28]
   194c8:	sub	r2, r2, r0
   194cc:	add	r0, r7, r0, lsl #3
   194d0:	lsl	r2, r2, #3
   194d4:	bl	11520 <memset@plt>
   194d8:	ldr	r3, [sp, #28]
   194dc:	str	r3, [r4, #4]
   194e0:	ldr	ip, [sp, #32]
   194e4:	add	r0, sp, #40	; 0x28
   194e8:	mov	r3, r6
   194ec:	mov	r2, r5
   194f0:	ldr	r8, [sp, #36]	; 0x24
   194f4:	ldr	fp, [r7]
   194f8:	ldr	r4, [r7, #4]
   194fc:	str	ip, [sp]
   19500:	orr	r8, r8, #1
   19504:	ldr	ip, [sp, #72]	; 0x48
   19508:	mov	r1, fp
   1950c:	str	r8, [sp, #4]
   19510:	ldr	lr, [sp, #76]	; 0x4c
   19514:	str	r0, [sp, #8]
   19518:	mov	r0, r4
   1951c:	str	ip, [sp, #12]
   19520:	str	lr, [sp, #16]
   19524:	bl	16648 <ftello64@plt+0x5008>
   19528:	cmp	fp, r0
   1952c:	bhi	19594 <ftello64@plt+0x7f54>
   19530:	add	fp, r0, #1
   19534:	movw	r3, #14352	; 0x3810
   19538:	movt	r3, #4
   1953c:	cmp	r4, r3
   19540:	str	fp, [r7]
   19544:	beq	19550 <ftello64@plt+0x7f10>
   19548:	mov	r0, r4
   1954c:	bl	15568 <ftello64@plt+0x3f28>
   19550:	mov	r0, fp
   19554:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19558:	ldr	lr, [sp, #32]
   1955c:	mov	r2, r5
   19560:	mov	r3, r6
   19564:	mov	r1, fp
   19568:	mov	r4, r0
   1956c:	ldr	r5, [sp, #72]	; 0x48
   19570:	ldr	ip, [sp, #76]	; 0x4c
   19574:	str	r0, [r7, #4]
   19578:	str	lr, [sp]
   1957c:	add	lr, sp, #40	; 0x28
   19580:	str	r8, [sp, #4]
   19584:	str	lr, [sp, #8]
   19588:	str	r5, [sp, #12]
   1958c:	str	ip, [sp, #16]
   19590:	bl	16648 <ftello64@plt+0x5008>
   19594:	mov	r0, r4
   19598:	str	sl, [r9]
   1959c:	add	sp, sp, #84	; 0x54
   195a0:	ldrd	r4, [sp]
   195a4:	ldrd	r6, [sp, #8]
   195a8:	ldrd	r8, [sp, #16]
   195ac:	ldrd	sl, [sp, #24]
   195b0:	add	sp, sp, #32
   195b4:	pop	{pc}		; (ldr pc, [sp], #4)
   195b8:	mov	r0, #8
   195bc:	mvn	r3, #-2147483648	; 0x80000000
   195c0:	add	r1, sp, #28
   195c4:	str	r0, [sp]
   195c8:	mov	r0, #0
   195cc:	bl	2d674 <ftello64@plt+0x1c034>
   195d0:	ldrd	r2, [r4, #8]
   195d4:	mov	r7, r0
   195d8:	str	r0, [r4]
   195dc:	strd	r2, [r0]
   195e0:	b	194bc <ftello64@plt+0x7e7c>
   195e4:	andeq	r3, r4, r0, lsl r9
   195e8:	strd	r4, [sp, #-12]!
   195ec:	mov	r4, #0
   195f0:	mov	r5, #0
   195f4:	str	lr, [sp, #8]
   195f8:	sub	sp, sp, #100	; 0x64
   195fc:	cmp	r1, #10
   19600:	strd	r4, [sp]
   19604:	strd	r4, [sp, #8]
   19608:	strd	r4, [sp, #16]
   1960c:	strd	r4, [sp, #24]
   19610:	strd	r4, [sp, #32]
   19614:	strd	r4, [sp, #40]	; 0x28
   19618:	beq	19648 <ftello64@plt+0x8008>
   1961c:	mov	ip, #67108864	; 0x4000000
   19620:	mov	r3, sp
   19624:	str	r1, [sp]
   19628:	mov	r1, r2
   1962c:	mvn	r2, #0
   19630:	str	ip, [sp, #12]
   19634:	bl	18034 <ftello64@plt+0x69f4>
   19638:	add	sp, sp, #100	; 0x64
   1963c:	ldrd	r4, [sp]
   19640:	add	sp, sp, #8
   19644:	pop	{pc}		; (ldr pc, [sp], #4)
   19648:	bl	1161c <abort@plt>
   1964c:	ldr	ip, [pc, #156]	; 196f0 <ftello64@plt+0x80b0>
   19650:	cmp	r2, #0
   19654:	cmpne	r1, #0
   19658:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1965c:	strd	r6, [sp, #8]
   19660:	mov	r6, r2
   19664:	str	r8, [sp, #16]
   19668:	mov	r8, r3
   1966c:	strd	sl, [sp, #20]
   19670:	ldrd	r4, [ip]
   19674:	str	lr, [sp, #28]
   19678:	sub	sp, sp, #48	; 0x30
   1967c:	mov	lr, #10
   19680:	ldrd	r2, [ip, #8]
   19684:	ldrd	sl, [ip, #16]
   19688:	strd	r4, [sp]
   1968c:	ldrd	r4, [ip, #32]
   19690:	str	lr, [sp]
   19694:	strd	r2, [sp, #8]
   19698:	strd	sl, [sp, #16]
   1969c:	ldrd	r2, [ip, #24]
   196a0:	ldrd	sl, [ip, #40]	; 0x28
   196a4:	strd	r2, [sp, #24]
   196a8:	strd	r4, [sp, #32]
   196ac:	strd	sl, [sp, #40]	; 0x28
   196b0:	beq	196ec <ftello64@plt+0x80ac>
   196b4:	mov	r7, r1
   196b8:	mov	r3, sp
   196bc:	mov	r1, r8
   196c0:	mvn	r2, #0
   196c4:	str	r7, [sp, #40]	; 0x28
   196c8:	str	r6, [sp, #44]	; 0x2c
   196cc:	bl	18034 <ftello64@plt+0x69f4>
   196d0:	add	sp, sp, #48	; 0x30
   196d4:	ldrd	r4, [sp]
   196d8:	ldrd	r6, [sp, #8]
   196dc:	ldr	r8, [sp, #16]
   196e0:	ldrd	sl, [sp, #20]
   196e4:	add	sp, sp, #28
   196e8:	pop	{pc}		; (ldr pc, [sp], #4)
   196ec:	bl	1161c <abort@plt>
   196f0:	andeq	r3, r4, r0, lsl r9
   196f4:	ldr	ip, [pc, #156]	; 19798 <ftello64@plt+0x8158>
   196f8:	cmp	r2, #0
   196fc:	cmpne	r1, #0
   19700:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19704:	strd	r6, [sp, #8]
   19708:	mov	r6, r2
   1970c:	str	r8, [sp, #16]
   19710:	mov	r8, r3
   19714:	strd	sl, [sp, #20]
   19718:	ldrd	r4, [ip]
   1971c:	str	lr, [sp, #28]
   19720:	sub	sp, sp, #48	; 0x30
   19724:	mov	lr, #10
   19728:	ldrd	r2, [ip, #8]
   1972c:	ldrd	sl, [ip, #16]
   19730:	strd	r4, [sp]
   19734:	ldrd	r4, [ip, #32]
   19738:	str	lr, [sp]
   1973c:	strd	r2, [sp, #8]
   19740:	strd	sl, [sp, #16]
   19744:	ldrd	r2, [ip, #24]
   19748:	ldrd	sl, [ip, #40]	; 0x28
   1974c:	strd	r2, [sp, #24]
   19750:	strd	r4, [sp, #32]
   19754:	strd	sl, [sp, #40]	; 0x28
   19758:	beq	19794 <ftello64@plt+0x8154>
   1975c:	ldr	r2, [sp, #80]	; 0x50
   19760:	mov	r7, r1
   19764:	mov	r3, sp
   19768:	mov	r1, r8
   1976c:	str	r7, [sp, #40]	; 0x28
   19770:	str	r6, [sp, #44]	; 0x2c
   19774:	bl	18034 <ftello64@plt+0x69f4>
   19778:	add	sp, sp, #48	; 0x30
   1977c:	ldrd	r4, [sp]
   19780:	ldrd	r6, [sp, #8]
   19784:	ldr	r8, [sp, #16]
   19788:	ldrd	sl, [sp, #20]
   1978c:	add	sp, sp, #28
   19790:	pop	{pc}		; (ldr pc, [sp], #4)
   19794:	bl	1161c <abort@plt>
   19798:	andeq	r3, r4, r0, lsl r9
   1979c:	ldr	ip, [pc, #512]	; 199a4 <ftello64@plt+0x8364>
   197a0:	cmp	r0, #0
   197a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   197a8:	ldrd	r4, [ip, #16]
   197ac:	strd	r6, [sp, #8]
   197b0:	clz	r6, r1
   197b4:	mov	r7, r1
   197b8:	strd	r8, [sp, #16]
   197bc:	mov	r8, r0
   197c0:	lsr	r6, r6, #5
   197c4:	strd	sl, [sp, #24]
   197c8:	mov	fp, r2
   197cc:	mov	sl, #10
   197d0:	ldrd	r2, [ip]
   197d4:	moveq	r6, #1
   197d8:	str	lr, [sp, #32]
   197dc:	sub	sp, sp, #92	; 0x5c
   197e0:	cmp	r6, #0
   197e4:	ldrd	r0, [ip, #8]
   197e8:	strd	r2, [sp, #40]	; 0x28
   197ec:	strd	r4, [sp, #56]	; 0x38
   197f0:	ldrd	r2, [ip, #24]
   197f4:	strd	r0, [sp, #48]	; 0x30
   197f8:	ldrd	r0, [ip, #32]
   197fc:	str	sl, [sp, #40]	; 0x28
   19800:	ldrd	r4, [ip, #40]	; 0x28
   19804:	strd	r2, [sp, #64]	; 0x40
   19808:	strd	r0, [sp, #72]	; 0x48
   1980c:	strd	r4, [sp, #80]	; 0x50
   19810:	bne	199a0 <ftello64@plt+0x8360>
   19814:	movw	r5, #12684	; 0x318c
   19818:	movt	r5, #4
   1981c:	str	r8, [sp, #80]	; 0x50
   19820:	str	r7, [sp, #84]	; 0x54
   19824:	bl	114e4 <__errno_location@plt>
   19828:	ldr	r3, [r0]
   1982c:	mov	r9, r0
   19830:	ldr	r2, [r5, #4]
   19834:	ldr	r4, [r5]
   19838:	str	r3, [sp, #28]
   1983c:	cmp	r2, #0
   19840:	movgt	r1, sl
   19844:	bgt	198ac <ftello64@plt+0x826c>
   19848:	add	r3, r5, #8
   1984c:	str	r2, [sp, #36]	; 0x24
   19850:	rsb	r2, r2, #1
   19854:	cmp	r4, r3
   19858:	beq	19974 <ftello64@plt+0x8334>
   1985c:	mov	r1, #8
   19860:	mov	r0, r4
   19864:	mvn	r3, #-2147483648	; 0x80000000
   19868:	str	r1, [sp]
   1986c:	add	r1, sp, #36	; 0x24
   19870:	bl	2d674 <ftello64@plt+0x1c034>
   19874:	mov	r4, r0
   19878:	str	r0, [r5]
   1987c:	ldr	r0, [r5, #4]
   19880:	mov	r1, #0
   19884:	ldr	r2, [sp, #36]	; 0x24
   19888:	sub	r2, r2, r0
   1988c:	add	r0, r4, r0, lsl #3
   19890:	lsl	r2, r2, #3
   19894:	bl	11520 <memset@plt>
   19898:	ldr	r3, [sp, #36]	; 0x24
   1989c:	ldr	r1, [sp, #40]	; 0x28
   198a0:	ldr	r8, [sp, #80]	; 0x50
   198a4:	str	r3, [r5, #4]
   198a8:	ldr	r7, [sp, #84]	; 0x54
   198ac:	mvn	r3, #0
   198b0:	mov	r2, fp
   198b4:	ldr	r6, [sp, #44]	; 0x2c
   198b8:	ldr	sl, [r4]
   198bc:	ldr	r5, [r4, #4]
   198c0:	orr	r6, r6, #1
   198c4:	stm	sp, {r1, r6}
   198c8:	add	r1, sp, #48	; 0x30
   198cc:	str	r8, [sp, #12]
   198d0:	mov	r0, r5
   198d4:	str	r1, [sp, #8]
   198d8:	mov	r1, sl
   198dc:	str	r7, [sp, #16]
   198e0:	bl	16648 <ftello64@plt+0x5008>
   198e4:	cmp	sl, r0
   198e8:	bhi	1994c <ftello64@plt+0x830c>
   198ec:	add	r7, r0, #1
   198f0:	movw	r3, #14352	; 0x3810
   198f4:	movt	r3, #4
   198f8:	cmp	r5, r3
   198fc:	str	r7, [r4]
   19900:	beq	1990c <ftello64@plt+0x82cc>
   19904:	mov	r0, r5
   19908:	bl	15568 <ftello64@plt+0x3f28>
   1990c:	mov	r0, r7
   19910:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19914:	ldr	r3, [sp, #40]	; 0x28
   19918:	mov	r2, fp
   1991c:	mov	r1, r7
   19920:	mov	r5, r0
   19924:	ldr	lr, [sp, #80]	; 0x50
   19928:	ldr	ip, [sp, #84]	; 0x54
   1992c:	str	r0, [r4, #4]
   19930:	add	r4, sp, #48	; 0x30
   19934:	stm	sp, {r3, r6}
   19938:	mvn	r3, #0
   1993c:	str	r4, [sp, #8]
   19940:	str	lr, [sp, #12]
   19944:	str	ip, [sp, #16]
   19948:	bl	16648 <ftello64@plt+0x5008>
   1994c:	ldr	r3, [sp, #28]
   19950:	mov	r0, r5
   19954:	str	r3, [r9]
   19958:	add	sp, sp, #92	; 0x5c
   1995c:	ldrd	r4, [sp]
   19960:	ldrd	r6, [sp, #8]
   19964:	ldrd	r8, [sp, #16]
   19968:	ldrd	sl, [sp, #24]
   1996c:	add	sp, sp, #32
   19970:	pop	{pc}		; (ldr pc, [sp], #4)
   19974:	mov	r1, #8
   19978:	mvn	r3, #-2147483648	; 0x80000000
   1997c:	mov	r0, r6
   19980:	str	r1, [sp]
   19984:	add	r1, sp, #36	; 0x24
   19988:	bl	2d674 <ftello64@plt+0x1c034>
   1998c:	ldrd	r2, [r5, #8]
   19990:	mov	r4, r0
   19994:	str	r0, [r5]
   19998:	strd	r2, [r0]
   1999c:	b	1987c <ftello64@plt+0x823c>
   199a0:	bl	1161c <abort@plt>
   199a4:	andeq	r3, r4, r0, lsl r9
   199a8:	ldr	ip, [pc, #536]	; 19bc8 <ftello64@plt+0x8588>
   199ac:	cmp	r0, #0
   199b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   199b4:	ldrd	r4, [ip, #16]
   199b8:	strd	r6, [sp, #8]
   199bc:	mov	r6, r1
   199c0:	mov	r7, r0
   199c4:	strd	r8, [sp, #16]
   199c8:	mov	r9, #10
   199cc:	strd	sl, [sp, #24]
   199d0:	mov	sl, r2
   199d4:	mov	fp, r3
   199d8:	str	lr, [sp, #32]
   199dc:	clz	lr, r1
   199e0:	sub	sp, sp, #92	; 0x5c
   199e4:	ldrd	r2, [ip]
   199e8:	lsr	lr, lr, #5
   199ec:	moveq	lr, #1
   199f0:	ldrd	r0, [ip, #8]
   199f4:	cmp	lr, #0
   199f8:	strd	r4, [sp, #56]	; 0x38
   199fc:	ldrd	r4, [ip, #40]	; 0x28
   19a00:	str	lr, [sp, #28]
   19a04:	strd	r2, [sp, #40]	; 0x28
   19a08:	ldrd	r2, [ip, #24]
   19a0c:	strd	r0, [sp, #48]	; 0x30
   19a10:	ldrd	r0, [ip, #32]
   19a14:	str	r9, [sp, #40]	; 0x28
   19a18:	strd	r2, [sp, #64]	; 0x40
   19a1c:	strd	r4, [sp, #80]	; 0x50
   19a20:	strd	r0, [sp, #72]	; 0x48
   19a24:	bne	19bc4 <ftello64@plt+0x8584>
   19a28:	movw	r5, #12684	; 0x318c
   19a2c:	movt	r5, #4
   19a30:	str	r7, [sp, #80]	; 0x50
   19a34:	str	r6, [sp, #84]	; 0x54
   19a38:	bl	114e4 <__errno_location@plt>
   19a3c:	ldr	r3, [r0]
   19a40:	mov	r8, r0
   19a44:	ldr	r2, [r5, #4]
   19a48:	ldr	r4, [r5]
   19a4c:	str	r3, [sp, #24]
   19a50:	cmp	r2, #0
   19a54:	movgt	r1, r9
   19a58:	bgt	19ac0 <ftello64@plt+0x8480>
   19a5c:	add	r3, r5, #8
   19a60:	str	r2, [sp, #36]	; 0x24
   19a64:	rsb	r2, r2, #1
   19a68:	cmp	r4, r3
   19a6c:	beq	19b98 <ftello64@plt+0x8558>
   19a70:	mov	r1, #8
   19a74:	mov	r0, r4
   19a78:	mvn	r3, #-2147483648	; 0x80000000
   19a7c:	str	r1, [sp]
   19a80:	add	r1, sp, #36	; 0x24
   19a84:	bl	2d674 <ftello64@plt+0x1c034>
   19a88:	mov	r4, r0
   19a8c:	str	r0, [r5]
   19a90:	ldr	r0, [r5, #4]
   19a94:	mov	r1, #0
   19a98:	ldr	r2, [sp, #36]	; 0x24
   19a9c:	sub	r2, r2, r0
   19aa0:	add	r0, r4, r0, lsl #3
   19aa4:	lsl	r2, r2, #3
   19aa8:	bl	11520 <memset@plt>
   19aac:	ldr	r3, [sp, #36]	; 0x24
   19ab0:	ldr	r1, [sp, #40]	; 0x28
   19ab4:	ldr	r7, [sp, #80]	; 0x50
   19ab8:	str	r3, [r5, #4]
   19abc:	ldr	r6, [sp, #84]	; 0x54
   19ac0:	mov	r3, fp
   19ac4:	mov	r2, sl
   19ac8:	ldr	r0, [sp, #44]	; 0x2c
   19acc:	ldr	r9, [r4]
   19ad0:	ldr	r5, [r4, #4]
   19ad4:	orr	r0, r0, #1
   19ad8:	str	r1, [sp]
   19adc:	add	r1, sp, #48	; 0x30
   19ae0:	str	r0, [sp, #4]
   19ae4:	str	r1, [sp, #8]
   19ae8:	mov	r1, r9
   19aec:	str	r7, [sp, #12]
   19af0:	str	r6, [sp, #16]
   19af4:	str	r0, [sp, #28]
   19af8:	mov	r0, r5
   19afc:	bl	16648 <ftello64@plt+0x5008>
   19b00:	cmp	r9, r0
   19b04:	bhi	19b70 <ftello64@plt+0x8530>
   19b08:	add	r6, r0, #1
   19b0c:	movw	r3, #14352	; 0x3810
   19b10:	movt	r3, #4
   19b14:	cmp	r5, r3
   19b18:	str	r6, [r4]
   19b1c:	beq	19b28 <ftello64@plt+0x84e8>
   19b20:	mov	r0, r5
   19b24:	bl	15568 <ftello64@plt+0x3f28>
   19b28:	mov	r0, r6
   19b2c:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19b30:	ldr	lr, [sp, #40]	; 0x28
   19b34:	mov	r1, r6
   19b38:	mov	r3, fp
   19b3c:	mov	r2, sl
   19b40:	mov	r5, r0
   19b44:	ldr	r6, [sp, #80]	; 0x50
   19b48:	ldr	ip, [sp, #84]	; 0x54
   19b4c:	str	r0, [r4, #4]
   19b50:	str	lr, [sp]
   19b54:	ldr	lr, [sp, #28]
   19b58:	str	lr, [sp, #4]
   19b5c:	add	lr, sp, #48	; 0x30
   19b60:	str	r6, [sp, #12]
   19b64:	str	lr, [sp, #8]
   19b68:	str	ip, [sp, #16]
   19b6c:	bl	16648 <ftello64@plt+0x5008>
   19b70:	ldr	r3, [sp, #24]
   19b74:	mov	r0, r5
   19b78:	str	r3, [r8]
   19b7c:	add	sp, sp, #92	; 0x5c
   19b80:	ldrd	r4, [sp]
   19b84:	ldrd	r6, [sp, #8]
   19b88:	ldrd	r8, [sp, #16]
   19b8c:	ldrd	sl, [sp, #24]
   19b90:	add	sp, sp, #32
   19b94:	pop	{pc}		; (ldr pc, [sp], #4)
   19b98:	mov	r1, #8
   19b9c:	mvn	r3, #-2147483648	; 0x80000000
   19ba0:	ldr	r0, [sp, #28]
   19ba4:	str	r1, [sp]
   19ba8:	add	r1, sp, #36	; 0x24
   19bac:	bl	2d674 <ftello64@plt+0x1c034>
   19bb0:	ldrd	r2, [r5, #8]
   19bb4:	mov	r4, r0
   19bb8:	str	r0, [r5]
   19bbc:	strd	r2, [r0]
   19bc0:	b	19a90 <ftello64@plt+0x8450>
   19bc4:	bl	1161c <abort@plt>
   19bc8:	andeq	r3, r4, r0, lsl r9
   19bcc:	ldr	r3, [pc]	; 19bd4 <ftello64@plt+0x8594>
   19bd0:	b	18034 <ftello64@plt+0x69f4>
   19bd4:	muleq	r4, ip, r1
   19bd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19bdc:	movw	r4, #12684	; 0x318c
   19be0:	movt	r4, #4
   19be4:	strd	r6, [sp, #8]
   19be8:	strd	r8, [sp, #16]
   19bec:	strd	sl, [sp, #24]
   19bf0:	mov	sl, r0
   19bf4:	mov	fp, r1
   19bf8:	str	lr, [sp, #32]
   19bfc:	sub	sp, sp, #44	; 0x2c
   19c00:	bl	114e4 <__errno_location@plt>
   19c04:	ldr	r3, [r0]
   19c08:	mov	r8, r0
   19c0c:	ldr	r2, [r4, #4]
   19c10:	ldr	r5, [r4]
   19c14:	str	r3, [sp, #28]
   19c18:	cmp	r2, #0
   19c1c:	bgt	19c78 <ftello64@plt+0x8638>
   19c20:	add	r3, r4, #8
   19c24:	str	r2, [sp, #36]	; 0x24
   19c28:	rsb	r2, r2, #1
   19c2c:	cmp	r5, r3
   19c30:	beq	19d54 <ftello64@plt+0x8714>
   19c34:	mov	r1, #8
   19c38:	mov	r0, r5
   19c3c:	mvn	r3, #-2147483648	; 0x80000000
   19c40:	str	r1, [sp]
   19c44:	add	r1, sp, #36	; 0x24
   19c48:	bl	2d674 <ftello64@plt+0x1c034>
   19c4c:	mov	r5, r0
   19c50:	str	r0, [r4]
   19c54:	ldr	r0, [r4, #4]
   19c58:	mov	r1, #0
   19c5c:	ldr	r2, [sp, #36]	; 0x24
   19c60:	sub	r2, r2, r0
   19c64:	add	r0, r5, r0, lsl #3
   19c68:	lsl	r2, r2, #3
   19c6c:	bl	11520 <memset@plt>
   19c70:	ldr	r3, [sp, #36]	; 0x24
   19c74:	str	r3, [r4, #4]
   19c78:	ldr	ip, [r4, #16]
   19c7c:	mov	r3, fp
   19c80:	mov	r2, sl
   19c84:	ldr	r7, [r4, #20]
   19c88:	ldr	r0, [pc, #240]	; 19d80 <ftello64@plt+0x8740>
   19c8c:	ldr	r9, [r5]
   19c90:	orr	r7, r7, #1
   19c94:	ldr	r6, [r5, #4]
   19c98:	str	ip, [sp]
   19c9c:	ldr	ip, [r4, #56]	; 0x38
   19ca0:	mov	r1, r9
   19ca4:	str	r7, [sp, #4]
   19ca8:	ldr	lr, [r4, #60]	; 0x3c
   19cac:	str	r0, [sp, #8]
   19cb0:	mov	r0, r6
   19cb4:	str	ip, [sp, #12]
   19cb8:	str	lr, [sp, #16]
   19cbc:	bl	16648 <ftello64@plt+0x5008>
   19cc0:	cmp	r9, r0
   19cc4:	bhi	19d2c <ftello64@plt+0x86ec>
   19cc8:	add	r9, r0, #1
   19ccc:	movw	r3, #14352	; 0x3810
   19cd0:	movt	r3, #4
   19cd4:	cmp	r6, r3
   19cd8:	str	r9, [r5]
   19cdc:	beq	19ce8 <ftello64@plt+0x86a8>
   19ce0:	mov	r0, r6
   19ce4:	bl	15568 <ftello64@plt+0x3f28>
   19ce8:	mov	r0, r9
   19cec:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19cf0:	ldr	ip, [r4, #16]
   19cf4:	mov	r1, r9
   19cf8:	mov	r3, fp
   19cfc:	mov	r2, sl
   19d00:	mov	r6, r0
   19d04:	ldr	r9, [r4, #56]	; 0x38
   19d08:	ldr	lr, [r4, #60]	; 0x3c
   19d0c:	str	r0, [r5, #4]
   19d10:	str	ip, [sp]
   19d14:	ldr	ip, [pc, #100]	; 19d80 <ftello64@plt+0x8740>
   19d18:	str	r7, [sp, #4]
   19d1c:	str	ip, [sp, #8]
   19d20:	str	r9, [sp, #12]
   19d24:	str	lr, [sp, #16]
   19d28:	bl	16648 <ftello64@plt+0x5008>
   19d2c:	ldr	r3, [sp, #28]
   19d30:	mov	r0, r6
   19d34:	str	r3, [r8]
   19d38:	add	sp, sp, #44	; 0x2c
   19d3c:	ldrd	r4, [sp]
   19d40:	ldrd	r6, [sp, #8]
   19d44:	ldrd	r8, [sp, #16]
   19d48:	ldrd	sl, [sp, #24]
   19d4c:	add	sp, sp, #32
   19d50:	pop	{pc}		; (ldr pc, [sp], #4)
   19d54:	mov	r0, #8
   19d58:	mvn	r3, #-2147483648	; 0x80000000
   19d5c:	add	r1, sp, #36	; 0x24
   19d60:	str	r0, [sp]
   19d64:	mov	r0, #0
   19d68:	bl	2d674 <ftello64@plt+0x1c034>
   19d6c:	ldrd	r2, [r4, #8]
   19d70:	mov	r5, r0
   19d74:	str	r0, [r4]
   19d78:	strd	r2, [r0]
   19d7c:	b	19c54 <ftello64@plt+0x8614>
   19d80:	andeq	r3, r4, r4, lsr #3
   19d84:	ldr	r3, [pc, #4]	; 19d90 <ftello64@plt+0x8750>
   19d88:	mvn	r2, #0
   19d8c:	b	18034 <ftello64@plt+0x69f4>
   19d90:	muleq	r4, ip, r1
   19d94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19d98:	movw	r4, #12684	; 0x318c
   19d9c:	movt	r4, #4
   19da0:	strd	r6, [sp, #8]
   19da4:	strd	r8, [sp, #16]
   19da8:	strd	sl, [sp, #24]
   19dac:	mov	sl, r0
   19db0:	str	lr, [sp, #32]
   19db4:	sub	sp, sp, #44	; 0x2c
   19db8:	bl	114e4 <__errno_location@plt>
   19dbc:	ldr	r3, [r0]
   19dc0:	mov	r8, r0
   19dc4:	ldr	r2, [r4, #4]
   19dc8:	ldr	r5, [r4]
   19dcc:	str	r3, [sp, #28]
   19dd0:	cmp	r2, #0
   19dd4:	bgt	19e30 <ftello64@plt+0x87f0>
   19dd8:	add	r3, r4, #8
   19ddc:	str	r2, [sp, #36]	; 0x24
   19de0:	rsb	r2, r2, #1
   19de4:	cmp	r5, r3
   19de8:	beq	19ef8 <ftello64@plt+0x88b8>
   19dec:	mov	r1, #8
   19df0:	mov	r0, r5
   19df4:	mvn	r3, #-2147483648	; 0x80000000
   19df8:	str	r1, [sp]
   19dfc:	add	r1, sp, #36	; 0x24
   19e00:	bl	2d674 <ftello64@plt+0x1c034>
   19e04:	mov	r5, r0
   19e08:	str	r0, [r4]
   19e0c:	ldr	r0, [r4, #4]
   19e10:	mov	r1, #0
   19e14:	ldr	r2, [sp, #36]	; 0x24
   19e18:	sub	r2, r2, r0
   19e1c:	add	r0, r5, r0, lsl #3
   19e20:	lsl	r2, r2, #3
   19e24:	bl	11520 <memset@plt>
   19e28:	ldr	r3, [sp, #36]	; 0x24
   19e2c:	str	r3, [r4, #4]
   19e30:	ldr	ip, [r4, #16]
   19e34:	mvn	r3, #0
   19e38:	mov	r2, sl
   19e3c:	ldr	r7, [r4, #20]
   19e40:	ldr	fp, [pc, #220]	; 19f24 <ftello64@plt+0x88e4>
   19e44:	ldr	r9, [r5]
   19e48:	orr	r7, r7, #1
   19e4c:	ldr	r6, [r5, #4]
   19e50:	str	ip, [sp]
   19e54:	ldr	ip, [r4, #56]	; 0x38
   19e58:	mov	r1, r9
   19e5c:	stmib	sp, {r7, fp}
   19e60:	ldr	lr, [r4, #60]	; 0x3c
   19e64:	mov	r0, r6
   19e68:	str	ip, [sp, #12]
   19e6c:	str	lr, [sp, #16]
   19e70:	bl	16648 <ftello64@plt+0x5008>
   19e74:	cmp	r9, r0
   19e78:	bhi	19ed0 <ftello64@plt+0x8890>
   19e7c:	add	r9, r0, #1
   19e80:	movw	r3, #14352	; 0x3810
   19e84:	movt	r3, #4
   19e88:	cmp	r6, r3
   19e8c:	str	r9, [r5]
   19e90:	beq	19e9c <ftello64@plt+0x885c>
   19e94:	mov	r0, r6
   19e98:	bl	15568 <ftello64@plt+0x3f28>
   19e9c:	mov	r0, r9
   19ea0:	bl	2d3d0 <ftello64@plt+0x1bd90>
   19ea4:	ldr	r3, [r4, #16]
   19ea8:	mov	r2, sl
   19eac:	mov	r1, r9
   19eb0:	mov	r6, r0
   19eb4:	ldr	lr, [r4, #56]	; 0x38
   19eb8:	ldr	ip, [r4, #60]	; 0x3c
   19ebc:	str	r0, [r5, #4]
   19ec0:	stm	sp, {r3, r7, fp, lr}
   19ec4:	mvn	r3, #0
   19ec8:	str	ip, [sp, #16]
   19ecc:	bl	16648 <ftello64@plt+0x5008>
   19ed0:	ldr	r3, [sp, #28]
   19ed4:	mov	r0, r6
   19ed8:	str	r3, [r8]
   19edc:	add	sp, sp, #44	; 0x2c
   19ee0:	ldrd	r4, [sp]
   19ee4:	ldrd	r6, [sp, #8]
   19ee8:	ldrd	r8, [sp, #16]
   19eec:	ldrd	sl, [sp, #24]
   19ef0:	add	sp, sp, #32
   19ef4:	pop	{pc}		; (ldr pc, [sp], #4)
   19ef8:	mov	r0, #8
   19efc:	mvn	r3, #-2147483648	; 0x80000000
   19f00:	add	r1, sp, #36	; 0x24
   19f04:	str	r0, [sp]
   19f08:	mov	r0, #0
   19f0c:	bl	2d674 <ftello64@plt+0x1c034>
   19f10:	ldrd	r2, [r4, #8]
   19f14:	mov	r5, r0
   19f18:	str	r0, [r4]
   19f1c:	strd	r2, [r0]
   19f20:	b	19e0c <ftello64@plt+0x87cc>
   19f24:	andeq	r3, r4, r4, lsr #3
   19f28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19f2c:	mov	r4, r1
   19f30:	mov	r5, r0
   19f34:	strd	r6, [sp, #8]
   19f38:	mov	r6, r2
   19f3c:	strd	r8, [sp, #16]
   19f40:	strd	sl, [sp, #24]
   19f44:	str	lr, [sp, #32]
   19f48:	sub	sp, sp, #108	; 0x6c
   19f4c:	bl	11544 <fileno@plt>
   19f50:	mov	r1, r0
   19f54:	mov	r2, sp
   19f58:	mov	r0, #3
   19f5c:	bl	113d0 <__fxstat64@plt>
   19f60:	cmp	r0, #0
   19f64:	blt	19f78 <ftello64@plt+0x8938>
   19f68:	ldr	r3, [sp, #16]
   19f6c:	and	r3, r3, #61440	; 0xf000
   19f70:	cmp	r3, #32768	; 0x8000
   19f74:	beq	1a1c4 <ftello64@plt+0x8b84>
   19f78:	mov	sl, #8192	; 0x2000
   19f7c:	mov	r0, sl
   19f80:	bl	2eb14 <ftello64@plt+0x1d4d4>
   19f84:	subs	r7, r0, #0
   19f88:	beq	1a028 <ftello64@plt+0x89e8>
   19f8c:	ands	r4, r4, #2
   19f90:	bne	1a048 <ftello64@plt+0x8a08>
   19f94:	mvn	r9, #-2147483648	; 0x80000000
   19f98:	b	19fb0 <ftello64@plt+0x8970>
   19f9c:	mov	r1, sl
   19fa0:	bl	2eb50 <ftello64@plt+0x1d510>
   19fa4:	cmp	r0, #0
   19fa8:	beq	1a00c <ftello64@plt+0x89cc>
   19fac:	mov	r7, r0
   19fb0:	sub	r8, sl, r4
   19fb4:	mov	r3, r5
   19fb8:	mov	r2, r8
   19fbc:	mov	r1, #1
   19fc0:	add	r0, r7, r4
   19fc4:	bl	11400 <fread@plt>
   19fc8:	mov	r3, r0
   19fcc:	lsr	r2, sl, #1
   19fd0:	mov	r0, r7
   19fd4:	cmp	r8, r3
   19fd8:	mvn	r1, #-2147483648	; 0x80000000
   19fdc:	sub	ip, r9, r2
   19fe0:	add	r4, r4, r3
   19fe4:	bne	1a110 <ftello64@plt+0x8ad0>
   19fe8:	cmp	sl, r1
   19fec:	beq	1a1b4 <ftello64@plt+0x8b74>
   19ff0:	cmp	sl, ip
   19ff4:	add	sl, sl, r2
   19ff8:	bcc	19f9c <ftello64@plt+0x895c>
   19ffc:	bl	2eb50 <ftello64@plt+0x1d510>
   1a000:	cmp	r0, #0
   1a004:	mvn	sl, #-2147483648	; 0x80000000
   1a008:	bne	19fac <ftello64@plt+0x896c>
   1a00c:	bl	114e4 <__errno_location@plt>
   1a010:	ldr	r5, [r0]
   1a014:	mov	r8, r0
   1a018:	mov	r0, r7
   1a01c:	mov	r7, #0
   1a020:	bl	15568 <ftello64@plt+0x3f28>
   1a024:	str	r5, [r8]
   1a028:	mov	r0, r7
   1a02c:	add	sp, sp, #108	; 0x6c
   1a030:	ldrd	r4, [sp]
   1a034:	ldrd	r6, [sp, #8]
   1a038:	ldrd	r8, [sp, #16]
   1a03c:	ldrd	sl, [sp, #24]
   1a040:	add	sp, sp, #32
   1a044:	pop	{pc}		; (ldr pc, [sp], #4)
   1a048:	mov	r4, #0
   1a04c:	mvn	fp, #-2147483648	; 0x80000000
   1a050:	b	1a098 <ftello64@plt+0x8a58>
   1a054:	add	r9, r2, sl
   1a058:	mov	r0, r9
   1a05c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1a060:	subs	r8, r0, #0
   1a064:	beq	1a21c <ftello64@plt+0x8bdc>
   1a068:	mov	r2, sl
   1a06c:	mov	r1, r7
   1a070:	mov	r0, r8
   1a074:	bl	1131c <memcpy@plt>
   1a078:	mov	r0, r7
   1a07c:	mov	r1, sl
   1a080:	mvn	r2, #0
   1a084:	mov	sl, r9
   1a088:	bl	115a4 <__explicit_bzero_chk@plt>
   1a08c:	mov	r0, r7
   1a090:	mov	r7, r8
   1a094:	bl	15568 <ftello64@plt+0x3f28>
   1a098:	sub	r8, sl, r4
   1a09c:	mov	r3, r5
   1a0a0:	mov	r2, r8
   1a0a4:	add	r0, r7, r4
   1a0a8:	mov	r1, #1
   1a0ac:	mvn	r9, #-2147483648	; 0x80000000
   1a0b0:	bl	11400 <fread@plt>
   1a0b4:	mov	r3, r0
   1a0b8:	lsr	r2, sl, #1
   1a0bc:	mov	r0, r9
   1a0c0:	cmp	r8, r3
   1a0c4:	add	r4, r4, r3
   1a0c8:	sub	r3, fp, r2
   1a0cc:	bne	1a14c <ftello64@plt+0x8b0c>
   1a0d0:	cmn	sl, #-2147483647	; 0x80000001
   1a0d4:	beq	1a244 <ftello64@plt+0x8c04>
   1a0d8:	cmp	r3, sl
   1a0dc:	bhi	1a054 <ftello64@plt+0x8a14>
   1a0e0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1a0e4:	subs	r8, r0, #0
   1a0e8:	bne	1a068 <ftello64@plt+0x8a28>
   1a0ec:	mvn	sl, #-2147483648	; 0x80000000
   1a0f0:	bl	114e4 <__errno_location@plt>
   1a0f4:	ldr	r5, [r0]
   1a0f8:	mov	r8, r0
   1a0fc:	mov	r1, sl
   1a100:	mvn	r2, #0
   1a104:	mov	r0, r7
   1a108:	bl	115a4 <__explicit_bzero_chk@plt>
   1a10c:	b	1a018 <ftello64@plt+0x89d8>
   1a110:	bl	114e4 <__errno_location@plt>
   1a114:	mov	r8, r0
   1a118:	mov	r0, r5
   1a11c:	ldr	r5, [r8]
   1a120:	bl	11304 <ferror@plt>
   1a124:	cmp	r0, #0
   1a128:	bne	1a018 <ftello64@plt+0x89d8>
   1a12c:	sub	sl, sl, #1
   1a130:	cmp	r4, sl
   1a134:	bcc	1a224 <ftello64@plt+0x8be4>
   1a138:	add	r5, r7, r4
   1a13c:	mov	r3, #0
   1a140:	strb	r3, [r5]
   1a144:	str	r4, [r6]
   1a148:	b	1a028 <ftello64@plt+0x89e8>
   1a14c:	bl	114e4 <__errno_location@plt>
   1a150:	mov	r8, r0
   1a154:	mov	r0, r5
   1a158:	ldr	r5, [r8]
   1a15c:	bl	11304 <ferror@plt>
   1a160:	cmp	r0, #0
   1a164:	bne	1a0fc <ftello64@plt+0x8abc>
   1a168:	sub	r3, sl, #1
   1a16c:	cmp	r4, r3
   1a170:	bcs	1a138 <ftello64@plt+0x8af8>
   1a174:	add	r0, r4, #1
   1a178:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1a17c:	subs	r8, r0, #0
   1a180:	beq	1a254 <ftello64@plt+0x8c14>
   1a184:	mov	r2, r4
   1a188:	mov	r1, r7
   1a18c:	bl	1131c <memcpy@plt>
   1a190:	mov	r0, r7
   1a194:	mov	r1, sl
   1a198:	mvn	r2, #0
   1a19c:	add	r5, r8, r4
   1a1a0:	bl	115a4 <__explicit_bzero_chk@plt>
   1a1a4:	mov	r0, r7
   1a1a8:	mov	r7, r8
   1a1ac:	bl	15568 <ftello64@plt+0x3f28>
   1a1b0:	b	1a13c <ftello64@plt+0x8afc>
   1a1b4:	bl	114e4 <__errno_location@plt>
   1a1b8:	mov	r8, r0
   1a1bc:	mov	r5, #12
   1a1c0:	b	1a018 <ftello64@plt+0x89d8>
   1a1c4:	mov	r0, r5
   1a1c8:	bl	11640 <ftello64@plt>
   1a1cc:	cmp	r0, #0
   1a1d0:	sbcs	r3, r1, #0
   1a1d4:	blt	19f78 <ftello64@plt+0x8938>
   1a1d8:	ldrd	r2, [sp, #48]	; 0x30
   1a1dc:	cmp	r0, r2
   1a1e0:	sbcs	ip, r1, r3
   1a1e4:	bge	19f78 <ftello64@plt+0x8938>
   1a1e8:	subs	sl, r2, r0
   1a1ec:	mvn	r8, #-2147483647	; 0x80000001
   1a1f0:	sbc	fp, r3, r1
   1a1f4:	mov	r9, #0
   1a1f8:	cmp	r8, sl
   1a1fc:	sbcs	r3, r9, fp
   1a200:	addge	sl, sl, #1
   1a204:	bge	19f7c <ftello64@plt+0x893c>
   1a208:	bl	114e4 <__errno_location@plt>
   1a20c:	mov	r3, #12
   1a210:	mov	r7, #0
   1a214:	str	r3, [r0]
   1a218:	b	1a028 <ftello64@plt+0x89e8>
   1a21c:	mov	sl, r9
   1a220:	b	1a0f0 <ftello64@plt+0x8ab0>
   1a224:	mov	r0, r7
   1a228:	add	r1, r4, #1
   1a22c:	bl	2eb50 <ftello64@plt+0x1d510>
   1a230:	cmp	r0, #0
   1a234:	addne	r5, r0, r4
   1a238:	movne	r7, r0
   1a23c:	bne	1a13c <ftello64@plt+0x8afc>
   1a240:	b	1a138 <ftello64@plt+0x8af8>
   1a244:	bl	114e4 <__errno_location@plt>
   1a248:	mov	r8, r0
   1a24c:	mov	r5, #12
   1a250:	b	1a0fc <ftello64@plt+0x8abc>
   1a254:	add	r5, r7, r4
   1a258:	sub	r1, sl, r4
   1a25c:	mov	r0, r5
   1a260:	mvn	r2, #0
   1a264:	bl	115a4 <__explicit_bzero_chk@plt>
   1a268:	b	1a13c <ftello64@plt+0x8afc>
   1a26c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a270:	mov	r4, r1
   1a274:	movw	r3, #8240	; 0x2030
   1a278:	movt	r3, #3
   1a27c:	tst	r4, #1
   1a280:	strd	r6, [sp, #8]
   1a284:	movw	r1, #8236	; 0x202c
   1a288:	movt	r1, #3
   1a28c:	str	r8, [sp, #16]
   1a290:	moveq	r1, r3
   1a294:	mov	r6, r2
   1a298:	str	lr, [sp, #20]
   1a29c:	bl	115e0 <fopen64@plt>
   1a2a0:	subs	r5, r0, #0
   1a2a4:	beq	1a320 <ftello64@plt+0x8ce0>
   1a2a8:	ands	r7, r4, #2
   1a2ac:	bne	1a2ec <ftello64@plt+0x8cac>
   1a2b0:	mov	r1, r4
   1a2b4:	mov	r2, r6
   1a2b8:	mov	r0, r5
   1a2bc:	bl	19f28 <ftello64@plt+0x88e8>
   1a2c0:	mov	r4, r0
   1a2c4:	mov	r0, r5
   1a2c8:	bl	2ed78 <ftello64@plt+0x1d738>
   1a2cc:	cmp	r0, #0
   1a2d0:	bne	1a300 <ftello64@plt+0x8cc0>
   1a2d4:	mov	r0, r4
   1a2d8:	ldrd	r4, [sp]
   1a2dc:	ldrd	r6, [sp, #8]
   1a2e0:	ldr	r8, [sp, #16]
   1a2e4:	add	sp, sp, #20
   1a2e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a2ec:	mov	r3, #0
   1a2f0:	mov	r2, #2
   1a2f4:	mov	r1, r3
   1a2f8:	bl	11514 <setvbuf@plt>
   1a2fc:	b	1a2b0 <ftello64@plt+0x8c70>
   1a300:	cmp	r4, #0
   1a304:	beq	1a320 <ftello64@plt+0x8ce0>
   1a308:	cmp	r7, #0
   1a30c:	bne	1a328 <ftello64@plt+0x8ce8>
   1a310:	mov	r0, r4
   1a314:	mov	r4, #0
   1a318:	bl	15568 <ftello64@plt+0x3f28>
   1a31c:	b	1a2d4 <ftello64@plt+0x8c94>
   1a320:	mov	r4, #0
   1a324:	b	1a2d4 <ftello64@plt+0x8c94>
   1a328:	mvn	r2, #0
   1a32c:	mov	r0, r4
   1a330:	ldr	r1, [r6]
   1a334:	bl	115a4 <__explicit_bzero_chk@plt>
   1a338:	b	1a310 <ftello64@plt+0x8cd0>
   1a33c:	ldr	r3, [r1, #40]	; 0x28
   1a340:	ldr	ip, [r1, #56]	; 0x38
   1a344:	cmp	ip, r3
   1a348:	ble	1a40c <ftello64@plt+0x8dcc>
   1a34c:	str	r4, [sp, #-8]!
   1a350:	ldr	r4, [r1, #80]	; 0x50
   1a354:	str	lr, [sp, #4]
   1a358:	ldr	lr, [r1, #4]
   1a35c:	cmp	r4, #1
   1a360:	ldrb	ip, [lr, r3]
   1a364:	strb	ip, [r0]
   1a368:	ble	1a388 <ftello64@plt+0x8d48>
   1a36c:	ldr	r4, [r1, #28]
   1a370:	cmp	r3, r4
   1a374:	beq	1a388 <ftello64@plt+0x8d48>
   1a378:	ldr	r4, [r1, #8]
   1a37c:	ldr	r4, [r4, r3, lsl #2]
   1a380:	cmn	r4, #1
   1a384:	beq	1a3cc <ftello64@plt+0x8d8c>
   1a388:	cmp	ip, #92	; 0x5c
   1a38c:	beq	1a3c4 <ftello64@plt+0x8d84>
   1a390:	cmp	ip, #91	; 0x5b
   1a394:	beq	1a44c <ftello64@plt+0x8e0c>
   1a398:	cmp	ip, #93	; 0x5d
   1a39c:	beq	1a4a4 <ftello64@plt+0x8e64>
   1a3a0:	cmp	ip, #94	; 0x5e
   1a3a4:	bne	1a3e8 <ftello64@plt+0x8da8>
   1a3a8:	mov	r2, #25
   1a3ac:	mov	r3, #1
   1a3b0:	ldr	r4, [sp]
   1a3b4:	add	sp, sp, #4
   1a3b8:	strb	r2, [r0, #4]
   1a3bc:	mov	r0, r3
   1a3c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3c4:	tst	r2, #1
   1a3c8:	bne	1a420 <ftello64@plt+0x8de0>
   1a3cc:	mov	r2, #1
   1a3d0:	mov	r3, r2
   1a3d4:	strb	r2, [r0, #4]
   1a3d8:	ldr	r4, [sp]
   1a3dc:	add	sp, sp, #4
   1a3e0:	mov	r0, r3
   1a3e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3e8:	cmp	ip, #45	; 0x2d
   1a3ec:	bne	1a3cc <ftello64@plt+0x8d8c>
   1a3f0:	mov	r2, #22
   1a3f4:	mov	r3, #1
   1a3f8:	ldr	r4, [sp]
   1a3fc:	add	sp, sp, #4
   1a400:	strb	r2, [r0, #4]
   1a404:	mov	r0, r3
   1a408:	pop	{pc}		; (ldr pc, [sp], #4)
   1a40c:	mov	r2, #2
   1a410:	mov	r3, #0
   1a414:	strb	r2, [r0, #4]
   1a418:	mov	r0, r3
   1a41c:	bx	lr
   1a420:	ldr	r2, [r1, #48]	; 0x30
   1a424:	add	r3, r3, #1
   1a428:	cmp	r3, r2
   1a42c:	bge	1a3cc <ftello64@plt+0x8d8c>
   1a430:	str	r3, [r1, #40]	; 0x28
   1a434:	mov	r2, #1
   1a438:	ldrb	r1, [lr, r3]
   1a43c:	mov	r3, r2
   1a440:	strb	r1, [r0]
   1a444:	strb	r2, [r0, #4]
   1a448:	b	1a3d8 <ftello64@plt+0x8d98>
   1a44c:	ldr	r1, [r1, #48]	; 0x30
   1a450:	add	ip, r3, #1
   1a454:	cmp	ip, r1
   1a458:	bge	1a48c <ftello64@plt+0x8e4c>
   1a45c:	add	r3, lr, r3
   1a460:	ldrb	r3, [r3, #1]
   1a464:	cmp	r3, #58	; 0x3a
   1a468:	strb	r3, [r0]
   1a46c:	beq	1a4d0 <ftello64@plt+0x8e90>
   1a470:	cmp	r3, #61	; 0x3d
   1a474:	beq	1a4c0 <ftello64@plt+0x8e80>
   1a478:	cmp	r3, #46	; 0x2e
   1a47c:	moveq	r2, #26
   1a480:	moveq	r3, #2
   1a484:	strbeq	r2, [r0, #4]
   1a488:	beq	1a3d8 <ftello64@plt+0x8d98>
   1a48c:	mov	r2, #1
   1a490:	mov	r1, #91	; 0x5b
   1a494:	mov	r3, r2
   1a498:	strb	r1, [r0]
   1a49c:	strb	r2, [r0, #4]
   1a4a0:	b	1a3d8 <ftello64@plt+0x8d98>
   1a4a4:	mov	r2, #21
   1a4a8:	mov	r3, #1
   1a4ac:	ldr	r4, [sp]
   1a4b0:	add	sp, sp, #4
   1a4b4:	strb	r2, [r0, #4]
   1a4b8:	mov	r0, r3
   1a4bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4c0:	mov	r2, #28
   1a4c4:	mov	r3, #2
   1a4c8:	strb	r2, [r0, #4]
   1a4cc:	b	1a3d8 <ftello64@plt+0x8d98>
   1a4d0:	tst	r2, #4
   1a4d4:	beq	1a48c <ftello64@plt+0x8e4c>
   1a4d8:	mov	r2, #30
   1a4dc:	mov	r3, #2
   1a4e0:	strb	r2, [r0, #4]
   1a4e4:	b	1a3d8 <ftello64@plt+0x8d98>
   1a4e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a4ec:	strd	r6, [sp, #8]
   1a4f0:	ldr	r7, [r0, #84]	; 0x54
   1a4f4:	strd	r8, [sp, #16]
   1a4f8:	strd	sl, [sp, #24]
   1a4fc:	mov	fp, r1
   1a500:	str	lr, [sp, #32]
   1a504:	sub	sp, sp, #52	; 0x34
   1a508:	ldr	r8, [r7, #24]
   1a50c:	str	r3, [sp, #24]
   1a510:	add	r3, r3, r3, lsl #1
   1a514:	add	r8, r8, r3, lsl #2
   1a518:	ldr	r1, [r8, #4]
   1a51c:	cmp	r1, #0
   1a520:	ble	1a6d4 <ftello64@plt+0x9094>
   1a524:	ldr	r3, [sp, #88]	; 0x58
   1a528:	mov	r9, r2
   1a52c:	mov	r2, #1
   1a530:	mov	sl, r0
   1a534:	and	r0, fp, #2
   1a538:	mov	r4, #0
   1a53c:	str	r0, [sp, #12]
   1a540:	and	r0, fp, #1
   1a544:	add	r3, r3, r3, lsl r2
   1a548:	str	r0, [sp, #16]
   1a54c:	lsl	r2, r2, r9
   1a550:	lsl	r3, r3, #3
   1a554:	str	r2, [sp, #20]
   1a558:	str	r3, [sp, #28]
   1a55c:	mvn	r3, r2
   1a560:	str	r3, [sp, #32]
   1a564:	b	1a57c <ftello64@plt+0x8f3c>
   1a568:	cmp	r3, #4
   1a56c:	beq	1a5f8 <ftello64@plt+0x8fb8>
   1a570:	add	r4, r4, #1
   1a574:	cmp	r4, r1
   1a578:	bge	1a6d4 <ftello64@plt+0x9094>
   1a57c:	ldr	r3, [r8, #8]
   1a580:	ldr	r2, [r7]
   1a584:	ldr	r5, [r3, r4, lsl #2]
   1a588:	add	r3, r2, r5, lsl #3
   1a58c:	ldrb	r3, [r3, #4]
   1a590:	cmp	r3, #8
   1a594:	beq	1a5c0 <ftello64@plt+0x8f80>
   1a598:	cmp	r3, #9
   1a59c:	bne	1a568 <ftello64@plt+0x8f28>
   1a5a0:	ldr	r3, [sp, #12]
   1a5a4:	cmp	r3, #0
   1a5a8:	beq	1a570 <ftello64@plt+0x8f30>
   1a5ac:	ldr	r3, [r2, r5, lsl #3]
   1a5b0:	cmp	r3, r9
   1a5b4:	bne	1a570 <ftello64@plt+0x8f30>
   1a5b8:	mov	r0, #0
   1a5bc:	b	1a5dc <ftello64@plt+0x8f9c>
   1a5c0:	ldr	r3, [sp, #16]
   1a5c4:	cmp	r3, #0
   1a5c8:	beq	1a570 <ftello64@plt+0x8f30>
   1a5cc:	ldr	r3, [r2, r5, lsl #3]
   1a5d0:	cmp	r3, r9
   1a5d4:	bne	1a570 <ftello64@plt+0x8f30>
   1a5d8:	mvn	r0, #0
   1a5dc:	add	sp, sp, #52	; 0x34
   1a5e0:	ldrd	r4, [sp]
   1a5e4:	ldrd	r6, [sp, #8]
   1a5e8:	ldrd	r8, [sp, #16]
   1a5ec:	ldrd	sl, [sp, #24]
   1a5f0:	add	sp, sp, #32
   1a5f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a5f8:	ldr	r3, [sp, #88]	; 0x58
   1a5fc:	cmn	r3, #1
   1a600:	beq	1a570 <ftello64@plt+0x8f30>
   1a604:	add	r3, r5, r5, lsl #1
   1a608:	ldr	r2, [sp, #28]
   1a60c:	cmp	r9, #31
   1a610:	ldr	r6, [sl, #116]	; 0x74
   1a614:	lsl	r3, r3, #2
   1a618:	str	r3, [sp, #36]	; 0x24
   1a61c:	add	r6, r6, r2
   1a620:	bgt	1a6dc <ftello64@plt+0x909c>
   1a624:	ldr	r3, [sp, #12]
   1a628:	add	r6, r6, #24
   1a62c:	str	r8, [sp, #40]	; 0x28
   1a630:	str	r4, [sp, #44]	; 0x2c
   1a634:	ldr	r4, [sp, #24]
   1a638:	cmp	r3, #0
   1a63c:	bne	1a76c <ftello64@plt+0x912c>
   1a640:	ldr	r8, [sp, #36]	; 0x24
   1a644:	ldr	r3, [r6, #-24]	; 0xffffffe8
   1a648:	cmp	r5, r3
   1a64c:	bne	1a6ac <ftello64@plt+0x906c>
   1a650:	ldr	r3, [r6, #-8]
   1a654:	mov	r2, r9
   1a658:	mov	r1, fp
   1a65c:	mov	r0, sl
   1a660:	ldr	ip, [sp, #20]
   1a664:	tst	ip, r3
   1a668:	beq	1a6ac <ftello64@plt+0x906c>
   1a66c:	ldr	r3, [r7, #20]
   1a670:	add	r3, r3, r8
   1a674:	ldr	r3, [r3, #8]
   1a678:	ldr	ip, [r3]
   1a67c:	cmp	r4, ip
   1a680:	mov	r3, ip
   1a684:	beq	1a760 <ftello64@plt+0x9120>
   1a688:	ldr	ip, [sp, #88]	; 0x58
   1a68c:	str	ip, [sp]
   1a690:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1a694:	cmn	r0, #1
   1a698:	beq	1a5d8 <ftello64@plt+0x8f98>
   1a69c:	ldr	r3, [r6, #-8]
   1a6a0:	ldr	r2, [sp, #32]
   1a6a4:	and	r3, r3, r2
   1a6a8:	str	r3, [r6, #-8]
   1a6ac:	add	r6, r6, #24
   1a6b0:	ldrb	r3, [r6, #-28]	; 0xffffffe4
   1a6b4:	cmp	r3, #0
   1a6b8:	bne	1a644 <ftello64@plt+0x9004>
   1a6bc:	ldr	r8, [sp, #40]	; 0x28
   1a6c0:	ldr	r4, [sp, #44]	; 0x2c
   1a6c4:	add	r4, r4, #1
   1a6c8:	ldr	r1, [r8, #4]
   1a6cc:	cmp	r4, r1
   1a6d0:	blt	1a57c <ftello64@plt+0x8f3c>
   1a6d4:	asr	r0, fp, #1
   1a6d8:	b	1a5dc <ftello64@plt+0x8f9c>
   1a6dc:	ldr	r2, [sp, #12]
   1a6e0:	add	r6, r6, #24
   1a6e4:	cmp	r2, #0
   1a6e8:	bne	1a7f8 <ftello64@plt+0x91b8>
   1a6ec:	str	r8, [sp, #36]	; 0x24
   1a6f0:	mov	r8, r3
   1a6f4:	str	r4, [sp, #40]	; 0x28
   1a6f8:	ldr	r4, [sp, #24]
   1a6fc:	mov	r2, r9
   1a700:	mov	r1, fp
   1a704:	ldr	r3, [r6, #-24]	; 0xffffffe8
   1a708:	mov	r0, sl
   1a70c:	add	r6, r6, #24
   1a710:	cmp	r5, r3
   1a714:	bne	1a748 <ftello64@plt+0x9108>
   1a718:	ldr	r3, [r7, #20]
   1a71c:	add	r3, r3, r8
   1a720:	ldr	r3, [r3, #8]
   1a724:	ldr	ip, [r3]
   1a728:	cmp	r4, ip
   1a72c:	mov	r3, ip
   1a730:	beq	1a760 <ftello64@plt+0x9120>
   1a734:	ldr	ip, [sp, #88]	; 0x58
   1a738:	str	ip, [sp]
   1a73c:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1a740:	cmn	r0, #1
   1a744:	beq	1a5d8 <ftello64@plt+0x8f98>
   1a748:	ldrb	r3, [r6, #-28]	; 0xffffffe4
   1a74c:	cmp	r3, #0
   1a750:	bne	1a6fc <ftello64@plt+0x90bc>
   1a754:	ldr	r8, [sp, #36]	; 0x24
   1a758:	ldr	r4, [sp, #40]	; 0x28
   1a75c:	b	1a6c4 <ftello64@plt+0x9084>
   1a760:	ldr	r3, [sp, #16]
   1a764:	rsb	r0, r3, #0
   1a768:	b	1a5dc <ftello64@plt+0x8f9c>
   1a76c:	ldr	r8, [sp, #88]	; 0x58
   1a770:	b	1a794 <ftello64@plt+0x9154>
   1a774:	ldr	r3, [r6, #-8]
   1a778:	ldr	r2, [sp, #32]
   1a77c:	and	r3, r3, r2
   1a780:	str	r3, [r6, #-8]
   1a784:	add	r6, r6, #24
   1a788:	ldrb	r3, [r6, #-28]	; 0xffffffe4
   1a78c:	cmp	r3, #0
   1a790:	beq	1a6bc <ftello64@plt+0x907c>
   1a794:	ldr	r3, [r6, #-24]	; 0xffffffe8
   1a798:	cmp	r3, r5
   1a79c:	bne	1a784 <ftello64@plt+0x9144>
   1a7a0:	ldr	r3, [r6, #-8]
   1a7a4:	mov	r2, r9
   1a7a8:	mov	r1, fp
   1a7ac:	mov	r0, sl
   1a7b0:	ldr	ip, [sp, #20]
   1a7b4:	tst	ip, r3
   1a7b8:	beq	1a784 <ftello64@plt+0x9144>
   1a7bc:	ldr	r3, [r7, #20]
   1a7c0:	ldr	ip, [sp, #36]	; 0x24
   1a7c4:	add	r3, r3, ip
   1a7c8:	ldr	r3, [r3, #8]
   1a7cc:	ldr	ip, [r3]
   1a7d0:	cmp	r4, ip
   1a7d4:	mov	r3, ip
   1a7d8:	beq	1a760 <ftello64@plt+0x9120>
   1a7dc:	str	r8, [sp]
   1a7e0:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1a7e4:	cmn	r0, #1
   1a7e8:	beq	1a5d8 <ftello64@plt+0x8f98>
   1a7ec:	cmp	r0, #0
   1a7f0:	bne	1a774 <ftello64@plt+0x9134>
   1a7f4:	b	1a5b8 <ftello64@plt+0x8f78>
   1a7f8:	str	r8, [sp, #40]	; 0x28
   1a7fc:	str	r4, [sp, #44]	; 0x2c
   1a800:	ldr	r4, [sp, #24]
   1a804:	ldr	r8, [sp, #88]	; 0x58
   1a808:	b	1a818 <ftello64@plt+0x91d8>
   1a80c:	ldrb	r3, [r6, #-28]	; 0xffffffe4
   1a810:	cmp	r3, #0
   1a814:	beq	1a6bc <ftello64@plt+0x907c>
   1a818:	ldr	r3, [r6, #-24]	; 0xffffffe8
   1a81c:	mov	r2, r9
   1a820:	mov	r1, fp
   1a824:	mov	r0, sl
   1a828:	add	r6, r6, #24
   1a82c:	cmp	r5, r3
   1a830:	bne	1a80c <ftello64@plt+0x91cc>
   1a834:	ldr	r3, [r7, #20]
   1a838:	ldr	ip, [sp, #36]	; 0x24
   1a83c:	add	r3, r3, ip
   1a840:	ldr	r3, [r3, #8]
   1a844:	ldr	ip, [r3]
   1a848:	cmp	r4, ip
   1a84c:	mov	r3, ip
   1a850:	beq	1a760 <ftello64@plt+0x9120>
   1a854:	str	r8, [sp]
   1a858:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1a85c:	cmn	r0, #1
   1a860:	beq	1a5d8 <ftello64@plt+0x8f98>
   1a864:	cmp	r0, #0
   1a868:	beq	1a5b8 <ftello64@plt+0x8f78>
   1a86c:	b	1a80c <ftello64@plt+0x91cc>
   1a870:	ldr	r3, [r0, #80]	; 0x50
   1a874:	strd	r4, [sp, #-16]!
   1a878:	mov	r4, r0
   1a87c:	mov	r5, r1
   1a880:	str	r6, [sp, #8]
   1a884:	str	lr, [sp, #12]
   1a888:	cmp	r3, #1
   1a88c:	ble	1a8d4 <ftello64@plt+0x9294>
   1a890:	cmn	r1, #-1073741823	; 0xc0000001
   1a894:	bhi	1a914 <ftello64@plt+0x92d4>
   1a898:	lsl	r6, r1, #2
   1a89c:	ldr	r0, [r0, #8]
   1a8a0:	mov	r1, r6
   1a8a4:	bl	2eb50 <ftello64@plt+0x1d510>
   1a8a8:	subs	r3, r0, #0
   1a8ac:	beq	1a914 <ftello64@plt+0x92d4>
   1a8b0:	ldr	r0, [r4, #12]
   1a8b4:	str	r3, [r4, #8]
   1a8b8:	cmp	r0, #0
   1a8bc:	beq	1a8d4 <ftello64@plt+0x9294>
   1a8c0:	mov	r1, r6
   1a8c4:	bl	2eb50 <ftello64@plt+0x1d510>
   1a8c8:	cmp	r0, #0
   1a8cc:	beq	1a914 <ftello64@plt+0x92d4>
   1a8d0:	str	r0, [r4, #12]
   1a8d4:	ldrb	r3, [r4, #75]	; 0x4b
   1a8d8:	cmp	r3, #0
   1a8dc:	bne	1a8f8 <ftello64@plt+0x92b8>
   1a8e0:	str	r5, [r4, #36]	; 0x24
   1a8e4:	mov	r0, #0
   1a8e8:	ldrd	r4, [sp]
   1a8ec:	ldr	r6, [sp, #8]
   1a8f0:	add	sp, sp, #12
   1a8f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a8f8:	mov	r1, r5
   1a8fc:	ldr	r0, [r4, #4]
   1a900:	bl	2eb50 <ftello64@plt+0x1d510>
   1a904:	cmp	r0, #0
   1a908:	beq	1a914 <ftello64@plt+0x92d4>
   1a90c:	str	r0, [r4, #4]
   1a910:	b	1a8e0 <ftello64@plt+0x92a0>
   1a914:	ldrd	r4, [sp]
   1a918:	mov	r0, #12
   1a91c:	ldr	r6, [sp, #8]
   1a920:	add	sp, sp, #12
   1a924:	pop	{pc}		; (ldr pc, [sp], #4)
   1a928:	ldr	r3, [r1, #8]
   1a92c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a930:	mov	r4, #0
   1a934:	mov	r5, r1
   1a938:	strd	r6, [sp, #8]
   1a93c:	mov	r7, r2
   1a940:	str	r8, [sp, #16]
   1a944:	mov	r8, r0
   1a948:	str	lr, [sp, #20]
   1a94c:	lsl	r0, r3, #2
   1a950:	str	r2, [r1]
   1a954:	str	r3, [r1, #16]
   1a958:	str	r4, [r1, #20]
   1a95c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1a960:	cmp	r0, r4
   1a964:	str	r0, [r5, #24]
   1a968:	beq	1aa44 <ftello64@plt+0x9404>
   1a96c:	ldr	r1, [r5, #8]
   1a970:	cmp	r1, #0
   1a974:	bgt	1a984 <ftello64@plt+0x9344>
   1a978:	b	1a9d0 <ftello64@plt+0x9390>
   1a97c:	cmp	r4, r1
   1a980:	bge	1a9d0 <ftello64@plt+0x9390>
   1a984:	ldr	r2, [r5, #12]
   1a988:	ldr	r3, [r8]
   1a98c:	ldr	r6, [r2, r4, lsl #2]
   1a990:	add	r4, r4, #1
   1a994:	add	r3, r3, r6, lsl #3
   1a998:	ldrb	r3, [r3, #4]
   1a99c:	tst	r3, #8
   1a9a0:	bne	1a97c <ftello64@plt+0x933c>
   1a9a4:	ldr	r3, [r5, #16]
   1a9a8:	ldr	r1, [r5, #20]
   1a9ac:	ldr	r0, [r5, #24]
   1a9b0:	cmp	r3, r1
   1a9b4:	beq	1aa1c <ftello64@plt+0x93dc>
   1a9b8:	add	r3, r1, #1
   1a9bc:	str	r3, [r5, #20]
   1a9c0:	str	r6, [r0, r1, lsl #2]
   1a9c4:	ldr	r1, [r5, #8]
   1a9c8:	cmp	r4, r1
   1a9cc:	blt	1a984 <ftello64@plt+0x9344>
   1a9d0:	ldr	r6, [r8, #32]
   1a9d4:	ldr	r4, [r8, #68]	; 0x44
   1a9d8:	and	r7, r7, r4
   1a9dc:	add	r7, r7, r7, lsl #1
   1a9e0:	lsl	r4, r7, #2
   1a9e4:	add	r7, r6, r4
   1a9e8:	ldr	r3, [r6, r4]
   1a9ec:	ldrd	r0, [r7, #4]
   1a9f0:	add	r2, r3, #1
   1a9f4:	cmp	r0, r3
   1a9f8:	ble	1aa4c <ftello64@plt+0x940c>
   1a9fc:	mov	r0, #0
   1aa00:	str	r2, [r6, r4]
   1aa04:	str	r5, [r1, r3, lsl #2]
   1aa08:	ldrd	r4, [sp]
   1aa0c:	ldrd	r6, [sp, #8]
   1aa10:	ldr	r8, [sp, #16]
   1aa14:	add	sp, sp, #20
   1aa18:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa1c:	add	r1, r1, #1
   1aa20:	lsl	r3, r1, #1
   1aa24:	lsl	r1, r1, #3
   1aa28:	str	r3, [r5, #16]
   1aa2c:	bl	2eb50 <ftello64@plt+0x1d510>
   1aa30:	cmp	r0, #0
   1aa34:	beq	1aa44 <ftello64@plt+0x9404>
   1aa38:	str	r0, [r5, #24]
   1aa3c:	ldr	r1, [r5, #20]
   1aa40:	b	1a9b8 <ftello64@plt+0x9378>
   1aa44:	mov	r0, #12
   1aa48:	b	1aa08 <ftello64@plt+0x93c8>
   1aa4c:	mov	r0, r1
   1aa50:	lsl	r1, r2, #3
   1aa54:	lsl	r8, r2, #1
   1aa58:	bl	2eb50 <ftello64@plt+0x1d510>
   1aa5c:	subs	r1, r0, #0
   1aa60:	beq	1aa44 <ftello64@plt+0x9404>
   1aa64:	ldr	r3, [r6, r4]
   1aa68:	str	r8, [r7, #4]
   1aa6c:	str	r1, [r7, #8]
   1aa70:	add	r2, r3, #1
   1aa74:	b	1a9fc <ftello64@plt+0x93bc>
   1aa78:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1aa7c:	mov	r5, r0
   1aa80:	ldr	r4, [r0, #28]
   1aa84:	ldr	r3, [r0, #48]	; 0x30
   1aa88:	strd	r6, [sp, #8]
   1aa8c:	strd	r8, [sp, #16]
   1aa90:	ldr	r8, [r0, #36]	; 0x24
   1aa94:	str	lr, [sp, #24]
   1aa98:	sub	sp, sp, #84	; 0x54
   1aa9c:	cmp	r8, r3
   1aaa0:	movge	r8, r3
   1aaa4:	cmp	r8, r4
   1aaa8:	ble	1ab3c <ftello64@plt+0x94fc>
   1aaac:	add	r9, r0, #16
   1aab0:	ldr	r3, [r5, #64]	; 0x40
   1aab4:	sub	r2, r8, r4
   1aab8:	ldrd	r0, [r9]
   1aabc:	cmp	r3, #0
   1aac0:	strd	r0, [sp, #8]
   1aac4:	bne	1ab90 <ftello64@plt+0x9550>
   1aac8:	ldr	r1, [r5]
   1aacc:	ldr	r3, [r5, #24]
   1aad0:	add	r3, r4, r3
   1aad4:	add	r1, r1, r3
   1aad8:	mov	r3, r9
   1aadc:	add	r0, sp, #4
   1aae0:	bl	2f068 <ftello64@plt+0x1da28>
   1aae4:	sub	r3, r0, #1
   1aae8:	cmn	r3, #3
   1aaec:	bhi	1ab5c <ftello64@plt+0x951c>
   1aaf0:	cmn	r0, #2
   1aaf4:	ldrne	lr, [sp, #4]
   1aaf8:	beq	1ac38 <ftello64@plt+0x95f8>
   1aafc:	add	r2, r4, #1
   1ab00:	add	r1, r4, r0
   1ab04:	lsl	r3, r4, #2
   1ab08:	ldr	ip, [r5, #8]
   1ab0c:	cmp	r2, r1
   1ab10:	str	lr, [ip, r4, lsl #2]
   1ab14:	bge	1ac28 <ftello64@plt+0x95e8>
   1ab18:	sub	r2, r0, #-1073741823	; 0xc0000001
   1ab1c:	add	r3, r3, #4
   1ab20:	mov	r4, r1
   1ab24:	lsl	r2, r2, #2
   1ab28:	add	r0, ip, r3
   1ab2c:	mov	r1, #255	; 0xff
   1ab30:	bl	11520 <memset@plt>
   1ab34:	cmp	r4, r8
   1ab38:	blt	1aab0 <ftello64@plt+0x9470>
   1ab3c:	str	r4, [r5, #28]
   1ab40:	str	r4, [r5, #32]
   1ab44:	add	sp, sp, #84	; 0x54
   1ab48:	ldrd	r4, [sp]
   1ab4c:	ldrd	r6, [sp, #8]
   1ab50:	ldrd	r8, [sp, #16]
   1ab54:	add	sp, sp, #24
   1ab58:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab5c:	ldr	r3, [r5]
   1ab60:	mov	r0, #1
   1ab64:	ldr	r1, [r5, #24]
   1ab68:	ldr	r2, [r5, #64]	; 0x40
   1ab6c:	add	r3, r3, r4
   1ab70:	ldrd	r6, [sp, #8]
   1ab74:	ldrb	lr, [r3, r1]
   1ab78:	cmp	r2, #0
   1ab7c:	str	lr, [sp, #4]
   1ab80:	ldrbne	lr, [r2, lr]
   1ab84:	strd	r6, [r9]
   1ab88:	strne	lr, [sp, #4]
   1ab8c:	b	1aafc <ftello64@plt+0x94bc>
   1ab90:	ldr	r1, [r5, #80]	; 0x50
   1ab94:	cmp	r1, #0
   1ab98:	cmpgt	r2, #0
   1ab9c:	ble	1ac20 <ftello64@plt+0x95e0>
   1aba0:	ldr	r1, [r5]
   1aba4:	ldr	r0, [r5, #4]
   1aba8:	ldr	ip, [r5, #24]
   1abac:	add	r1, r1, r4
   1abb0:	ldrb	r1, [r1, ip]
   1abb4:	ldrb	r1, [r3, r1]
   1abb8:	strb	r1, [r0, r4]
   1abbc:	ldr	r3, [r5, #80]	; 0x50
   1abc0:	strb	r1, [sp, #16]
   1abc4:	cmp	r2, r3
   1abc8:	movlt	r3, r2
   1abcc:	cmp	r3, #1
   1abd0:	ble	1ac20 <ftello64@plt+0x95e0>
   1abd4:	add	r0, sp, #16
   1abd8:	mov	r1, #1
   1abdc:	ldr	r3, [r5]
   1abe0:	ldr	ip, [r5, #24]
   1abe4:	ldr	lr, [r5, #64]	; 0x40
   1abe8:	add	r3, r3, r4
   1abec:	add	r3, r3, r1
   1abf0:	ldrb	ip, [r3, ip]
   1abf4:	ldr	r3, [r5, #4]
   1abf8:	ldrb	ip, [lr, ip]
   1abfc:	add	r3, r3, r1
   1ac00:	add	r1, r1, #1
   1ac04:	strb	ip, [r3, r4]
   1ac08:	ldr	r3, [r5, #80]	; 0x50
   1ac0c:	strb	ip, [r0, #1]!
   1ac10:	cmp	r2, r3
   1ac14:	movlt	r3, r2
   1ac18:	cmp	r3, r1
   1ac1c:	bgt	1abdc <ftello64@plt+0x959c>
   1ac20:	add	r1, sp, #16
   1ac24:	b	1aad8 <ftello64@plt+0x9498>
   1ac28:	cmp	r8, r2
   1ac2c:	mov	r4, r2
   1ac30:	bgt	1aab0 <ftello64@plt+0x9470>
   1ac34:	b	1ab3c <ftello64@plt+0x94fc>
   1ac38:	ldr	r2, [r5, #36]	; 0x24
   1ac3c:	ldr	r3, [r5, #48]	; 0x30
   1ac40:	cmp	r2, r3
   1ac44:	bge	1ab5c <ftello64@plt+0x951c>
   1ac48:	ldrd	r2, [sp, #8]
   1ac4c:	strd	r2, [r5, #16]
   1ac50:	b	1ab3c <ftello64@plt+0x94fc>
   1ac54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ac58:	mov	r4, r0
   1ac5c:	ldr	r5, [r0, #28]
   1ac60:	ldr	r3, [r0, #48]	; 0x30
   1ac64:	strd	r6, [sp, #8]
   1ac68:	ldr	r6, [r0, #36]	; 0x24
   1ac6c:	strd	r8, [sp, #16]
   1ac70:	strd	sl, [sp, #24]
   1ac74:	str	lr, [sp, #32]
   1ac78:	sub	sp, sp, #108	; 0x6c
   1ac7c:	ldrb	r2, [r0, #74]	; 0x4a
   1ac80:	cmp	r6, r3
   1ac84:	movge	r6, r3
   1ac88:	cmp	r2, #0
   1ac8c:	bne	1ac9c <ftello64@plt+0x965c>
   1ac90:	ldr	r3, [r0, #64]	; 0x40
   1ac94:	cmp	r3, #0
   1ac98:	beq	1addc <ftello64@plt+0x979c>
   1ac9c:	ldr	r7, [r4, #32]
   1aca0:	cmp	r5, r6
   1aca4:	bge	1adb4 <ftello64@plt+0x9774>
   1aca8:	add	r3, r4, #16
   1acac:	sub	fp, r6, r5
   1acb0:	str	r3, [sp, #20]
   1acb4:	add	r3, sp, #28
   1acb8:	str	r3, [sp, #12]
   1acbc:	ldrd	r0, [r4, #16]
   1acc0:	ldr	r3, [r4, #64]	; 0x40
   1acc4:	strd	r0, [sp, #32]
   1acc8:	cmp	r3, #0
   1accc:	bne	1afac <ftello64@plt+0x996c>
   1acd0:	ldr	r8, [r4]
   1acd4:	ldr	r3, [r4, #24]
   1acd8:	add	r3, r7, r3
   1acdc:	add	r3, r8, r3
   1ace0:	mov	r1, r3
   1ace4:	str	r3, [sp, #4]
   1ace8:	mov	r2, fp
   1acec:	ldr	r0, [sp, #12]
   1acf0:	ldr	r3, [sp, #20]
   1acf4:	bl	2f068 <ftello64@plt+0x1da28>
   1acf8:	sub	r3, r0, #1
   1acfc:	mov	r8, r0
   1ad00:	cmn	r3, #4
   1ad04:	str	r3, [sp, #8]
   1ad08:	bhi	1b044 <ftello64@plt+0x9a04>
   1ad0c:	ldr	r9, [sp, #28]
   1ad10:	mov	fp, r5
   1ad14:	mov	r0, r9
   1ad18:	bl	11604 <towupper@plt>
   1ad1c:	cmp	r9, r0
   1ad20:	mov	sl, r0
   1ad24:	beq	1b02c <ftello64@plt+0x99ec>
   1ad28:	add	r9, sp, #40	; 0x28
   1ad2c:	add	r2, sp, #32
   1ad30:	mov	r0, r9
   1ad34:	mov	r1, sl
   1ad38:	bl	11280 <wcrtomb@plt>
   1ad3c:	cmp	r8, r0
   1ad40:	mov	r3, r0
   1ad44:	bne	1b0d4 <ftello64@plt+0x9a94>
   1ad48:	ldr	r0, [r4, #4]
   1ad4c:	mov	r1, r9
   1ad50:	mov	r2, r8
   1ad54:	add	r0, r0, r5
   1ad58:	bl	1131c <memcpy@plt>
   1ad5c:	ldrb	r2, [r4, #76]	; 0x4c
   1ad60:	cmp	r2, #0
   1ad64:	bne	1b0b4 <ftello64@plt+0x9a74>
   1ad68:	add	r2, r8, r7
   1ad6c:	ldr	r0, [r4, #8]
   1ad70:	add	r5, r5, #1
   1ad74:	add	ip, r8, fp
   1ad78:	cmp	r5, ip
   1ad7c:	mov	r7, r2
   1ad80:	lsl	r1, fp, #2
   1ad84:	str	sl, [r0, fp, lsl #2]
   1ad88:	bge	1aca0 <ftello64@plt+0x9660>
   1ad8c:	sub	r2, r8, #-1073741823	; 0xc0000001
   1ad90:	add	r1, r1, #4
   1ad94:	lsl	r2, r2, #2
   1ad98:	add	r0, r0, r1
   1ad9c:	mov	r1, #255	; 0xff
   1ada0:	mov	r5, ip
   1ada4:	bl	11520 <memset@plt>
   1ada8:	b	1aca0 <ftello64@plt+0x9660>
   1adac:	ldrd	r2, [sp, #32]
   1adb0:	strd	r2, [r4, #16]
   1adb4:	mov	r0, #0
   1adb8:	str	r5, [r4, #28]
   1adbc:	str	r7, [r4, #32]
   1adc0:	add	sp, sp, #108	; 0x6c
   1adc4:	ldrd	r4, [sp]
   1adc8:	ldrd	r6, [sp, #8]
   1adcc:	ldrd	r8, [sp, #16]
   1add0:	ldrd	sl, [sp, #24]
   1add4:	add	sp, sp, #32
   1add8:	pop	{pc}		; (ldr pc, [sp], #4)
   1addc:	ldrb	r3, [r0, #76]	; 0x4c
   1ade0:	cmp	r3, #0
   1ade4:	bne	1ac9c <ftello64@plt+0x965c>
   1ade8:	cmp	r5, r6
   1adec:	bge	1b01c <ftello64@plt+0x99dc>
   1adf0:	add	sl, r0, #16
   1adf4:	str	r6, [sp, #4]
   1adf8:	str	sl, [sp, #20]
   1adfc:	b	1ae7c <ftello64@plt+0x983c>
   1ae00:	add	r3, sp, #40	; 0x28
   1ae04:	add	r2, sp, #32
   1ae08:	mov	r0, r3
   1ae0c:	mov	r1, r9
   1ae10:	str	r3, [sp, #8]
   1ae14:	bl	11280 <wcrtomb@plt>
   1ae18:	cmp	r7, r0
   1ae1c:	bne	1b004 <ftello64@plt+0x99c4>
   1ae20:	ldr	r0, [r4, #4]
   1ae24:	mov	r2, r7
   1ae28:	ldr	r3, [sp, #8]
   1ae2c:	add	r0, r0, r5
   1ae30:	mov	r1, r3
   1ae34:	bl	1131c <memcpy@plt>
   1ae38:	ldr	r0, [r4, #8]
   1ae3c:	add	r5, r5, #1
   1ae40:	add	ip, r7, r8
   1ae44:	cmp	r5, ip
   1ae48:	lsl	r3, r8, #2
   1ae4c:	str	r9, [r0, r8, lsl #2]
   1ae50:	bge	1ae70 <ftello64@plt+0x9830>
   1ae54:	sub	r2, r7, #-1073741823	; 0xc0000001
   1ae58:	add	r3, r3, #4
   1ae5c:	lsl	r2, r2, #2
   1ae60:	add	r0, r0, r3
   1ae64:	mov	r1, #255	; 0xff
   1ae68:	mov	r5, ip
   1ae6c:	bl	11520 <memset@plt>
   1ae70:	ldr	r3, [sp, #4]
   1ae74:	cmp	r3, r5
   1ae78:	ble	1b01c <ftello64@plt+0x99dc>
   1ae7c:	ldr	fp, [r4]
   1ae80:	mov	r8, r5
   1ae84:	ldr	r7, [r4, #24]
   1ae88:	add	r2, fp, r7
   1ae8c:	ldrb	r9, [r2, r5]
   1ae90:	tst	r9, #128	; 0x80
   1ae94:	bne	1aeb8 <ftello64@plt+0x9878>
   1ae98:	mov	r0, sl
   1ae9c:	bl	11340 <mbsinit@plt>
   1aea0:	cmp	r0, #0
   1aea4:	beq	1aeb8 <ftello64@plt+0x9878>
   1aea8:	mov	r0, r9
   1aeac:	bl	11604 <towupper@plt>
   1aeb0:	bics	r3, r0, #127	; 0x7f
   1aeb4:	beq	1af3c <ftello64@plt+0x98fc>
   1aeb8:	ldr	r3, [sp, #4]
   1aebc:	add	r1, r7, r5
   1aec0:	add	r0, sp, #28
   1aec4:	add	r1, fp, r1
   1aec8:	ldrd	r6, [sl]
   1aecc:	str	r0, [sp, #12]
   1aed0:	sub	r3, r3, r5
   1aed4:	mov	r2, r3
   1aed8:	str	r3, [sp, #16]
   1aedc:	mov	r3, sl
   1aee0:	strd	r6, [sp, #32]
   1aee4:	bl	2f068 <ftello64@plt+0x1da28>
   1aee8:	sub	r3, r0, #1
   1aeec:	mov	r7, r0
   1aef0:	cmn	r3, #4
   1aef4:	bhi	1af54 <ftello64@plt+0x9914>
   1aef8:	ldr	r3, [sp, #28]
   1aefc:	mov	r0, r3
   1af00:	str	r3, [sp, #8]
   1af04:	bl	11604 <towupper@plt>
   1af08:	ldr	r3, [sp, #8]
   1af0c:	mov	r9, r0
   1af10:	cmp	r3, r0
   1af14:	bne	1ae00 <ftello64@plt+0x97c0>
   1af18:	ldr	r1, [r4]
   1af1c:	mov	r2, r7
   1af20:	ldr	r3, [r4, #24]
   1af24:	ldr	r0, [r4, #4]
   1af28:	add	r3, r5, r3
   1af2c:	add	r1, r1, r3
   1af30:	add	r0, r0, r5
   1af34:	bl	1131c <memcpy@plt>
   1af38:	b	1ae38 <ftello64@plt+0x97f8>
   1af3c:	ldr	r3, [r4, #4]
   1af40:	strb	r0, [r3, r5]
   1af44:	ldr	r3, [r4, #8]
   1af48:	str	r0, [r3, r5, lsl #2]
   1af4c:	add	r5, r5, #1
   1af50:	b	1ae70 <ftello64@plt+0x9830>
   1af54:	cmn	r3, #3
   1af58:	beq	1af84 <ftello64@plt+0x9944>
   1af5c:	ldr	r3, [r4, #4]
   1af60:	cmn	r0, #1
   1af64:	strb	r9, [r3, r5]
   1af68:	add	r5, r5, #1
   1af6c:	ldr	r3, [r4, #8]
   1af70:	str	r9, [r3, r8, lsl #2]
   1af74:	bne	1ae70 <ftello64@plt+0x9830>
   1af78:	ldrd	r2, [sp, #32]
   1af7c:	strd	r2, [sl]
   1af80:	b	1ae70 <ftello64@plt+0x9830>
   1af84:	ldr	r2, [r4, #36]	; 0x24
   1af88:	ldr	r3, [r4, #48]	; 0x30
   1af8c:	cmp	r2, r3
   1af90:	blt	1b014 <ftello64@plt+0x99d4>
   1af94:	ldr	r3, [r4, #4]
   1af98:	strb	r9, [r3, r5]
   1af9c:	add	r5, r5, #1
   1afa0:	ldr	r3, [r4, #8]
   1afa4:	str	r9, [r3, r8, lsl #2]
   1afa8:	b	1ae70 <ftello64@plt+0x9830>
   1afac:	ldr	lr, [r4, #80]	; 0x50
   1afb0:	cmp	fp, #0
   1afb4:	cmpgt	lr, #0
   1afb8:	ble	1b29c <ftello64@plt+0x9c5c>
   1afbc:	ldr	r8, [r4]
   1afc0:	cmp	lr, fp
   1afc4:	add	r9, sp, #40	; 0x28
   1afc8:	movge	lr, fp
   1afcc:	mov	r1, r9
   1afd0:	ldr	r2, [r4, #24]
   1afd4:	add	r2, r7, r2
   1afd8:	add	r8, r8, r2
   1afdc:	mov	r2, r8
   1afe0:	ldrb	r0, [r2], #1
   1afe4:	ldrb	r0, [r3, r0]
   1afe8:	sub	ip, r2, r8
   1afec:	cmp	ip, lr
   1aff0:	strb	r0, [r1], #1
   1aff4:	blt	1afe0 <ftello64@plt+0x99a0>
   1aff8:	mov	r1, r9
   1affc:	str	r9, [sp, #4]
   1b000:	b	1ace8 <ftello64@plt+0x96a8>
   1b004:	mov	r7, r5
   1b008:	ldr	r6, [sp, #4]
   1b00c:	ldr	fp, [sp, #16]
   1b010:	b	1acbc <ftello64@plt+0x967c>
   1b014:	ldrd	r2, [sp, #32]
   1b018:	strd	r2, [sl]
   1b01c:	mov	r0, #0
   1b020:	str	r5, [r4, #28]
   1b024:	str	r5, [r4, #32]
   1b028:	b	1adc0 <ftello64@plt+0x9780>
   1b02c:	ldr	r0, [r4, #4]
   1b030:	mov	r2, r8
   1b034:	ldr	r1, [sp, #4]
   1b038:	add	r0, r0, r5
   1b03c:	bl	1131c <memcpy@plt>
   1b040:	b	1ad5c <ftello64@plt+0x971c>
   1b044:	cmn	r3, #3
   1b048:	bne	1b05c <ftello64@plt+0x9a1c>
   1b04c:	ldr	r1, [r4, #36]	; 0x24
   1b050:	ldr	r2, [r4, #48]	; 0x30
   1b054:	cmp	r1, r2
   1b058:	blt	1adac <ftello64@plt+0x976c>
   1b05c:	ldr	r2, [r4]
   1b060:	ldr	r0, [r4, #24]
   1b064:	ldr	r1, [r4, #64]	; 0x40
   1b068:	add	r2, r2, r7
   1b06c:	ldrb	r2, [r2, r0]
   1b070:	cmp	r1, #0
   1b074:	ldr	r0, [r4, #4]
   1b078:	ldrbne	r2, [r1, r2]
   1b07c:	lsl	r1, r5, #2
   1b080:	strb	r2, [r0, r5]
   1b084:	ldrb	r0, [r4, #76]	; 0x4c
   1b088:	cmp	r0, #0
   1b08c:	ldrne	r0, [r4, #12]
   1b090:	strne	r7, [r0, r5, lsl #2]
   1b094:	cmn	r8, #1
   1b098:	add	r7, r7, #1
   1b09c:	ldr	r0, [r4, #8]
   1b0a0:	add	r5, r5, #1
   1b0a4:	str	r2, [r0, r1]
   1b0a8:	ldrdeq	r2, [sp, #32]
   1b0ac:	strdeq	r2, [r4, #16]
   1b0b0:	b	1aca0 <ftello64@plt+0x9660>
   1b0b4:	ldr	r1, [r4, #12]
   1b0b8:	add	r2, r8, r7
   1b0bc:	add	r1, r1, r5, lsl #2
   1b0c0:	str	r7, [r1], #4
   1b0c4:	add	r7, r7, #1
   1b0c8:	cmp	r2, r7
   1b0cc:	bne	1b0c0 <ftello64@plt+0x9a80>
   1b0d0:	b	1ad6c <ftello64@plt+0x972c>
   1b0d4:	cmn	r0, #1
   1b0d8:	beq	1b02c <ftello64@plt+0x99ec>
   1b0dc:	add	r2, r0, r5
   1b0e0:	ldr	r0, [r4, #36]	; 0x24
   1b0e4:	str	r2, [sp, #4]
   1b0e8:	cmp	r2, r0
   1b0ec:	bhi	1adac <ftello64@plt+0x976c>
   1b0f0:	ldr	r2, [r4, #12]
   1b0f4:	cmp	r2, #0
   1b0f8:	beq	1b2a4 <ftello64@plt+0x9c64>
   1b0fc:	ldrb	r0, [r4, #76]	; 0x4c
   1b100:	cmp	r0, #0
   1b104:	bne	1b1a4 <ftello64@plt+0x9b64>
   1b108:	cmp	r5, #0
   1b10c:	beq	1b19c <ftello64@plt+0x9b5c>
   1b110:	ldr	r2, [r4, #12]
   1b114:	sub	r1, r5, #1
   1b118:	cmp	r1, #3
   1b11c:	ubfx	r1, r2, #2, #1
   1b120:	bls	1b2c8 <ftello64@plt+0x9c88>
   1b124:	cmp	r1, #0
   1b128:	sub	fp, r5, r1
   1b12c:	lsr	ip, fp, #1
   1b130:	mov	r6, r1
   1b134:	add	lr, r1, #1
   1b138:	strne	r0, [r2]
   1b13c:	add	r0, r2, r1, lsl #2
   1b140:	add	ip, r0, ip, lsl #3
   1b144:	stm	r0, {r6, lr}
   1b148:	add	r0, r0, #8
   1b14c:	add	r6, r6, #2
   1b150:	cmp	ip, r0
   1b154:	add	lr, lr, #2
   1b158:	bne	1b144 <ftello64@plt+0x9b04>
   1b15c:	bic	r0, fp, #1
   1b160:	cmp	r0, fp
   1b164:	add	r1, r0, r1
   1b168:	beq	1b19c <ftello64@plt+0x9b5c>
   1b16c:	add	ip, r1, #1
   1b170:	str	r1, [r2, r1, lsl #2]
   1b174:	cmp	ip, r5
   1b178:	bcs	1b19c <ftello64@plt+0x9b5c>
   1b17c:	add	r0, r1, #2
   1b180:	str	ip, [r2, ip, lsl #2]
   1b184:	cmp	r0, r5
   1b188:	bcs	1b19c <ftello64@plt+0x9b5c>
   1b18c:	add	r1, r1, #3
   1b190:	str	r0, [r2, r0, lsl #2]
   1b194:	cmp	r1, r5
   1b198:	strcc	r1, [r2, r1, lsl #2]
   1b19c:	mov	r2, #1
   1b1a0:	strb	r2, [r4, #76]	; 0x4c
   1b1a4:	ldr	r0, [r4, #4]
   1b1a8:	mov	r2, r3
   1b1ac:	mov	r1, r9
   1b1b0:	str	r3, [sp, #12]
   1b1b4:	add	r0, r0, r5
   1b1b8:	bl	1131c <memcpy@plt>
   1b1bc:	ldr	r3, [sp, #12]
   1b1c0:	lsl	r2, r5, #2
   1b1c4:	ldr	r0, [r4, #8]
   1b1c8:	ldr	ip, [r4, #12]
   1b1cc:	cmp	r3, #1
   1b1d0:	add	lr, r0, r2
   1b1d4:	str	sl, [r0, r5, lsl #2]
   1b1d8:	add	r2, ip, r2
   1b1dc:	str	r7, [ip, r5, lsl #2]
   1b1e0:	bls	1b25c <ftello64@plt+0x9c1c>
   1b1e4:	cmp	r8, #1
   1b1e8:	movls	r2, #1
   1b1ec:	bls	1b228 <ftello64@plt+0x9be8>
   1b1f0:	cmp	r8, r3
   1b1f4:	mov	r1, r2
   1b1f8:	movcc	sl, r8
   1b1fc:	movcs	sl, r3
   1b200:	mov	r2, #1
   1b204:	mvn	r6, #0
   1b208:	add	r9, r2, r7
   1b20c:	add	r2, r2, #1
   1b210:	cmp	r2, sl
   1b214:	str	r9, [r1, #4]!
   1b218:	str	r6, [lr, #4]!
   1b21c:	bcc	1b208 <ftello64@plt+0x9bc8>
   1b220:	cmp	r2, r3
   1b224:	bcs	1b25c <ftello64@plt+0x9c1c>
   1b228:	ldr	lr, [sp, #8]
   1b22c:	sub	r1, r5, #-1073741823	; 0xc0000001
   1b230:	mvn	r5, #0
   1b234:	add	r1, r1, r2
   1b238:	lsl	r1, r1, #2
   1b23c:	add	ip, ip, r1
   1b240:	add	r0, r0, r1
   1b244:	add	lr, lr, r7
   1b248:	add	r2, r2, #1
   1b24c:	str	lr, [ip, #4]!
   1b250:	cmp	r3, r2
   1b254:	str	r5, [r0, #4]!
   1b258:	bhi	1b248 <ftello64@plt+0x9c08>
   1b25c:	ldr	r6, [r4, #48]	; 0x30
   1b260:	sub	r2, r3, r8
   1b264:	ldr	r1, [r4, #52]	; 0x34
   1b268:	add	r6, r2, r6
   1b26c:	cmp	r1, r7
   1b270:	str	r6, [r4, #48]	; 0x30
   1b274:	ble	1b284 <ftello64@plt+0x9c44>
   1b278:	ldr	r1, [r4, #56]	; 0x38
   1b27c:	add	r2, r1, r2
   1b280:	str	r2, [r4, #56]	; 0x38
   1b284:	ldr	r2, [r4, #36]	; 0x24
   1b288:	add	r7, r8, r7
   1b28c:	ldr	r5, [sp, #4]
   1b290:	cmp	r6, r2
   1b294:	movge	r6, r2
   1b298:	b	1aca0 <ftello64@plt+0x9660>
   1b29c:	add	r9, sp, #40	; 0x28
   1b2a0:	b	1aff8 <ftello64@plt+0x99b8>
   1b2a4:	lsl	r0, r0, #2
   1b2a8:	str	r3, [sp, #12]
   1b2ac:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1b2b0:	cmp	r0, #0
   1b2b4:	str	r0, [r4, #12]
   1b2b8:	moveq	r0, #12
   1b2bc:	ldr	r3, [sp, #12]
   1b2c0:	bne	1b0fc <ftello64@plt+0x9abc>
   1b2c4:	b	1adc0 <ftello64@plt+0x9780>
   1b2c8:	mov	r1, r0
   1b2cc:	b	1b16c <ftello64@plt+0x9b2c>
   1b2d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1b2d4:	mov	r4, r0
   1b2d8:	ldr	ip, [r0, #8]
   1b2dc:	strd	r6, [sp, #8]
   1b2e0:	ldr	r6, [r0, #4]
   1b2e4:	strd	r8, [sp, #16]
   1b2e8:	str	sl, [sp, #24]
   1b2ec:	str	lr, [sp, #28]
   1b2f0:	sub	sp, sp, #8
   1b2f4:	add	r3, sp, #8
   1b2f8:	cmp	ip, r6
   1b2fc:	stmdb	r3, {r1, r2}
   1b300:	ldrb	r5, [sp, #4]
   1b304:	bcs	1b3d4 <ftello64@plt+0x9d94>
   1b308:	ldr	r7, [r0, #12]
   1b30c:	ldr	r6, [r0, #20]
   1b310:	lsl	r0, ip, #3
   1b314:	cmp	r5, #5
   1b318:	ldr	lr, [r4]
   1b31c:	ldrd	r2, [sp]
   1b320:	add	r1, lr, r0
   1b324:	strd	r2, [lr, r0]
   1b328:	ldr	r3, [r1, #4]
   1b32c:	bfc	r3, #8, #10
   1b330:	str	r3, [r1, #4]
   1b334:	beq	1b3c0 <ftello64@plt+0x9d80>
   1b338:	sub	r5, r5, #6
   1b33c:	clz	r5, r5
   1b340:	lsr	r5, r5, #5
   1b344:	ldrb	r3, [r1, #6]
   1b348:	mvn	r0, #0
   1b34c:	mov	r2, #0
   1b350:	bfi	r3, r5, #4, #1
   1b354:	strb	r3, [r1, #6]
   1b358:	str	r0, [r7, ip, lsl #2]
   1b35c:	ldr	r3, [r4, #8]
   1b360:	add	r3, r3, r3, lsl #1
   1b364:	lsl	r3, r3, #2
   1b368:	add	r1, r6, r3
   1b36c:	str	r2, [r6, r3]
   1b370:	str	r2, [r1, #4]
   1b374:	str	r2, [r1, #8]
   1b378:	ldr	r3, [r4, #8]
   1b37c:	ldr	r0, [r4, #24]
   1b380:	add	r3, r3, r3, lsl #1
   1b384:	lsl	r3, r3, #2
   1b388:	add	r1, r0, r3
   1b38c:	str	r2, [r0, r3]
   1b390:	str	r2, [r1, #4]
   1b394:	str	r2, [r1, #8]
   1b398:	ldr	r0, [r4, #8]
   1b39c:	add	r3, r0, #1
   1b3a0:	str	r3, [r4, #8]
   1b3a4:	add	sp, sp, #8
   1b3a8:	ldrd	r4, [sp]
   1b3ac:	ldrd	r6, [sp, #8]
   1b3b0:	ldrd	r8, [sp, #16]
   1b3b4:	ldr	sl, [sp, #24]
   1b3b8:	add	sp, sp, #28
   1b3bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b3c0:	ldr	r5, [r4, #92]	; 0x5c
   1b3c4:	cmp	r5, #1
   1b3c8:	movle	r5, #0
   1b3cc:	movgt	r5, #1
   1b3d0:	b	1b344 <ftello64@plt+0x9d04>
   1b3d4:	lsl	r9, r6, #1
   1b3d8:	movw	r3, #21845	; 0x5555
   1b3dc:	movt	r3, #5461	; 0x1555
   1b3e0:	cmp	r9, r3
   1b3e4:	bhi	1b4a0 <ftello64@plt+0x9e60>
   1b3e8:	lsl	r1, r6, #4
   1b3ec:	ldr	r0, [r0]
   1b3f0:	bl	2eb50 <ftello64@plt+0x1d510>
   1b3f4:	cmp	r0, #0
   1b3f8:	beq	1b4a0 <ftello64@plt+0x9e60>
   1b3fc:	lsl	r8, r6, #3
   1b400:	str	r0, [r4]
   1b404:	add	r6, r9, r6
   1b408:	ldr	r0, [r4, #12]
   1b40c:	mov	r1, r8
   1b410:	bl	2eb50 <ftello64@plt+0x1d510>
   1b414:	mov	r7, r0
   1b418:	mov	r1, r8
   1b41c:	lsl	r8, r6, #3
   1b420:	ldr	r0, [r4, #16]
   1b424:	bl	2eb50 <ftello64@plt+0x1d510>
   1b428:	mov	sl, r0
   1b42c:	mov	r1, r8
   1b430:	ldr	r0, [r4, #20]
   1b434:	bl	2eb50 <ftello64@plt+0x1d510>
   1b438:	mov	r6, r0
   1b43c:	mov	r1, r8
   1b440:	ldr	r0, [r4, #24]
   1b444:	bl	2eb50 <ftello64@plt+0x1d510>
   1b448:	cmp	sl, #0
   1b44c:	cmpne	r7, #0
   1b450:	mov	r8, r0
   1b454:	beq	1b480 <ftello64@plt+0x9e40>
   1b458:	cmp	r0, #0
   1b45c:	cmpne	r6, #0
   1b460:	beq	1b480 <ftello64@plt+0x9e40>
   1b464:	str	r9, [r4, #4]
   1b468:	str	r7, [r4, #12]
   1b46c:	str	sl, [r4, #16]
   1b470:	str	r6, [r4, #20]
   1b474:	str	r0, [r4, #24]
   1b478:	ldr	ip, [r4, #8]
   1b47c:	b	1b310 <ftello64@plt+0x9cd0>
   1b480:	mov	r0, r7
   1b484:	bl	15568 <ftello64@plt+0x3f28>
   1b488:	mov	r0, sl
   1b48c:	bl	15568 <ftello64@plt+0x3f28>
   1b490:	mov	r0, r6
   1b494:	bl	15568 <ftello64@plt+0x3f28>
   1b498:	mov	r0, r8
   1b49c:	bl	15568 <ftello64@plt+0x3f28>
   1b4a0:	mvn	r0, #0
   1b4a4:	b	1b3a4 <ftello64@plt+0x9d64>
   1b4a8:	ldr	r3, [r0, #124]	; 0x7c
   1b4ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b4b0:	strd	r6, [sp, #8]
   1b4b4:	str	r8, [sp, #16]
   1b4b8:	mov	r8, r0
   1b4bc:	str	lr, [sp, #20]
   1b4c0:	cmp	r3, #0
   1b4c4:	ble	1b548 <ftello64@plt+0x9f08>
   1b4c8:	mov	r7, #0
   1b4cc:	ldr	r3, [r8, #132]	; 0x84
   1b4d0:	ldr	r6, [r3, r7, lsl #2]
   1b4d4:	ldr	r3, [r6, #16]
   1b4d8:	cmp	r3, #0
   1b4dc:	ble	1b50c <ftello64@plt+0x9ecc>
   1b4e0:	mov	r4, #0
   1b4e4:	ldr	r3, [r6, #20]
   1b4e8:	ldr	r5, [r3, r4, lsl #2]
   1b4ec:	add	r4, r4, #1
   1b4f0:	ldr	r0, [r5, #16]
   1b4f4:	bl	15568 <ftello64@plt+0x3f28>
   1b4f8:	mov	r0, r5
   1b4fc:	bl	15568 <ftello64@plt+0x3f28>
   1b500:	ldr	r3, [r6, #16]
   1b504:	cmp	r3, r4
   1b508:	bgt	1b4e4 <ftello64@plt+0x9ea4>
   1b50c:	ldr	r0, [r6, #20]
   1b510:	bl	15568 <ftello64@plt+0x3f28>
   1b514:	ldr	r3, [r6, #8]
   1b518:	cmp	r3, #0
   1b51c:	beq	1b568 <ftello64@plt+0x9f28>
   1b520:	ldr	r0, [r3, #8]
   1b524:	add	r7, r7, #1
   1b528:	bl	15568 <ftello64@plt+0x3f28>
   1b52c:	ldr	r0, [r6, #8]
   1b530:	bl	15568 <ftello64@plt+0x3f28>
   1b534:	mov	r0, r6
   1b538:	bl	15568 <ftello64@plt+0x3f28>
   1b53c:	ldr	r3, [r8, #124]	; 0x7c
   1b540:	cmp	r3, r7
   1b544:	bgt	1b4cc <ftello64@plt+0x9e8c>
   1b548:	mov	r3, #0
   1b54c:	ldrd	r4, [sp]
   1b550:	ldrd	r6, [sp, #8]
   1b554:	str	r3, [r8, #108]	; 0x6c
   1b558:	str	r3, [r8, #124]	; 0x7c
   1b55c:	ldr	r8, [sp, #16]
   1b560:	add	sp, sp, #20
   1b564:	pop	{pc}		; (ldr pc, [sp], #4)
   1b568:	mov	r0, r6
   1b56c:	add	r7, r7, #1
   1b570:	bl	15568 <ftello64@plt+0x3f28>
   1b574:	ldr	r3, [r8, #124]	; 0x7c
   1b578:	cmp	r3, r7
   1b57c:	bgt	1b4cc <ftello64@plt+0x9e8c>
   1b580:	b	1b548 <ftello64@plt+0x9f08>
   1b584:	ldr	r3, [r0]
   1b588:	strd	r4, [sp, #-16]!
   1b58c:	mov	r4, r0
   1b590:	str	r6, [sp, #8]
   1b594:	mov	r6, r1
   1b598:	str	lr, [sp, #12]
   1b59c:	cmp	r3, #0
   1b5a0:	beq	1b5d4 <ftello64@plt+0x9f94>
   1b5a4:	ldmib	r0, {r1, r5}
   1b5a8:	cmp	r1, #0
   1b5ac:	bne	1b618 <ftello64@plt+0x9fd8>
   1b5b0:	str	r6, [r5]
   1b5b4:	mov	r0, #1
   1b5b8:	ldr	r3, [r4, #4]
   1b5bc:	add	r3, r3, r0
   1b5c0:	str	r3, [r4, #4]
   1b5c4:	ldrd	r4, [sp]
   1b5c8:	ldr	r6, [sp, #8]
   1b5cc:	add	sp, sp, #12
   1b5d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5d4:	mov	r5, #1
   1b5d8:	mov	r0, #4
   1b5dc:	str	r5, [r4]
   1b5e0:	str	r5, [r4, #4]
   1b5e4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1b5e8:	mov	r3, r0
   1b5ec:	cmp	r0, #0
   1b5f0:	str	r0, [r4, #8]
   1b5f4:	streq	r3, [r4]
   1b5f8:	streq	r3, [r4, #4]
   1b5fc:	beq	1b5c4 <ftello64@plt+0x9f84>
   1b600:	mov	r0, r5
   1b604:	str	r6, [r3]
   1b608:	ldrd	r4, [sp]
   1b60c:	ldr	r6, [sp, #8]
   1b610:	add	sp, sp, #12
   1b614:	pop	{pc}		; (ldr pc, [sp], #4)
   1b618:	cmp	r3, r1
   1b61c:	beq	1b69c <ftello64@plt+0xa05c>
   1b620:	ldr	r3, [r5]
   1b624:	mov	r2, r1
   1b628:	cmp	r3, r6
   1b62c:	ble	1b664 <ftello64@plt+0xa024>
   1b630:	cmp	r1, #0
   1b634:	ble	1b64c <ftello64@plt+0xa00c>
   1b638:	lsl	r2, r1, #2
   1b63c:	add	r0, r5, #4
   1b640:	mov	r1, r5
   1b644:	bl	112e0 <memmove@plt>
   1b648:	mov	r2, #0
   1b64c:	str	r6, [r5, r2, lsl #2]
   1b650:	mov	r0, #1
   1b654:	ldr	r3, [r4, #4]
   1b658:	add	r3, r3, r0
   1b65c:	str	r3, [r4, #4]
   1b660:	b	1b5c4 <ftello64@plt+0x9f84>
   1b664:	sub	r3, r1, #-1073741823	; 0xc0000001
   1b668:	ldr	r0, [r5, r3, lsl #2]
   1b66c:	lsl	r3, r3, #2
   1b670:	cmp	r6, r0
   1b674:	bge	1b64c <ftello64@plt+0xa00c>
   1b678:	add	r3, r3, #4
   1b67c:	add	r3, r5, r3
   1b680:	str	r0, [r3], #-4
   1b684:	sub	r1, r1, #1
   1b688:	ldr	r0, [r3, #-4]
   1b68c:	mov	r2, r1
   1b690:	cmp	r0, r6
   1b694:	bgt	1b680 <ftello64@plt+0xa040>
   1b698:	b	1b64c <ftello64@plt+0xa00c>
   1b69c:	lsl	r3, r1, #1
   1b6a0:	mov	r0, r5
   1b6a4:	lsl	r1, r1, #3
   1b6a8:	str	r3, [r4]
   1b6ac:	bl	2eb50 <ftello64@plt+0x1d510>
   1b6b0:	subs	r5, r0, #0
   1b6b4:	beq	1b6c4 <ftello64@plt+0xa084>
   1b6b8:	str	r5, [r4, #8]
   1b6bc:	ldr	r1, [r4, #4]
   1b6c0:	b	1b620 <ftello64@plt+0x9fe0>
   1b6c4:	mov	r0, r5
   1b6c8:	b	1b5c4 <ftello64@plt+0x9f84>
   1b6cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b6d0:	subs	r4, r0, #0
   1b6d4:	strd	r6, [sp, #8]
   1b6d8:	str	r8, [sp, #16]
   1b6dc:	str	lr, [sp, #20]
   1b6e0:	ldr	r7, [sp, #28]
   1b6e4:	beq	1b790 <ftello64@plt+0xa150>
   1b6e8:	ldr	ip, [r4]
   1b6ec:	cmp	ip, #0
   1b6f0:	beq	1b790 <ftello64@plt+0xa150>
   1b6f4:	sub	ip, ip, #1
   1b6f8:	ldr	lr, [r4, #8]
   1b6fc:	mov	r0, r3
   1b700:	add	r5, ip, ip, lsl #1
   1b704:	mov	r8, r1
   1b708:	lsl	r6, r2, #3
   1b70c:	lsl	r5, r5, #3
   1b710:	mov	r2, r6
   1b714:	ldr	r3, [lr, r5]
   1b718:	add	lr, lr, r5
   1b71c:	ldr	r1, [lr, #8]
   1b720:	str	ip, [r4]
   1b724:	str	r3, [r8]
   1b728:	bl	1131c <memcpy@plt>
   1b72c:	ldr	r3, [r4, #8]
   1b730:	mov	r2, r6
   1b734:	ldr	r0, [sp, #24]
   1b738:	add	r3, r3, r5
   1b73c:	ldr	r1, [r3, #8]
   1b740:	add	r1, r1, r6
   1b744:	bl	1131c <memcpy@plt>
   1b748:	ldr	r0, [r7, #8]
   1b74c:	bl	15568 <ftello64@plt+0x3f28>
   1b750:	ldr	r3, [r4, #8]
   1b754:	add	r3, r3, r5
   1b758:	ldr	r0, [r3, #8]
   1b75c:	bl	15568 <ftello64@plt+0x3f28>
   1b760:	ldr	r3, [r4, #8]
   1b764:	add	r5, r3, r5
   1b768:	ldr	r0, [r5, #4]
   1b76c:	ldrd	r2, [r5, #12]
   1b770:	strd	r2, [r7]
   1b774:	ldr	r3, [r5, #20]
   1b778:	str	r3, [r7, #8]
   1b77c:	ldrd	r4, [sp]
   1b780:	ldrd	r6, [sp, #8]
   1b784:	ldr	r8, [sp, #16]
   1b788:	add	sp, sp, #20
   1b78c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b790:	mvn	r0, #0
   1b794:	b	1b77c <ftello64@plt+0xa13c>
   1b798:	ldr	ip, [r1, #4]
   1b79c:	cmp	ip, #0
   1b7a0:	beq	1b938 <ftello64@plt+0xa2f8>
   1b7a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1b7a8:	strd	r6, [sp, #8]
   1b7ac:	str	lr, [sp, #28]
   1b7b0:	ldr	lr, [r2, #4]
   1b7b4:	strd	r8, [sp, #16]
   1b7b8:	str	sl, [sp, #24]
   1b7bc:	cmp	lr, #0
   1b7c0:	beq	1b8c0 <ftello64@plt+0xa280>
   1b7c4:	ldr	r4, [r0]
   1b7c8:	mov	r9, r2
   1b7cc:	add	r2, ip, lr
   1b7d0:	mov	r8, r1
   1b7d4:	mov	r7, r0
   1b7d8:	ldmib	r0, {r3, sl}
   1b7dc:	add	r1, r2, r3
   1b7e0:	cmp	r1, r4
   1b7e4:	bgt	1b948 <ftello64@plt+0xa308>
   1b7e8:	ldr	r0, [r8, #8]
   1b7ec:	add	r1, r3, ip
   1b7f0:	sub	r5, ip, #1
   1b7f4:	sub	r6, lr, #1
   1b7f8:	add	r1, r1, lr
   1b7fc:	ldr	r2, [r9, #8]
   1b800:	sub	r3, r3, #1
   1b804:	ldr	ip, [r0, r5, lsl #2]
   1b808:	ldr	lr, [r2, r6, lsl #2]
   1b80c:	cmp	ip, lr
   1b810:	beq	1b82c <ftello64@plt+0xa1ec>
   1b814:	bge	1b8e0 <ftello64@plt+0xa2a0>
   1b818:	subs	r6, r6, #1
   1b81c:	bmi	1b87c <ftello64@plt+0xa23c>
   1b820:	ldr	lr, [r2, r6, lsl #2]
   1b824:	cmp	ip, lr
   1b828:	bne	1b814 <ftello64@plt+0xa1d4>
   1b82c:	cmp	r3, #0
   1b830:	blt	1b85c <ftello64@plt+0xa21c>
   1b834:	ldr	r4, [sl, r3, lsl #2]
   1b838:	add	lr, sl, r3, lsl #2
   1b83c:	cmp	r4, ip
   1b840:	bgt	1b854 <ftello64@plt+0xa214>
   1b844:	b	1b8f0 <ftello64@plt+0xa2b0>
   1b848:	ldr	r4, [lr, #-4]!
   1b84c:	cmp	r4, ip
   1b850:	ble	1b8f0 <ftello64@plt+0xa2b0>
   1b854:	subs	r3, r3, #1
   1b858:	bcs	1b848 <ftello64@plt+0xa208>
   1b85c:	sub	r1, r1, #1
   1b860:	str	ip, [sl, r1, lsl #2]
   1b864:	subs	r5, r5, #1
   1b868:	bmi	1b87c <ftello64@plt+0xa23c>
   1b86c:	subs	r6, r6, #1
   1b870:	bmi	1b87c <ftello64@plt+0xa23c>
   1b874:	ldr	ip, [r0, r5, lsl #2]
   1b878:	b	1b820 <ftello64@plt+0xa1e0>
   1b87c:	ldr	ip, [r7, #4]
   1b880:	ldr	r0, [r8, #4]
   1b884:	ldr	r2, [r9, #4]
   1b888:	sub	r3, ip, #1
   1b88c:	add	r0, ip, r0
   1b890:	add	r0, r0, r2
   1b894:	sub	r2, r0, r1
   1b898:	sub	r0, r0, #1
   1b89c:	add	ip, ip, r2
   1b8a0:	cmp	r3, #0
   1b8a4:	cmpge	r2, #0
   1b8a8:	str	ip, [r7, #4]
   1b8ac:	bgt	1b90c <ftello64@plt+0xa2cc>
   1b8b0:	lsl	r2, r2, #2
   1b8b4:	add	r1, sl, r1, lsl #2
   1b8b8:	mov	r0, sl
   1b8bc:	bl	1131c <memcpy@plt>
   1b8c0:	mov	ip, #0
   1b8c4:	ldrd	r4, [sp]
   1b8c8:	mov	r0, ip
   1b8cc:	ldrd	r6, [sp, #8]
   1b8d0:	ldrd	r8, [sp, #16]
   1b8d4:	ldr	sl, [sp, #24]
   1b8d8:	add	sp, sp, #28
   1b8dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b8e0:	subs	r5, r5, #1
   1b8e4:	bmi	1b87c <ftello64@plt+0xa23c>
   1b8e8:	ldr	ip, [r0, r5, lsl #2]
   1b8ec:	b	1b80c <ftello64@plt+0xa1cc>
   1b8f0:	cmp	r4, ip
   1b8f4:	bne	1b85c <ftello64@plt+0xa21c>
   1b8f8:	b	1b864 <ftello64@plt+0xa224>
   1b8fc:	sub	r3, r3, #1
   1b900:	str	ip, [sl, r4, lsl #2]
   1b904:	cmn	r3, #1
   1b908:	beq	1b940 <ftello64@plt+0xa300>
   1b90c:	ldr	lr, [sl, r0, lsl #2]
   1b910:	add	r4, r3, r2
   1b914:	ldr	ip, [sl, r3, lsl #2]
   1b918:	cmp	lr, ip
   1b91c:	ble	1b8fc <ftello64@plt+0xa2bc>
   1b920:	subs	r2, r2, #1
   1b924:	sub	r0, r0, #1
   1b928:	str	lr, [sl, r4, lsl #2]
   1b92c:	bne	1b90c <ftello64@plt+0xa2cc>
   1b930:	ldr	sl, [r7, #8]
   1b934:	b	1b8b4 <ftello64@plt+0xa274>
   1b938:	mov	r0, ip
   1b93c:	bx	lr
   1b940:	ldr	sl, [r7, #8]
   1b944:	b	1b8b0 <ftello64@plt+0xa270>
   1b948:	add	r4, r2, r4
   1b94c:	mov	r0, sl
   1b950:	lsl	r1, r4, #2
   1b954:	bl	2eb50 <ftello64@plt+0x1d510>
   1b958:	subs	sl, r0, #0
   1b95c:	beq	1b978 <ftello64@plt+0xa338>
   1b960:	ldr	ip, [r8, #4]
   1b964:	ldr	lr, [r9, #4]
   1b968:	str	r4, [r7]
   1b96c:	str	sl, [r7, #8]
   1b970:	ldr	r3, [r7, #4]
   1b974:	b	1b7e8 <ftello64@plt+0xa1a8>
   1b978:	mov	ip, #12
   1b97c:	b	1b8c4 <ftello64@plt+0xa284>
   1b980:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b984:	strd	r6, [sp, #8]
   1b988:	subs	r6, r1, #0
   1b98c:	str	r8, [sp, #16]
   1b990:	str	lr, [sp, #20]
   1b994:	beq	1baa4 <ftello64@plt+0xa464>
   1b998:	ldr	r2, [r6, #4]
   1b99c:	cmp	r2, #0
   1b9a0:	mov	ip, r2
   1b9a4:	beq	1baa4 <ftello64@plt+0xa464>
   1b9a8:	ldm	r0, {r1, r3}
   1b9ac:	mov	r5, r0
   1b9b0:	add	r4, r3, r2, lsl #1
   1b9b4:	cmp	r1, r4
   1b9b8:	blt	1bae0 <ftello64@plt+0xa4a0>
   1b9bc:	cmp	r3, #0
   1b9c0:	beq	1bb20 <ftello64@plt+0xa4e0>
   1b9c4:	sub	r2, r2, #1
   1b9c8:	sub	r3, r3, #1
   1b9cc:	mvn	lr, r3
   1b9d0:	mvn	ip, r2
   1b9d4:	tst	lr, ip
   1b9d8:	bpl	1ba34 <ftello64@plt+0xa3f4>
   1b9dc:	ldr	r7, [r5, #8]
   1b9e0:	ldr	r8, [r6, #8]
   1b9e4:	b	1ba0c <ftello64@plt+0xa3cc>
   1b9e8:	subge	r3, r3, #1
   1b9ec:	mvnge	lr, r3
   1b9f0:	bge	1ba04 <ftello64@plt+0xa3c4>
   1b9f4:	sub	r2, r2, #1
   1b9f8:	sub	r4, r4, #1
   1b9fc:	mvn	ip, r2
   1ba00:	str	r1, [r7, r4, lsl #2]
   1ba04:	tst	ip, lr
   1ba08:	bpl	1ba34 <ftello64@plt+0xa3f4>
   1ba0c:	ldr	r0, [r7, r3, lsl #2]
   1ba10:	ldr	r1, [r8, r2, lsl #2]
   1ba14:	cmp	r0, r1
   1ba18:	bne	1b9e8 <ftello64@plt+0xa3a8>
   1ba1c:	sub	r2, r2, #1
   1ba20:	sub	r3, r3, #1
   1ba24:	mvn	lr, r3
   1ba28:	mvn	ip, r2
   1ba2c:	tst	ip, lr
   1ba30:	bmi	1ba0c <ftello64@plt+0xa3cc>
   1ba34:	cmp	r2, #0
   1ba38:	blt	1ba58 <ftello64@plt+0xa418>
   1ba3c:	ldr	r0, [r5, #8]
   1ba40:	add	r2, r2, #1
   1ba44:	sub	r4, r4, r2
   1ba48:	lsl	r2, r2, #2
   1ba4c:	ldr	r1, [r6, #8]
   1ba50:	add	r0, r0, r4, lsl #2
   1ba54:	bl	1131c <memcpy@plt>
   1ba58:	ldr	r3, [r5, #4]
   1ba5c:	ldr	r0, [r6, #4]
   1ba60:	add	r0, r3, r0, lsl #1
   1ba64:	subs	r2, r0, r4
   1ba68:	sub	r0, r0, #1
   1ba6c:	beq	1baa4 <ftello64@plt+0xa464>
   1ba70:	ldr	r1, [r5, #8]
   1ba74:	add	ip, r3, r2
   1ba78:	sub	r3, r3, #1
   1ba7c:	str	ip, [r5, #4]
   1ba80:	ldr	lr, [r1, r0, lsl #2]
   1ba84:	add	r5, r3, r2
   1ba88:	ldr	ip, [r1, r3, lsl #2]
   1ba8c:	cmp	lr, ip
   1ba90:	ble	1babc <ftello64@plt+0xa47c>
   1ba94:	subs	r2, r2, #1
   1ba98:	sub	r0, r0, #1
   1ba9c:	str	lr, [r1, r5, lsl #2]
   1baa0:	bne	1ba80 <ftello64@plt+0xa440>
   1baa4:	mov	r0, #0
   1baa8:	ldrd	r4, [sp]
   1baac:	ldrd	r6, [sp, #8]
   1bab0:	ldr	r8, [sp, #16]
   1bab4:	add	sp, sp, #20
   1bab8:	pop	{pc}		; (ldr pc, [sp], #4)
   1babc:	subs	r3, r3, #1
   1bac0:	str	ip, [r1, r5, lsl #2]
   1bac4:	bpl	1ba80 <ftello64@plt+0xa440>
   1bac8:	mov	r0, r1
   1bacc:	lsl	r2, r2, #2
   1bad0:	add	r1, r1, r4, lsl #2
   1bad4:	bl	1131c <memcpy@plt>
   1bad8:	mov	r0, #0
   1badc:	b	1baa8 <ftello64@plt+0xa468>
   1bae0:	add	r2, r2, r1
   1bae4:	ldr	r0, [r0, #8]
   1bae8:	lsl	r1, r2, #3
   1baec:	lsl	r4, r2, #1
   1baf0:	bl	2eb50 <ftello64@plt+0x1d510>
   1baf4:	cmp	r0, #0
   1baf8:	beq	1bb3c <ftello64@plt+0xa4fc>
   1bafc:	ldr	r3, [r5, #4]
   1bb00:	str	r4, [r5]
   1bb04:	str	r0, [r5, #8]
   1bb08:	cmp	r3, #0
   1bb0c:	ldreq	ip, [r6, #4]
   1bb10:	beq	1bb24 <ftello64@plt+0xa4e4>
   1bb14:	ldr	r2, [r6, #4]
   1bb18:	add	r4, r3, r2, lsl #1
   1bb1c:	b	1b9c4 <ftello64@plt+0xa384>
   1bb20:	ldr	r0, [r0, #8]
   1bb24:	ldr	r1, [r6, #8]
   1bb28:	str	ip, [r5, #4]
   1bb2c:	ldr	r2, [r6, #4]
   1bb30:	lsl	r2, r2, #2
   1bb34:	bl	1131c <memcpy@plt>
   1bb38:	b	1baa4 <ftello64@plt+0xa464>
   1bb3c:	mov	r0, #12
   1bb40:	b	1baa8 <ftello64@plt+0xa468>
   1bb44:	cmp	r1, #0
   1bb48:	strd	r4, [sp, #-16]!
   1bb4c:	mov	r5, r0
   1bb50:	str	r6, [sp, #8]
   1bb54:	str	lr, [sp, #12]
   1bb58:	blt	1bc0c <ftello64@plt+0xa5cc>
   1bb5c:	ldr	r3, [r0, #48]	; 0x30
   1bb60:	cmp	r3, r1
   1bb64:	beq	1bc20 <ftello64@plt+0xa5e0>
   1bb68:	ldr	r3, [r0, #80]	; 0x50
   1bb6c:	cmp	r3, #1
   1bb70:	ble	1bbc0 <ftello64@plt+0xa580>
   1bb74:	ldr	r3, [r0, #8]
   1bb78:	add	r3, r3, r1, lsl #2
   1bb7c:	b	1bb88 <ftello64@plt+0xa548>
   1bb80:	cmn	r1, #1
   1bb84:	beq	1bc0c <ftello64@plt+0xa5cc>
   1bb88:	ldr	r4, [r3], #-4
   1bb8c:	sub	r1, r1, #1
   1bb90:	cmn	r4, #1
   1bb94:	beq	1bb80 <ftello64@plt+0xa540>
   1bb98:	ldrb	r3, [r5, #78]	; 0x4e
   1bb9c:	cmp	r3, #0
   1bba0:	bne	1bc30 <ftello64@plt+0xa5f0>
   1bba4:	cmp	r4, #10
   1bba8:	movne	r0, #0
   1bbac:	beq	1bbec <ftello64@plt+0xa5ac>
   1bbb0:	ldrd	r4, [sp]
   1bbb4:	ldr	r6, [sp, #8]
   1bbb8:	add	sp, sp, #12
   1bbbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1bbc0:	ldr	r3, [r0, #4]
   1bbc4:	ldr	r0, [r0, #68]	; 0x44
   1bbc8:	ldrb	r3, [r3, r1]
   1bbcc:	asr	r1, r3, #5
   1bbd0:	and	r2, r3, #31
   1bbd4:	ldr	r0, [r0, r1, lsl #2]
   1bbd8:	lsr	r0, r0, r2
   1bbdc:	ands	r0, r0, #1
   1bbe0:	bne	1bbb0 <ftello64@plt+0xa570>
   1bbe4:	cmp	r3, #10
   1bbe8:	bne	1bbb0 <ftello64@plt+0xa570>
   1bbec:	ldrb	r3, [r5, #77]	; 0x4d
   1bbf0:	ldrd	r4, [sp]
   1bbf4:	ldr	r6, [sp, #8]
   1bbf8:	add	sp, sp, #12
   1bbfc:	cmp	r3, #0
   1bc00:	moveq	r0, #0
   1bc04:	movne	r0, #2
   1bc08:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc0c:	ldr	r6, [sp, #8]
   1bc10:	ldr	r0, [r5, #60]	; 0x3c
   1bc14:	ldrd	r4, [sp]
   1bc18:	add	sp, sp, #12
   1bc1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc20:	tst	r2, #2
   1bc24:	movne	r0, #8
   1bc28:	moveq	r0, #10
   1bc2c:	b	1bbb0 <ftello64@plt+0xa570>
   1bc30:	mov	r0, r4
   1bc34:	bl	114f0 <iswalnum@plt>
   1bc38:	sub	r3, r4, #95	; 0x5f
   1bc3c:	cmp	r0, #0
   1bc40:	clz	r3, r3
   1bc44:	lsr	r3, r3, #5
   1bc48:	movne	r3, #1
   1bc4c:	cmp	r3, #0
   1bc50:	movne	r0, #1
   1bc54:	bne	1bbb0 <ftello64@plt+0xa570>
   1bc58:	b	1bba4 <ftello64@plt+0xa564>
   1bc5c:	ldrb	ip, [r1, #4]
   1bc60:	str	r4, [sp, #-8]!
   1bc64:	ldr	r3, [r0, #4]
   1bc68:	str	lr, [sp, #4]
   1bc6c:	sub	ip, ip, #1
   1bc70:	ldrb	r3, [r3, r2]
   1bc74:	cmp	ip, #6
   1bc78:	ldrls	pc, [pc, ip, lsl #2]
   1bc7c:	b	1bca8 <ftello64@plt+0xa668>
   1bc80:	muleq	r1, ip, ip
   1bc84:	andeq	fp, r1, r8, lsr #25
   1bc88:	andeq	fp, r1, ip, asr #26
   1bc8c:	andeq	fp, r1, r8, lsr #25
   1bc90:	andeq	fp, r1, r0, asr #25
   1bc94:	andeq	fp, r1, r8, lsr #25
   1bc98:			; <UNDEFINED> instruction: 0x0001bcb8
   1bc9c:	ldrb	ip, [r1]
   1bca0:	cmp	ip, r3
   1bca4:	beq	1bce0 <ftello64@plt+0xa6a0>
   1bca8:	mov	r0, #0
   1bcac:	ldr	r4, [sp]
   1bcb0:	add	sp, sp, #4
   1bcb4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bcb8:	tst	r3, #128	; 0x80
   1bcbc:	bne	1bca8 <ftello64@plt+0xa668>
   1bcc0:	cmp	r3, #10
   1bcc4:	beq	1bd80 <ftello64@plt+0xa740>
   1bcc8:	cmp	r3, #0
   1bccc:	bne	1bce0 <ftello64@plt+0xa6a0>
   1bcd0:	ldr	ip, [r0, #84]	; 0x54
   1bcd4:	ldr	ip, [ip, #128]	; 0x80
   1bcd8:	tst	ip, #128	; 0x80
   1bcdc:	bne	1bca8 <ftello64@plt+0xa668>
   1bce0:	ldr	r4, [r1, #4]
   1bce4:	mov	r3, #65280	; 0xff00
   1bce8:	movt	r3, #3
   1bcec:	and	r3, r3, r4
   1bcf0:	cmp	r3, #0
   1bcf4:	beq	1bd3c <ftello64@plt+0xa6fc>
   1bcf8:	mov	r1, r2
   1bcfc:	ldr	r2, [r0, #88]	; 0x58
   1bd00:	bl	1bb44 <ftello64@plt+0xa504>
   1bd04:	ubfx	r1, r4, #8, #10
   1bd08:	ands	r2, r1, #4
   1bd0c:	bne	1bd6c <ftello64@plt+0xa72c>
   1bd10:	tst	r1, #8
   1bd14:	beq	1bd20 <ftello64@plt+0xa6e0>
   1bd18:	tst	r0, #1
   1bd1c:	bne	1bca8 <ftello64@plt+0xa668>
   1bd20:	tst	r1, #32
   1bd24:	beq	1bd30 <ftello64@plt+0xa6f0>
   1bd28:	ands	r3, r0, #2
   1bd2c:	beq	1bca8 <ftello64@plt+0xa668>
   1bd30:	tst	r1, #128	; 0x80
   1bd34:	ubfxne	r0, r0, #3, #1
   1bd38:	bne	1bcac <ftello64@plt+0xa66c>
   1bd3c:	ldr	r4, [sp]
   1bd40:	add	sp, sp, #4
   1bd44:	mov	r0, #1
   1bd48:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd4c:	ldr	ip, [r1]
   1bd50:	asr	lr, r3, #5
   1bd54:	and	r3, r3, #31
   1bd58:	ldr	ip, [ip, lr, lsl #2]
   1bd5c:	lsr	r3, ip, r3
   1bd60:	ands	r3, r3, #1
   1bd64:	bne	1bce0 <ftello64@plt+0xa6a0>
   1bd68:	b	1bca8 <ftello64@plt+0xa668>
   1bd6c:	ands	r3, r0, #1
   1bd70:	beq	1bca8 <ftello64@plt+0xa668>
   1bd74:	tst	r1, #8
   1bd78:	beq	1bd20 <ftello64@plt+0xa6e0>
   1bd7c:	b	1bca8 <ftello64@plt+0xa668>
   1bd80:	ldr	r3, [r0, #84]	; 0x54
   1bd84:	ldr	r3, [r3, #128]	; 0x80
   1bd88:	ands	r3, r3, #64	; 0x40
   1bd8c:	bne	1bce0 <ftello64@plt+0xa6a0>
   1bd90:	b	1bca8 <ftello64@plt+0xa668>
   1bd94:	ldr	r3, [r0, #24]
   1bd98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1bd9c:	mov	r4, r0
   1bda0:	strd	r6, [sp, #8]
   1bda4:	mov	r7, r1
   1bda8:	strd	r8, [sp, #16]
   1bdac:	mov	r8, r2
   1bdb0:	strd	sl, [sp, #24]
   1bdb4:	cmp	r3, r1
   1bdb8:	str	lr, [sp, #32]
   1bdbc:	sub	sp, sp, #36	; 0x24
   1bdc0:	suble	r5, r1, r3
   1bdc4:	ble	1be28 <ftello64@plt+0xa7e8>
   1bdc8:	ldr	r3, [r0, #80]	; 0x50
   1bdcc:	cmp	r3, #1
   1bdd0:	ble	1bde0 <ftello64@plt+0xa7a0>
   1bdd4:	mov	r2, #0
   1bdd8:	mov	r3, #0
   1bddc:	strd	r2, [r0, #16]
   1bde0:	ldrb	r3, [r4, #75]	; 0x4b
   1bde4:	tst	r8, #1
   1bde8:	mov	r9, #0
   1bdec:	movne	r1, #4
   1bdf0:	moveq	r1, #6
   1bdf4:	ldr	r0, [r4, #44]	; 0x2c
   1bdf8:	str	r9, [r4, #24]
   1bdfc:	ldr	r2, [r4, #52]	; 0x34
   1be00:	cmp	r3, r9
   1be04:	str	r9, [r4, #28]
   1be08:	movne	r3, r9
   1be0c:	movne	r5, r7
   1be10:	str	r9, [r4, #32]
   1be14:	str	r0, [r4, #48]	; 0x30
   1be18:	str	r2, [r4, #56]	; 0x38
   1be1c:	str	r1, [r4, #60]	; 0x3c
   1be20:	strb	r9, [r4, #76]	; 0x4c
   1be24:	beq	1bf04 <ftello64@plt+0xa8c4>
   1be28:	cmp	r5, #0
   1be2c:	beq	1bf18 <ftello64@plt+0xa8d8>
   1be30:	ldrb	r2, [r4, #76]	; 0x4c
   1be34:	ldr	r1, [r4, #32]
   1be38:	ldr	r6, [r4, #28]
   1be3c:	cmp	r1, r5
   1be40:	ble	1bfec <ftello64@plt+0xa9ac>
   1be44:	cmp	r2, #0
   1be48:	bne	1c150 <ftello64@plt+0xab10>
   1be4c:	mov	r2, r8
   1be50:	sub	r1, r5, #1
   1be54:	mov	r0, r4
   1be58:	bl	1bb44 <ftello64@plt+0xa504>
   1be5c:	ldr	r3, [r4, #80]	; 0x50
   1be60:	sub	r2, r6, r5
   1be64:	str	r0, [r4, #60]	; 0x3c
   1be68:	cmp	r3, #1
   1be6c:	bgt	1bf28 <ftello64@plt+0xa8e8>
   1be70:	ldrb	r3, [r4, #75]	; 0x4b
   1be74:	cmp	r3, #0
   1be78:	bne	1c190 <ftello64@plt+0xab50>
   1be7c:	ldr	ip, [r4, #32]
   1be80:	str	r2, [r4, #28]
   1be84:	ldr	r1, [r4, #48]	; 0x30
   1be88:	ldr	r0, [r4, #56]	; 0x38
   1be8c:	sub	ip, ip, r5
   1be90:	ldr	r2, [r4, #80]	; 0x50
   1be94:	sub	r1, r1, r5
   1be98:	str	ip, [r4, #32]
   1be9c:	sub	r0, r0, r5
   1bea0:	cmp	r3, #0
   1bea4:	bne	1beb4 <ftello64@plt+0xa874>
   1bea8:	ldr	r3, [r4, #4]
   1beac:	add	r5, r3, r5
   1beb0:	str	r5, [r4, #4]
   1beb4:	cmp	r2, #1
   1beb8:	str	r7, [r4, #24]
   1bebc:	str	r1, [r4, #48]	; 0x30
   1bec0:	str	r0, [r4, #56]	; 0x38
   1bec4:	ble	1bf54 <ftello64@plt+0xa914>
   1bec8:	ldrb	r3, [r4, #72]	; 0x48
   1becc:	mov	r0, r4
   1bed0:	cmp	r3, #0
   1bed4:	bne	1bf44 <ftello64@plt+0xa904>
   1bed8:	bl	1aa78 <ftello64@plt+0x9438>
   1bedc:	mov	r3, #0
   1bee0:	mov	r0, r3
   1bee4:	str	r3, [r4, #40]	; 0x28
   1bee8:	add	sp, sp, #36	; 0x24
   1beec:	ldrd	r4, [sp]
   1bef0:	ldrd	r6, [sp, #8]
   1bef4:	ldrd	r8, [sp, #16]
   1bef8:	ldrd	sl, [sp, #24]
   1befc:	add	sp, sp, #32
   1bf00:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf04:	ldr	r2, [r4]
   1bf08:	mov	r5, r7
   1bf0c:	cmp	r5, #0
   1bf10:	str	r2, [r4, #4]
   1bf14:	bne	1be30 <ftello64@plt+0xa7f0>
   1bf18:	ldr	r1, [r4, #48]	; 0x30
   1bf1c:	ldr	r0, [r4, #56]	; 0x38
   1bf20:	ldr	r2, [r4, #80]	; 0x50
   1bf24:	b	1beb4 <ftello64@plt+0xa874>
   1bf28:	ldr	r0, [r4, #8]
   1bf2c:	lsl	r2, r2, #2
   1bf30:	add	r1, r0, r5, lsl #2
   1bf34:	bl	112e0 <memmove@plt>
   1bf38:	ldr	r2, [r4, #28]
   1bf3c:	sub	r2, r2, r5
   1bf40:	b	1be70 <ftello64@plt+0xa830>
   1bf44:	bl	1ac54 <ftello64@plt+0x9614>
   1bf48:	cmp	r0, #0
   1bf4c:	beq	1bedc <ftello64@plt+0xa89c>
   1bf50:	b	1bee8 <ftello64@plt+0xa8a8>
   1bf54:	ldrb	r3, [r4, #75]	; 0x4b
   1bf58:	cmp	r3, #0
   1bf5c:	streq	r1, [r4, #28]
   1bf60:	beq	1bedc <ftello64@plt+0xa89c>
   1bf64:	ldrb	r3, [r4, #72]	; 0x48
   1bf68:	cmp	r3, #0
   1bf6c:	bne	1c450 <ftello64@plt+0xae10>
   1bf70:	ldr	r0, [r4, #64]	; 0x40
   1bf74:	cmp	r0, #0
   1bf78:	beq	1bedc <ftello64@plt+0xa89c>
   1bf7c:	ldr	r2, [r4, #28]
   1bf80:	ldr	r3, [r4, #36]	; 0x24
   1bf84:	cmp	r1, r3
   1bf88:	movge	r1, r3
   1bf8c:	cmp	r1, r2
   1bf90:	ble	1c628 <ftello64@plt+0xafe8>
   1bf94:	ldm	r4, {ip, lr}
   1bf98:	add	r3, r2, #1
   1bf9c:	cmp	r1, r3
   1bfa0:	add	ip, ip, r2
   1bfa4:	ldrb	ip, [ip, r7]
   1bfa8:	ldrb	r0, [r0, ip]
   1bfac:	strb	r0, [lr, r2]
   1bfb0:	ble	1bfe0 <ftello64@plt+0xa9a0>
   1bfb4:	ldr	r2, [r4]
   1bfb8:	ldr	r0, [r4, #24]
   1bfbc:	ldr	ip, [r4, #64]	; 0x40
   1bfc0:	add	r2, r2, r3
   1bfc4:	ldrb	r0, [r2, r0]
   1bfc8:	ldr	r2, [r4, #4]
   1bfcc:	ldrb	r0, [ip, r0]
   1bfd0:	strb	r0, [r2, r3]
   1bfd4:	add	r3, r3, #1
   1bfd8:	cmp	r1, r3
   1bfdc:	bne	1bfb4 <ftello64@plt+0xa974>
   1bfe0:	str	r1, [r4, #28]
   1bfe4:	str	r1, [r4, #32]
   1bfe8:	b	1bedc <ftello64@plt+0xa89c>
   1bfec:	cmp	r2, #0
   1bff0:	bne	1c558 <ftello64@plt+0xaf18>
   1bff4:	ldr	r2, [r4, #80]	; 0x50
   1bff8:	mov	r0, #0
   1bffc:	str	r0, [r4, #28]
   1c000:	cmp	r2, #1
   1c004:	ble	1c310 <ftello64@plt+0xacd0>
   1c008:	ldrb	r0, [r4, #73]	; 0x49
   1c00c:	cmp	r0, #0
   1c010:	beq	1c084 <ftello64@plt+0xaa44>
   1c014:	ldr	ip, [r4]
   1c018:	sub	r2, r5, r2
   1c01c:	sub	r0, r5, #1
   1c020:	add	lr, ip, r3
   1c024:	add	r2, lr, r2
   1c028:	add	r9, lr, r0
   1c02c:	cmp	ip, r2
   1c030:	str	lr, [sp]
   1c034:	movcc	ip, r2
   1c038:	cmp	ip, r9
   1c03c:	bhi	1c084 <ftello64@plt+0xaa44>
   1c040:	ldrb	r2, [lr, r0]
   1c044:	and	r2, r2, #192	; 0xc0
   1c048:	cmp	r2, #128	; 0x80
   1c04c:	movne	r1, lr
   1c050:	bne	1c4d8 <ftello64@plt+0xae98>
   1c054:	mov	sl, lr
   1c058:	sub	r2, r9, #1
   1c05c:	sub	ip, ip, #1
   1c060:	b	1c078 <ftello64@plt+0xaa38>
   1c064:	ldrb	r0, [r9]
   1c068:	sub	r2, r2, #1
   1c06c:	and	r0, r0, #192	; 0xc0
   1c070:	cmp	r0, #128	; 0x80
   1c074:	bne	1c4d0 <ftello64@plt+0xae90>
   1c078:	cmp	ip, r2
   1c07c:	mov	r9, r2
   1c080:	bne	1c064 <ftello64@plt+0xaa24>
   1c084:	add	r9, r3, r1
   1c088:	cmp	r7, r9
   1c08c:	ble	1c390 <ftello64@plt+0xad50>
   1c090:	add	fp, r4, #16
   1c094:	str	r7, [sp]
   1c098:	str	r6, [sp, #4]
   1c09c:	ldr	r1, [r4]
   1c0a0:	mov	r3, fp
   1c0a4:	add	r0, sp, #16
   1c0a8:	ldr	sl, [r4, #44]	; 0x2c
   1c0ac:	ldrd	r6, [fp]
   1c0b0:	add	r1, r1, r9
   1c0b4:	sub	sl, sl, r9
   1c0b8:	mov	r2, sl
   1c0bc:	strd	r6, [sp, #24]
   1c0c0:	bl	2f068 <ftello64@plt+0x1da28>
   1c0c4:	sub	r3, r0, #1
   1c0c8:	cmn	r3, #4
   1c0cc:	ldrls	r1, [sp, #16]
   1c0d0:	bhi	1c584 <ftello64@plt+0xaf44>
   1c0d4:	add	r9, r9, r0
   1c0d8:	ldr	r3, [sp]
   1c0dc:	cmp	r3, r9
   1c0e0:	bgt	1c09c <ftello64@plt+0xaa5c>
   1c0e4:	sub	r9, r9, r3
   1c0e8:	cmn	r1, #1
   1c0ec:	ldr	r6, [sp, #4]
   1c0f0:	mov	r7, r3
   1c0f4:	str	r9, [r4, #28]
   1c0f8:	beq	1c398 <ftello64@plt+0xad58>
   1c0fc:	ldrb	r3, [r4, #78]	; 0x4e
   1c100:	cmp	r3, #0
   1c104:	bne	1c5f8 <ftello64@plt+0xafb8>
   1c108:	cmp	r1, #10
   1c10c:	movne	r3, #0
   1c110:	bne	1c124 <ftello64@plt+0xaae4>
   1c114:	ldrb	r3, [r4, #77]	; 0x4d
   1c118:	cmp	r3, #0
   1c11c:	moveq	r3, #0
   1c120:	movne	r3, #2
   1c124:	str	r3, [r4, #60]	; 0x3c
   1c128:	cmp	r9, #0
   1c12c:	bne	1c5a8 <ftello64@plt+0xaf68>
   1c130:	ldrb	r3, [r4, #75]	; 0x4b
   1c134:	str	r9, [r4, #32]
   1c138:	ldr	r1, [r4, #48]	; 0x30
   1c13c:	ldr	r0, [r4, #56]	; 0x38
   1c140:	ldr	r2, [r4, #80]	; 0x50
   1c144:	sub	r1, r1, r5
   1c148:	sub	r0, r0, r5
   1c14c:	b	1bea0 <ftello64@plt+0xa860>
   1c150:	mov	r3, r6
   1c154:	mov	r2, #0
   1c158:	ldr	r9, [r4, #12]
   1c15c:	b	1c170 <ftello64@plt+0xab30>
   1c160:	bge	1c304 <ftello64@plt+0xacc4>
   1c164:	add	r2, r1, #1
   1c168:	cmp	r2, r3
   1c16c:	bge	1c1ac <ftello64@plt+0xab6c>
   1c170:	add	r1, r2, r3
   1c174:	add	r1, r1, r1, lsr #31
   1c178:	asr	r1, r1, #1
   1c17c:	ldr	r0, [r9, r1, lsl #2]
   1c180:	cmp	r0, r5
   1c184:	ble	1c160 <ftello64@plt+0xab20>
   1c188:	mov	r3, r1
   1c18c:	b	1c168 <ftello64@plt+0xab28>
   1c190:	ldr	r0, [r4, #4]
   1c194:	add	r1, r0, r5
   1c198:	bl	112e0 <memmove@plt>
   1c19c:	ldr	r2, [r4, #28]
   1c1a0:	ldrb	r3, [r4, #75]	; 0x4b
   1c1a4:	sub	r2, r2, r5
   1c1a8:	b	1be7c <ftello64@plt+0xa83c>
   1c1ac:	cmp	r0, r5
   1c1b0:	addlt	sl, r1, #1
   1c1b4:	bge	1c304 <ftello64@plt+0xacc4>
   1c1b8:	mov	r2, r8
   1c1bc:	mov	r0, r4
   1c1c0:	bl	1bb44 <ftello64@plt+0xa504>
   1c1c4:	sub	r3, r5, sl
   1c1c8:	cmp	r5, r6
   1c1cc:	str	r0, [r4, #60]	; 0x3c
   1c1d0:	clz	r3, r3
   1c1d4:	lsr	r3, r3, #5
   1c1d8:	movge	r3, #0
   1c1dc:	cmp	r3, #0
   1c1e0:	bne	1c3b0 <ftello64@plt+0xad70>
   1c1e4:	ldr	r1, [r4, #44]	; 0x2c
   1c1e8:	mov	r3, #0
   1c1ec:	cmp	sl, #0
   1c1f0:	ldr	r0, [r4, #52]	; 0x34
   1c1f4:	strb	r3, [r4, #76]	; 0x4c
   1c1f8:	sub	r1, r1, r7
   1c1fc:	add	r2, r1, r5
   1c200:	sub	r0, r0, r7
   1c204:	add	r3, r0, r5
   1c208:	str	r2, [r4, #48]	; 0x30
   1c20c:	str	r3, [r4, #56]	; 0x38
   1c210:	ble	1c240 <ftello64@plt+0xac00>
   1c214:	sub	r3, sl, #-1073741823	; 0xc0000001
   1c218:	ldr	r2, [r9, r3, lsl #2]
   1c21c:	add	r3, r9, r3, lsl #2
   1c220:	cmp	r2, r5
   1c224:	beq	1c238 <ftello64@plt+0xabf8>
   1c228:	b	1c240 <ftello64@plt+0xac00>
   1c22c:	ldr	r2, [r3, #-4]!
   1c230:	cmp	r2, r5
   1c234:	bne	1c240 <ftello64@plt+0xac00>
   1c238:	subs	sl, sl, #1
   1c23c:	bne	1c22c <ftello64@plt+0xabec>
   1c240:	cmp	sl, r6
   1c244:	bge	1c29c <ftello64@plt+0xac5c>
   1c248:	ldr	r3, [r4, #8]
   1c24c:	lsl	ip, sl, #2
   1c250:	ldr	r2, [r3, sl, lsl #2]
   1c254:	add	r3, r3, ip
   1c258:	cmn	r2, #1
   1c25c:	beq	1c270 <ftello64@plt+0xac30>
   1c260:	b	1c2a4 <ftello64@plt+0xac64>
   1c264:	ldr	r2, [r3, #4]!
   1c268:	cmn	r2, #1
   1c26c:	bne	1c2a4 <ftello64@plt+0xac64>
   1c270:	add	sl, sl, #1
   1c274:	cmp	sl, r6
   1c278:	lsl	ip, sl, #2
   1c27c:	bne	1c264 <ftello64@plt+0xac24>
   1c280:	mov	r3, #0
   1c284:	mov	r2, r3
   1c288:	str	r3, [r4, #28]
   1c28c:	ldrb	r3, [r4, #75]	; 0x4b
   1c290:	str	r2, [r4, #32]
   1c294:	ldr	r2, [r4, #80]	; 0x50
   1c298:	b	1bea0 <ftello64@plt+0xa860>
   1c29c:	beq	1c280 <ftello64@plt+0xac40>
   1c2a0:	lsl	ip, sl, #2
   1c2a4:	ldr	r2, [r9, ip]
   1c2a8:	sub	r2, r2, r5
   1c2ac:	cmp	r2, #0
   1c2b0:	str	r2, [r4, #28]
   1c2b4:	beq	1c28c <ftello64@plt+0xac4c>
   1c2b8:	ble	1c2e0 <ftello64@plt+0xaca0>
   1c2bc:	ldr	r1, [r4, #8]
   1c2c0:	mov	r3, #0
   1c2c4:	mvn	r0, #0
   1c2c8:	sub	r1, r1, #4
   1c2cc:	str	r0, [r1, #4]!
   1c2d0:	add	r3, r3, #1
   1c2d4:	ldr	r2, [r4, #28]
   1c2d8:	cmp	r2, r3
   1c2dc:	bgt	1c2cc <ftello64@plt+0xac8c>
   1c2e0:	mov	r1, #255	; 0xff
   1c2e4:	ldr	r0, [r4, #4]
   1c2e8:	bl	11520 <memset@plt>
   1c2ec:	ldr	r2, [r4, #28]
   1c2f0:	ldr	r1, [r4, #48]	; 0x30
   1c2f4:	ldr	r0, [r4, #56]	; 0x38
   1c2f8:	sub	r1, r1, r5
   1c2fc:	sub	r0, r0, r5
   1c300:	b	1c28c <ftello64@plt+0xac4c>
   1c304:	mov	sl, r1
   1c308:	sub	r1, r1, #1
   1c30c:	b	1c1b8 <ftello64@plt+0xab78>
   1c310:	ldr	r9, [r4]
   1c314:	ldr	r1, [r4, #64]	; 0x40
   1c318:	add	r9, r9, r3
   1c31c:	add	r3, r9, r5
   1c320:	ldrb	ip, [r3, #-1]
   1c324:	cmp	r1, #0
   1c328:	str	r0, [r4, #32]
   1c32c:	ldr	r0, [r4, #68]	; 0x44
   1c330:	ldrbne	ip, [r1, ip]
   1c334:	asr	r1, ip, #5
   1c338:	and	r3, ip, #31
   1c33c:	ldr	r1, [r0, r1, lsl #2]
   1c340:	lsr	r3, r1, r3
   1c344:	ands	r1, r3, #1
   1c348:	bne	1c360 <ftello64@plt+0xad20>
   1c34c:	cmp	ip, #10
   1c350:	bne	1c360 <ftello64@plt+0xad20>
   1c354:	ldrb	r3, [r4, #77]	; 0x4d
   1c358:	cmp	r3, #0
   1c35c:	movne	r1, #2
   1c360:	ldrb	r3, [r4, #75]	; 0x4b
   1c364:	str	r1, [r4, #60]	; 0x3c
   1c368:	ldr	r1, [r4, #48]	; 0x30
   1c36c:	ldr	r0, [r4, #56]	; 0x38
   1c370:	cmp	r3, #0
   1c374:	sub	r1, r1, r5
   1c378:	sub	r0, r0, r5
   1c37c:	beq	1bea8 <ftello64@plt+0xa868>
   1c380:	str	r7, [r4, #24]
   1c384:	str	r1, [r4, #48]	; 0x30
   1c388:	str	r0, [r4, #56]	; 0x38
   1c38c:	b	1bf58 <ftello64@plt+0xa918>
   1c390:	sub	r9, r9, r7
   1c394:	str	r9, [r4, #28]
   1c398:	mov	r2, r8
   1c39c:	sub	r1, r6, #1
   1c3a0:	mov	r0, r4
   1c3a4:	bl	1bb44 <ftello64@plt+0xa504>
   1c3a8:	str	r0, [r4, #60]	; 0x3c
   1c3ac:	b	1c128 <ftello64@plt+0xaae8>
   1c3b0:	ldr	r3, [r9, sl, lsl #2]
   1c3b4:	cmp	r3, r5
   1c3b8:	bne	1c1e4 <ftello64@plt+0xaba4>
   1c3bc:	ldr	r0, [r4, #8]
   1c3c0:	lsl	r8, r5, #2
   1c3c4:	sub	r2, r6, r5
   1c3c8:	lsl	r2, r2, #2
   1c3cc:	add	r1, r0, r8
   1c3d0:	bl	112e0 <memmove@plt>
   1c3d4:	ldr	r0, [r4, #4]
   1c3d8:	ldr	r2, [r4, #28]
   1c3dc:	add	r1, r0, r5
   1c3e0:	sub	r2, r2, r5
   1c3e4:	bl	112e0 <memmove@plt>
   1c3e8:	ldr	r3, [r4, #28]
   1c3ec:	ldr	r2, [r4, #32]
   1c3f0:	sub	r3, r3, r5
   1c3f4:	cmp	r3, #0
   1c3f8:	sub	r2, r2, r5
   1c3fc:	str	r3, [r4, #28]
   1c400:	str	r2, [r4, #32]
   1c404:	ble	1c434 <ftello64@plt+0xadf4>
   1c408:	ldr	r1, [r4, #12]
   1c40c:	mov	r2, #0
   1c410:	add	r0, r1, r8
   1c414:	sub	r1, r1, #4
   1c418:	ldr	r3, [r0], #4
   1c41c:	add	r2, r2, #1
   1c420:	sub	r3, r3, r5
   1c424:	str	r3, [r1, #4]!
   1c428:	ldr	r3, [r4, #28]
   1c42c:	cmp	r3, r2
   1c430:	bgt	1c418 <ftello64@plt+0xadd8>
   1c434:	ldr	r1, [r4, #48]	; 0x30
   1c438:	ldr	r0, [r4, #56]	; 0x38
   1c43c:	ldrb	r3, [r4, #75]	; 0x4b
   1c440:	sub	r1, r1, r5
   1c444:	ldr	r2, [r4, #80]	; 0x50
   1c448:	sub	r0, r0, r5
   1c44c:	b	1bea0 <ftello64@plt+0xa860>
   1c450:	ldr	r5, [r4, #28]
   1c454:	ldr	r6, [r4, #36]	; 0x24
   1c458:	cmp	r1, r6
   1c45c:	movlt	r6, r1
   1c460:	cmp	r6, r5
   1c464:	ble	1c630 <ftello64@plt+0xaff0>
   1c468:	bl	11478 <__ctype_toupper_loc@plt>
   1c46c:	b	1c48c <ftello64@plt+0xae4c>
   1c470:	ldr	r3, [r1, r3, lsl #2]
   1c474:	ldr	r2, [r4, #4]
   1c478:	strb	r3, [r2, r5]
   1c47c:	add	r5, r5, #1
   1c480:	cmp	r6, r5
   1c484:	beq	1c4c4 <ftello64@plt+0xae84>
   1c488:	ldr	r7, [r4, #24]
   1c48c:	ldr	r3, [r4]
   1c490:	ldr	r2, [r4, #64]	; 0x40
   1c494:	ldr	r1, [r0]
   1c498:	add	r3, r3, r5
   1c49c:	ldrb	r3, [r3, r7]
   1c4a0:	cmp	r2, #0
   1c4a4:	beq	1c470 <ftello64@plt+0xae30>
   1c4a8:	ldrb	r2, [r2, r3]
   1c4ac:	ldr	r3, [r4, #4]
   1c4b0:	ldr	r2, [r1, r2, lsl #2]
   1c4b4:	strb	r2, [r3, r5]
   1c4b8:	add	r5, r5, #1
   1c4bc:	cmp	r5, r6
   1c4c0:	bne	1c488 <ftello64@plt+0xae48>
   1c4c4:	str	r6, [r4, #28]
   1c4c8:	str	r6, [r4, #32]
   1c4cc:	b	1bedc <ftello64@plt+0xa89c>
   1c4d0:	mov	r1, sl
   1c4d4:	str	sl, [sp]
   1c4d8:	ldr	r2, [r4, #48]	; 0x30
   1c4dc:	ldr	r3, [r4, #64]	; 0x40
   1c4e0:	add	r2, r1, r2
   1c4e4:	sub	r2, r2, r9
   1c4e8:	cmp	r3, #0
   1c4ec:	moveq	r1, r9
   1c4f0:	bne	1c638 <ftello64@plt+0xaff8>
   1c4f4:	mov	sl, #0
   1c4f8:	mov	fp, #0
   1c4fc:	add	r3, sp, #24
   1c500:	add	r0, sp, #12
   1c504:	strd	sl, [sp, #24]
   1c508:	bl	2f068 <ftello64@plt+0x1da28>
   1c50c:	ldr	r3, [sp]
   1c510:	add	sl, r3, r5
   1c514:	sub	r9, sl, r9
   1c518:	cmp	r0, r9
   1c51c:	bcc	1c528 <ftello64@plt+0xaee8>
   1c520:	cmn	r0, #3
   1c524:	bls	1c534 <ftello64@plt+0xaef4>
   1c528:	ldr	r3, [r4, #24]
   1c52c:	ldr	r1, [r4, #32]
   1c530:	b	1c084 <ftello64@plt+0xaa44>
   1c534:	ldr	r1, [sp, #12]
   1c538:	sub	r9, r0, r9
   1c53c:	mov	r2, #0
   1c540:	mov	r3, #0
   1c544:	strd	r2, [r4, #16]
   1c548:	str	r9, [r4, #28]
   1c54c:	cmn	r1, #1
   1c550:	bne	1c0fc <ftello64@plt+0xaabc>
   1c554:	b	1c528 <ftello64@plt+0xaee8>
   1c558:	ldr	r0, [r4, #44]	; 0x2c
   1c55c:	mov	ip, #0
   1c560:	ldr	r2, [r4, #52]	; 0x34
   1c564:	strb	ip, [r4, #76]	; 0x4c
   1c568:	sub	r0, r0, r7
   1c56c:	add	r0, r0, r5
   1c570:	sub	r2, r2, r7
   1c574:	add	r2, r2, r5
   1c578:	str	r0, [r4, #48]	; 0x30
   1c57c:	str	r2, [r4, #56]	; 0x38
   1c580:	b	1bff4 <ftello64@plt+0xa9b4>
   1c584:	mov	r1, #0
   1c588:	cmp	sl, r1
   1c58c:	cmpne	r0, r1
   1c590:	mov	r0, #1
   1c594:	ldrne	r3, [r4]
   1c598:	ldrbne	r1, [r3, r9]
   1c59c:	ldrd	r2, [sp, #24]
   1c5a0:	strd	r2, [fp]
   1c5a4:	b	1c0d4 <ftello64@plt+0xaa94>
   1c5a8:	ble	1c5d0 <ftello64@plt+0xaf90>
   1c5ac:	ldr	r2, [r4, #8]
   1c5b0:	mov	r3, #0
   1c5b4:	mvn	r1, #0
   1c5b8:	sub	r2, r2, #4
   1c5bc:	str	r1, [r2, #4]!
   1c5c0:	add	r3, r3, #1
   1c5c4:	ldr	r9, [r4, #28]
   1c5c8:	cmp	r9, r3
   1c5cc:	bgt	1c5bc <ftello64@plt+0xaf7c>
   1c5d0:	ldrb	r3, [r4, #75]	; 0x4b
   1c5d4:	cmp	r3, #0
   1c5d8:	beq	1c134 <ftello64@plt+0xaaf4>
   1c5dc:	mov	r2, r9
   1c5e0:	mov	r1, #255	; 0xff
   1c5e4:	ldr	r0, [r4, #4]
   1c5e8:	bl	11520 <memset@plt>
   1c5ec:	ldrb	r3, [r4, #75]	; 0x4b
   1c5f0:	ldr	r9, [r4, #28]
   1c5f4:	b	1c134 <ftello64@plt+0xaaf4>
   1c5f8:	mov	r0, r1
   1c5fc:	str	r1, [sp]
   1c600:	bl	114f0 <iswalnum@plt>
   1c604:	ldr	r1, [sp]
   1c608:	subs	r3, r1, #95	; 0x5f
   1c60c:	movne	r3, #1
   1c610:	cmp	r0, #0
   1c614:	movne	r3, #0
   1c618:	cmp	r3, #0
   1c61c:	moveq	r3, #1
   1c620:	beq	1c124 <ftello64@plt+0xaae4>
   1c624:	b	1c108 <ftello64@plt+0xaac8>
   1c628:	mov	r1, r2
   1c62c:	b	1bfe0 <ftello64@plt+0xa9a0>
   1c630:	mov	r6, r5
   1c634:	b	1c4c4 <ftello64@plt+0xae84>
   1c638:	cmp	r2, #6
   1c63c:	movlt	r1, r2
   1c640:	movge	r1, #6
   1c644:	subs	r0, r1, #1
   1c648:	bmi	1c6f0 <ftello64@plt+0xb0b0>
   1c64c:	ldrb	lr, [r9, r0]
   1c650:	add	ip, sp, #32
   1c654:	add	ip, ip, r0
   1c658:	sub	r0, r1, #2
   1c65c:	cmn	r0, #1
   1c660:	ldrb	lr, [r3, lr]
   1c664:	strb	lr, [ip, #-16]
   1c668:	beq	1c6f0 <ftello64@plt+0xb0b0>
   1c66c:	ldrb	lr, [r9, r0]
   1c670:	add	ip, sp, #32
   1c674:	add	ip, ip, r0
   1c678:	sub	r0, r1, #3
   1c67c:	cmn	r0, #1
   1c680:	ldrb	lr, [r3, lr]
   1c684:	strb	lr, [ip, #-16]
   1c688:	beq	1c6f0 <ftello64@plt+0xb0b0>
   1c68c:	ldrb	lr, [r9, r0]
   1c690:	add	ip, sp, #32
   1c694:	add	ip, ip, r0
   1c698:	sub	r0, r1, #4
   1c69c:	cmn	r0, #1
   1c6a0:	ldrb	lr, [r3, lr]
   1c6a4:	strb	lr, [ip, #-16]
   1c6a8:	beq	1c6f0 <ftello64@plt+0xb0b0>
   1c6ac:	ldrb	ip, [r9, r0]
   1c6b0:	add	lr, sp, #32
   1c6b4:	sub	r1, r1, #5
   1c6b8:	add	r0, lr, r0
   1c6bc:	cmn	r1, #1
   1c6c0:	ldrb	ip, [r3, ip]
   1c6c4:	strb	ip, [r0, #-16]
   1c6c8:	beq	1c6f0 <ftello64@plt+0xb0b0>
   1c6cc:	ldrb	r0, [r9, r1]
   1c6d0:	add	r1, lr, r1
   1c6d4:	cmp	r2, #5
   1c6d8:	ldrb	r0, [r3, r0]
   1c6dc:	strb	r0, [r1, #-16]
   1c6e0:	ble	1c6f0 <ftello64@plt+0xb0b0>
   1c6e4:	ldrb	r1, [r9]
   1c6e8:	ldrb	r3, [r3, r1]
   1c6ec:	strb	r3, [sp, #16]
   1c6f0:	add	r1, sp, #16
   1c6f4:	b	1c4f4 <ftello64@plt+0xaeb4>
   1c6f8:	strd	r4, [sp, #-16]!
   1c6fc:	mov	r4, r1
   1c700:	mov	r1, r2
   1c704:	ldr	r2, [r0, #88]	; 0x58
   1c708:	mov	r5, r0
   1c70c:	str	r6, [sp, #8]
   1c710:	str	lr, [sp, #12]
   1c714:	bl	1bb44 <ftello64@plt+0xa504>
   1c718:	ldr	r1, [r4, #8]
   1c71c:	cmp	r1, #0
   1c720:	ble	1c78c <ftello64@plt+0xb14c>
   1c724:	ldr	ip, [r5, #84]	; 0x54
   1c728:	ands	r3, r0, #1
   1c72c:	and	r2, r0, #2
   1c730:	and	r0, r0, #8
   1c734:	ldr	lr, [r4, #12]
   1c738:	ldr	ip, [ip]
   1c73c:	beq	1c7a0 <ftello64@plt+0xb160>
   1c740:	cmp	r2, #0
   1c744:	beq	1c8d0 <ftello64@plt+0xb290>
   1c748:	cmp	r0, #0
   1c74c:	beq	1c960 <ftello64@plt+0xb320>
   1c750:	mov	r2, #0
   1c754:	ldr	r0, [lr, r2, lsl #2]
   1c758:	add	r2, r2, #1
   1c75c:	add	r3, ip, r0, lsl #3
   1c760:	ldrb	r4, [r3, #4]
   1c764:	ldr	r3, [r3, #4]
   1c768:	cmp	r4, #2
   1c76c:	ubfx	r3, r3, #8, #10
   1c770:	bne	1c784 <ftello64@plt+0xb144>
   1c774:	cmp	r3, #0
   1c778:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c77c:	tst	r3, #8
   1c780:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c784:	cmp	r1, r2
   1c788:	bne	1c754 <ftello64@plt+0xb114>
   1c78c:	ldrd	r4, [sp]
   1c790:	mov	r0, #0
   1c794:	ldr	r6, [sp, #8]
   1c798:	add	sp, sp, #12
   1c79c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7a0:	cmp	r2, #0
   1c7a4:	beq	1c840 <ftello64@plt+0xb200>
   1c7a8:	cmp	r0, #0
   1c7ac:	sub	lr, lr, #4
   1c7b0:	beq	1c800 <ftello64@plt+0xb1c0>
   1c7b4:	ldr	r0, [lr, #4]!
   1c7b8:	add	r3, r3, #1
   1c7bc:	add	r2, ip, r0, lsl #3
   1c7c0:	ldrb	r4, [r2, #4]
   1c7c4:	ldr	r2, [r2, #4]
   1c7c8:	cmp	r4, #2
   1c7cc:	ubfx	r2, r2, #8, #10
   1c7d0:	bne	1c7f4 <ftello64@plt+0xb1b4>
   1c7d4:	cmp	r2, #0
   1c7d8:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c7dc:	tst	r2, #4
   1c7e0:	bne	1c7f4 <ftello64@plt+0xb1b4>
   1c7e4:	ldrd	r4, [sp]
   1c7e8:	ldr	r6, [sp, #8]
   1c7ec:	add	sp, sp, #12
   1c7f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7f4:	cmp	r1, r3
   1c7f8:	bne	1c7b4 <ftello64@plt+0xb174>
   1c7fc:	b	1c78c <ftello64@plt+0xb14c>
   1c800:	mov	r3, r0
   1c804:	ldr	r0, [lr, #4]!
   1c808:	add	r3, r3, #1
   1c80c:	add	r2, ip, r0, lsl #3
   1c810:	ldrb	r4, [r2, #4]
   1c814:	ldr	r2, [r2, #4]
   1c818:	cmp	r4, #2
   1c81c:	ubfx	r2, r2, #8, #10
   1c820:	bne	1c834 <ftello64@plt+0xb1f4>
   1c824:	cmp	r2, #0
   1c828:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c82c:	tst	r2, #132	; 0x84
   1c830:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c834:	cmp	r1, r3
   1c838:	bne	1c804 <ftello64@plt+0xb1c4>
   1c83c:	b	1c78c <ftello64@plt+0xb14c>
   1c840:	cmp	r0, #0
   1c844:	beq	1c88c <ftello64@plt+0xb24c>
   1c848:	sub	lr, lr, #4
   1c84c:	mov	r3, r2
   1c850:	ldr	r0, [lr, #4]!
   1c854:	add	r3, r3, #1
   1c858:	add	r2, ip, r0, lsl #3
   1c85c:	ldrb	r4, [r2, #4]
   1c860:	ldr	r2, [r2, #4]
   1c864:	cmp	r4, #2
   1c868:	ubfx	r2, r2, #8, #10
   1c86c:	bne	1c880 <ftello64@plt+0xb240>
   1c870:	cmp	r2, #0
   1c874:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c878:	tst	r2, #36	; 0x24
   1c87c:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c880:	cmp	r1, r3
   1c884:	bne	1c850 <ftello64@plt+0xb210>
   1c888:	b	1c78c <ftello64@plt+0xb14c>
   1c88c:	sub	r2, lr, #4
   1c890:	mov	r3, r0
   1c894:	ldr	r0, [r2, #4]!
   1c898:	add	r3, r3, #1
   1c89c:	add	lr, ip, r0, lsl #3
   1c8a0:	ldrb	r4, [lr, #4]
   1c8a4:	ldr	lr, [lr, #4]
   1c8a8:	cmp	r4, #2
   1c8ac:	ubfx	lr, lr, #8, #10
   1c8b0:	bne	1c8c4 <ftello64@plt+0xb284>
   1c8b4:	cmp	lr, #0
   1c8b8:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c8bc:	tst	lr, #164	; 0xa4
   1c8c0:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c8c4:	cmp	r1, r3
   1c8c8:	bne	1c894 <ftello64@plt+0xb254>
   1c8cc:	b	1c78c <ftello64@plt+0xb14c>
   1c8d0:	cmp	r0, #0
   1c8d4:	beq	1c918 <ftello64@plt+0xb2d8>
   1c8d8:	mov	r3, r2
   1c8dc:	ldr	r0, [lr, r3, lsl #2]
   1c8e0:	add	r2, ip, r0, lsl #3
   1c8e4:	ldrb	r4, [r2, #4]
   1c8e8:	ldr	r2, [r2, #4]
   1c8ec:	cmp	r4, #2
   1c8f0:	ubfx	r2, r2, #8, #10
   1c8f4:	bne	1c908 <ftello64@plt+0xb2c8>
   1c8f8:	cmp	r2, #0
   1c8fc:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c900:	tst	r2, #8
   1c904:	beq	1c9a0 <ftello64@plt+0xb360>
   1c908:	add	r3, r3, #1
   1c90c:	cmp	r1, r3
   1c910:	bne	1c8dc <ftello64@plt+0xb29c>
   1c914:	b	1c78c <ftello64@plt+0xb14c>
   1c918:	mov	r3, r0
   1c91c:	ldr	r0, [lr, r3, lsl #2]
   1c920:	add	r2, ip, r0, lsl #3
   1c924:	ldrb	r4, [r2, #4]
   1c928:	ldr	r2, [r2, #4]
   1c92c:	cmp	r4, #2
   1c930:	ubfx	r2, r2, #8, #10
   1c934:	bne	1c950 <ftello64@plt+0xb310>
   1c938:	cmp	r2, #0
   1c93c:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c940:	tst	r2, #8
   1c944:	bne	1c950 <ftello64@plt+0xb310>
   1c948:	tst	r2, #160	; 0xa0
   1c94c:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c950:	add	r3, r3, #1
   1c954:	cmp	r3, r1
   1c958:	bne	1c91c <ftello64@plt+0xb2dc>
   1c95c:	b	1c78c <ftello64@plt+0xb14c>
   1c960:	mov	r3, r0
   1c964:	ldr	r0, [lr, r3, lsl #2]
   1c968:	add	r2, ip, r0, lsl #3
   1c96c:	ldrb	r4, [r2, #4]
   1c970:	ldr	r2, [r2, #4]
   1c974:	cmp	r4, #2
   1c978:	ubfx	r2, r2, #8, #10
   1c97c:	bne	1c990 <ftello64@plt+0xb350>
   1c980:	cmp	r2, #0
   1c984:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c988:	tst	r2, #8
   1c98c:	beq	1c9ac <ftello64@plt+0xb36c>
   1c990:	add	r3, r3, #1
   1c994:	cmp	r1, r3
   1c998:	bne	1c964 <ftello64@plt+0xb324>
   1c99c:	b	1c78c <ftello64@plt+0xb14c>
   1c9a0:	tst	r2, #32
   1c9a4:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c9a8:	b	1c908 <ftello64@plt+0xb2c8>
   1c9ac:	tst	r2, #128	; 0x80
   1c9b0:	beq	1c7e4 <ftello64@plt+0xb1a4>
   1c9b4:	b	1c990 <ftello64@plt+0xb350>
   1c9b8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c9bc:	strd	r6, [sp, #8]
   1c9c0:	strd	sl, [sp, #24]
   1c9c4:	ldr	fp, [r1]
   1c9c8:	strd	r8, [sp, #16]
   1c9cc:	str	lr, [sp, #32]
   1c9d0:	sub	sp, sp, #12
   1c9d4:	ldr	r6, [r0, #84]	; 0x54
   1c9d8:	cmp	fp, #0
   1c9dc:	ble	1ca98 <ftello64@plt+0xb458>
   1c9e0:	mov	r8, r3
   1c9e4:	mov	r9, r2
   1c9e8:	mov	sl, r0
   1c9ec:	mov	r7, r1
   1c9f0:	mov	r4, #0
   1c9f4:	b	1ca00 <ftello64@plt+0xb3c0>
   1c9f8:	cmp	r4, fp
   1c9fc:	bge	1ca98 <ftello64@plt+0xb458>
   1ca00:	ldr	r3, [r9]
   1ca04:	ldr	ip, [r6]
   1ca08:	ldr	r5, [r3, r4, lsl #2]
   1ca0c:	add	r4, r4, #1
   1ca10:	add	lr, ip, r5, lsl #3
   1ca14:	ldrb	lr, [lr, #4]
   1ca18:	cmp	lr, #8
   1ca1c:	bne	1c9f8 <ftello64@plt+0xb3b8>
   1ca20:	ldr	r3, [ip, r5, lsl #3]
   1ca24:	cmp	r3, #31
   1ca28:	bgt	1c9f8 <ftello64@plt+0xb3b8>
   1ca2c:	ldr	r2, [r6, #80]	; 0x50
   1ca30:	lsr	r3, r2, r3
   1ca34:	tst	r3, #1
   1ca38:	beq	1c9f8 <ftello64@plt+0xb3b8>
   1ca3c:	ldr	fp, [sl, #124]	; 0x7c
   1ca40:	ldr	r3, [sl, #128]	; 0x80
   1ca44:	ldr	r2, [sl, #132]	; 0x84
   1ca48:	cmp	r3, fp
   1ca4c:	beq	1cac0 <ftello64@plt+0xb480>
   1ca50:	mov	r1, #24
   1ca54:	mov	r0, #1
   1ca58:	str	r2, [sp, #4]
   1ca5c:	bl	2eaa0 <ftello64@plt+0x1d460>
   1ca60:	ldr	r2, [sp, #4]
   1ca64:	ldr	r3, [sl, #124]	; 0x7c
   1ca68:	str	r0, [r2, fp, lsl #2]
   1ca6c:	ldr	r2, [sl, #132]	; 0x84
   1ca70:	add	r1, r3, #1
   1ca74:	ldr	r3, [r2, r3, lsl #2]
   1ca78:	cmp	r3, #0
   1ca7c:	beq	1cab8 <ftello64@plt+0xb478>
   1ca80:	str	r5, [r3, #4]
   1ca84:	str	r1, [sl, #124]	; 0x7c
   1ca88:	str	r8, [r3]
   1ca8c:	ldr	fp, [r7]
   1ca90:	cmp	r4, fp
   1ca94:	blt	1ca00 <ftello64@plt+0xb3c0>
   1ca98:	mov	r0, #0
   1ca9c:	add	sp, sp, #12
   1caa0:	ldrd	r4, [sp]
   1caa4:	ldrd	r6, [sp, #8]
   1caa8:	ldrd	r8, [sp, #16]
   1caac:	ldrd	sl, [sp, #24]
   1cab0:	add	sp, sp, #32
   1cab4:	pop	{pc}		; (ldr pc, [sp], #4)
   1cab8:	mov	r0, #12
   1cabc:	b	1ca9c <ftello64@plt+0xb45c>
   1cac0:	mov	r0, r2
   1cac4:	lsl	r1, fp, #3
   1cac8:	bl	2eb50 <ftello64@plt+0x1d510>
   1cacc:	subs	r2, r0, #0
   1cad0:	lsl	r3, fp, #1
   1cad4:	beq	1cab8 <ftello64@plt+0xb478>
   1cad8:	str	r3, [sl, #128]	; 0x80
   1cadc:	str	r2, [sl, #132]	; 0x84
   1cae0:	ldr	fp, [sl, #124]	; 0x7c
   1cae4:	b	1ca50 <ftello64@plt+0xb410>
   1cae8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1caec:	mov	r5, r1
   1caf0:	strd	r6, [sp, #8]
   1caf4:	mov	r6, r0
   1caf8:	strd	r8, [sp, #16]
   1cafc:	mov	r8, r3
   1cb00:	strd	sl, [sp, #24]
   1cb04:	mov	sl, r2
   1cb08:	str	lr, [sp, #32]
   1cb0c:	sub	sp, sp, #4
   1cb10:	ldr	r9, [sp, #40]	; 0x28
   1cb14:	ldr	ip, [sp, #48]	; 0x30
   1cb18:	ldr	r7, [sp, #44]	; 0x2c
   1cb1c:	tst	ip, #4194304	; 0x400000
   1cb20:	beq	1cb44 <ftello64@plt+0xb504>
   1cb24:	mov	r0, r7
   1cb28:	movw	r1, #8736	; 0x2220
   1cb2c:	movt	r1, #3
   1cb30:	bl	112b0 <strcmp@plt>
   1cb34:	cmp	r0, #0
   1cb38:	movweq	r7, #8728	; 0x2218
   1cb3c:	movteq	r7, #3
   1cb40:	bne	1cc48 <ftello64@plt+0xb608>
   1cb44:	ldr	r4, [r8]
   1cb48:	ldr	r3, [r9]
   1cb4c:	ldr	fp, [sl]
   1cb50:	cmp	r3, r4
   1cb54:	beq	1cd2c <ftello64@plt+0xb6ec>
   1cb58:	add	r3, r4, #1
   1cb5c:	mov	r0, r7
   1cb60:	str	r3, [r8]
   1cb64:	bl	11274 <wctype@plt>
   1cb68:	movw	r1, #8752	; 0x2230
   1cb6c:	movt	r1, #3
   1cb70:	str	r0, [fp, r4, lsl #2]
   1cb74:	mov	r0, r7
   1cb78:	bl	112b0 <strcmp@plt>
   1cb7c:	subs	r4, r0, #0
   1cb80:	beq	1cc00 <ftello64@plt+0xb5c0>
   1cb84:	movw	r1, #8760	; 0x2238
   1cb88:	movt	r1, #3
   1cb8c:	mov	r0, r7
   1cb90:	bl	112b0 <strcmp@plt>
   1cb94:	subs	r4, r0, #0
   1cb98:	bne	1cc6c <ftello64@plt+0xb62c>
   1cb9c:	bl	114a8 <__ctype_b_loc@plt>
   1cba0:	ldr	r3, [r0]
   1cba4:	cmp	r6, #0
   1cba8:	moveq	ip, #1
   1cbac:	sub	r3, r3, #2
   1cbb0:	bne	1ce54 <ftello64@plt+0xb814>
   1cbb4:	ldrh	r2, [r3, #2]!
   1cbb8:	asr	r1, r4, #5
   1cbbc:	and	r0, r4, #31
   1cbc0:	add	r4, r4, #1
   1cbc4:	tst	r2, #2
   1cbc8:	beq	1cbd8 <ftello64@plt+0xb598>
   1cbcc:	ldr	r2, [r5, r1, lsl #2]
   1cbd0:	orr	r2, r2, ip, lsl r0
   1cbd4:	str	r2, [r5, r1, lsl #2]
   1cbd8:	cmp	r4, #256	; 0x100
   1cbdc:	bne	1cbb4 <ftello64@plt+0xb574>
   1cbe0:	mov	r0, #0
   1cbe4:	add	sp, sp, #4
   1cbe8:	ldrd	r4, [sp]
   1cbec:	ldrd	r6, [sp, #8]
   1cbf0:	ldrd	r8, [sp, #16]
   1cbf4:	ldrd	sl, [sp, #24]
   1cbf8:	add	sp, sp, #32
   1cbfc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc00:	bl	114a8 <__ctype_b_loc@plt>
   1cc04:	ldr	r3, [r0]
   1cc08:	cmp	r6, #0
   1cc0c:	moveq	lr, #1
   1cc10:	sub	r3, r3, #2
   1cc14:	bne	1ce18 <ftello64@plt+0xb7d8>
   1cc18:	ldrh	r0, [r3, #2]!
   1cc1c:	asr	r2, r4, #5
   1cc20:	and	ip, r4, #31
   1cc24:	add	r4, r4, #1
   1cc28:	tst	r0, #8
   1cc2c:	beq	1cc3c <ftello64@plt+0xb5fc>
   1cc30:	ldr	r1, [r5, r2, lsl #2]
   1cc34:	orr	r1, r1, lr, lsl ip
   1cc38:	str	r1, [r5, r2, lsl #2]
   1cc3c:	cmp	r4, #256	; 0x100
   1cc40:	bne	1cc18 <ftello64@plt+0xb5d8>
   1cc44:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cc48:	mov	r0, r7
   1cc4c:	movw	r1, #8744	; 0x2228
   1cc50:	movt	r1, #3
   1cc54:	bl	112b0 <strcmp@plt>
   1cc58:	cmp	r0, #0
   1cc5c:	movw	r3, #8728	; 0x2218
   1cc60:	movt	r3, #3
   1cc64:	moveq	r7, r3
   1cc68:	b	1cb44 <ftello64@plt+0xb504>
   1cc6c:	movw	r1, #8744	; 0x2228
   1cc70:	movt	r1, #3
   1cc74:	mov	r0, r7
   1cc78:	bl	112b0 <strcmp@plt>
   1cc7c:	subs	r4, r0, #0
   1cc80:	beq	1cce4 <ftello64@plt+0xb6a4>
   1cc84:	movw	r1, #8768	; 0x2240
   1cc88:	movt	r1, #3
   1cc8c:	mov	r0, r7
   1cc90:	bl	112b0 <strcmp@plt>
   1cc94:	subs	r4, r0, #0
   1cc98:	bne	1cd58 <ftello64@plt+0xb718>
   1cc9c:	bl	114a8 <__ctype_b_loc@plt>
   1cca0:	ldr	r3, [r0]
   1cca4:	cmp	r6, #0
   1cca8:	moveq	ip, #1
   1ccac:	sub	r3, r3, #2
   1ccb0:	bne	1d030 <ftello64@plt+0xb9f0>
   1ccb4:	ldrh	r2, [r3, #2]!
   1ccb8:	asr	r1, r4, #5
   1ccbc:	and	r0, r4, #31
   1ccc0:	add	r4, r4, #1
   1ccc4:	tst	r2, #8192	; 0x2000
   1ccc8:	beq	1ccd8 <ftello64@plt+0xb698>
   1cccc:	ldr	r2, [r5, r1, lsl #2]
   1ccd0:	orr	r2, r2, ip, lsl r0
   1ccd4:	str	r2, [r5, r1, lsl #2]
   1ccd8:	cmp	r4, #256	; 0x100
   1ccdc:	bne	1ccb4 <ftello64@plt+0xb674>
   1cce0:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cce4:	bl	114a8 <__ctype_b_loc@plt>
   1cce8:	ldr	r3, [r0]
   1ccec:	cmp	r6, #0
   1ccf0:	moveq	ip, #1
   1ccf4:	sub	r3, r3, #2
   1ccf8:	bne	1ce90 <ftello64@plt+0xb850>
   1ccfc:	ldrh	r2, [r3, #2]!
   1cd00:	asr	r1, r4, #5
   1cd04:	and	r0, r4, #31
   1cd08:	add	r4, r4, #1
   1cd0c:	tst	r2, #512	; 0x200
   1cd10:	beq	1cd20 <ftello64@plt+0xb6e0>
   1cd14:	ldr	r2, [r5, r1, lsl #2]
   1cd18:	orr	r2, r2, ip, lsl r0
   1cd1c:	str	r2, [r5, r1, lsl #2]
   1cd20:	cmp	r4, #256	; 0x100
   1cd24:	bne	1ccfc <ftello64@plt+0xb6bc>
   1cd28:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cd2c:	lsl	r4, r4, #1
   1cd30:	mov	r0, fp
   1cd34:	add	r4, r4, #1
   1cd38:	lsl	r1, r4, #2
   1cd3c:	bl	2eb50 <ftello64@plt+0x1d510>
   1cd40:	subs	fp, r0, #0
   1cd44:	beq	1cf8c <ftello64@plt+0xb94c>
   1cd48:	str	fp, [sl]
   1cd4c:	str	r4, [r9]
   1cd50:	ldr	r4, [r8]
   1cd54:	b	1cb58 <ftello64@plt+0xb518>
   1cd58:	movw	r1, #8728	; 0x2218
   1cd5c:	movt	r1, #3
   1cd60:	mov	r0, r7
   1cd64:	bl	112b0 <strcmp@plt>
   1cd68:	subs	r4, r0, #0
   1cd6c:	beq	1cdd0 <ftello64@plt+0xb790>
   1cd70:	movw	r1, #8776	; 0x2248
   1cd74:	movt	r1, #3
   1cd78:	mov	r0, r7
   1cd7c:	bl	112b0 <strcmp@plt>
   1cd80:	subs	r4, r0, #0
   1cd84:	bne	1cecc <ftello64@plt+0xb88c>
   1cd88:	bl	114a8 <__ctype_b_loc@plt>
   1cd8c:	ldr	r3, [r0]
   1cd90:	cmp	r6, #0
   1cd94:	moveq	ip, #1
   1cd98:	sub	r3, r3, #2
   1cd9c:	bne	1d06c <ftello64@plt+0xba2c>
   1cda0:	ldrh	r1, [r3, #2]!
   1cda4:	asr	r2, r4, #5
   1cda8:	and	r0, r4, #31
   1cdac:	add	r4, r4, #1
   1cdb0:	tst	r1, #2048	; 0x800
   1cdb4:	beq	1cdc4 <ftello64@plt+0xb784>
   1cdb8:	ldr	r1, [r5, r2, lsl #2]
   1cdbc:	orr	r1, r1, ip, lsl r0
   1cdc0:	str	r1, [r5, r2, lsl #2]
   1cdc4:	cmp	r4, #256	; 0x100
   1cdc8:	bne	1cda0 <ftello64@plt+0xb760>
   1cdcc:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cdd0:	bl	114a8 <__ctype_b_loc@plt>
   1cdd4:	ldr	r3, [r0]
   1cdd8:	cmp	r6, #0
   1cddc:	moveq	ip, #1
   1cde0:	sub	r3, r3, #2
   1cde4:	bne	1cff4 <ftello64@plt+0xb9b4>
   1cde8:	ldrh	r2, [r3, #2]!
   1cdec:	asr	r1, r4, #5
   1cdf0:	and	r0, r4, #31
   1cdf4:	add	r4, r4, #1
   1cdf8:	tst	r2, #1024	; 0x400
   1cdfc:	beq	1ce0c <ftello64@plt+0xb7cc>
   1ce00:	ldr	r2, [r5, r1, lsl #2]
   1ce04:	orr	r2, r2, ip, lsl r0
   1ce08:	str	r2, [r5, r1, lsl #2]
   1ce0c:	cmp	r4, #256	; 0x100
   1ce10:	bne	1cde8 <ftello64@plt+0xb7a8>
   1ce14:	b	1cbe0 <ftello64@plt+0xb5a0>
   1ce18:	add	ip, r6, #256	; 0x100
   1ce1c:	mov	lr, #1
   1ce20:	ldrh	r2, [r3, #2]!
   1ce24:	tst	r2, #8
   1ce28:	beq	1ce44 <ftello64@plt+0xb804>
   1ce2c:	ldrb	r2, [r6]
   1ce30:	asr	r0, r2, #5
   1ce34:	and	r2, r2, #31
   1ce38:	ldr	r1, [r5, r0, lsl #2]
   1ce3c:	orr	r2, r1, lr, lsl r2
   1ce40:	str	r2, [r5, r0, lsl #2]
   1ce44:	add	r6, r6, #1
   1ce48:	cmp	ip, r6
   1ce4c:	bne	1ce20 <ftello64@plt+0xb7e0>
   1ce50:	b	1cbe0 <ftello64@plt+0xb5a0>
   1ce54:	add	ip, r6, #256	; 0x100
   1ce58:	mov	lr, #1
   1ce5c:	ldrh	r2, [r3, #2]!
   1ce60:	tst	r2, #2
   1ce64:	beq	1ce80 <ftello64@plt+0xb840>
   1ce68:	ldrb	r2, [r6]
   1ce6c:	asr	r0, r2, #5
   1ce70:	and	r2, r2, #31
   1ce74:	ldr	r1, [r5, r0, lsl #2]
   1ce78:	orr	r2, r1, lr, lsl r2
   1ce7c:	str	r2, [r5, r0, lsl #2]
   1ce80:	add	r6, r6, #1
   1ce84:	cmp	ip, r6
   1ce88:	bne	1ce5c <ftello64@plt+0xb81c>
   1ce8c:	b	1cbe0 <ftello64@plt+0xb5a0>
   1ce90:	add	ip, r6, #256	; 0x100
   1ce94:	mov	lr, #1
   1ce98:	ldrh	r2, [r3, #2]!
   1ce9c:	tst	r2, #512	; 0x200
   1cea0:	beq	1cebc <ftello64@plt+0xb87c>
   1cea4:	ldrb	r2, [r6]
   1cea8:	asr	r0, r2, #5
   1ceac:	and	r2, r2, #31
   1ceb0:	ldr	r1, [r5, r0, lsl #2]
   1ceb4:	orr	r2, r1, lr, lsl r2
   1ceb8:	str	r2, [r5, r0, lsl #2]
   1cebc:	add	r6, r6, #1
   1cec0:	cmp	ip, r6
   1cec4:	bne	1ce98 <ftello64@plt+0xb858>
   1cec8:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cecc:	movw	r1, #8784	; 0x2250
   1ced0:	movt	r1, #3
   1ced4:	mov	r0, r7
   1ced8:	bl	112b0 <strcmp@plt>
   1cedc:	subs	r4, r0, #0
   1cee0:	bne	1cf2c <ftello64@plt+0xb8ec>
   1cee4:	bl	114a8 <__ctype_b_loc@plt>
   1cee8:	ldr	r3, [r0]
   1ceec:	cmp	r6, #0
   1cef0:	moveq	ip, #1
   1cef4:	sub	r3, r3, #2
   1cef8:	bne	1d27c <ftello64@plt+0xbc3c>
   1cefc:	ldrh	r2, [r3, #2]!
   1cf00:	asr	r1, r4, #5
   1cf04:	and	r0, r4, #31
   1cf08:	add	r4, r4, #1
   1cf0c:	tst	r2, #16384	; 0x4000
   1cf10:	beq	1cf20 <ftello64@plt+0xb8e0>
   1cf14:	ldr	r2, [r5, r1, lsl #2]
   1cf18:	orr	r2, r2, ip, lsl r0
   1cf1c:	str	r2, [r5, r1, lsl #2]
   1cf20:	cmp	r4, #256	; 0x100
   1cf24:	bne	1cefc <ftello64@plt+0xb8bc>
   1cf28:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cf2c:	movw	r1, #8736	; 0x2220
   1cf30:	movt	r1, #3
   1cf34:	mov	r0, r7
   1cf38:	bl	112b0 <strcmp@plt>
   1cf3c:	subs	r4, r0, #0
   1cf40:	bne	1cf94 <ftello64@plt+0xb954>
   1cf44:	bl	114a8 <__ctype_b_loc@plt>
   1cf48:	ldr	r3, [r0]
   1cf4c:	cmp	r6, #0
   1cf50:	moveq	ip, #1
   1cf54:	sub	r3, r3, #2
   1cf58:	bne	1d2f4 <ftello64@plt+0xbcb4>
   1cf5c:	ldrh	r2, [r3, #2]!
   1cf60:	asr	r1, r4, #5
   1cf64:	and	r0, r4, #31
   1cf68:	add	r4, r4, #1
   1cf6c:	tst	r2, #256	; 0x100
   1cf70:	beq	1cf80 <ftello64@plt+0xb940>
   1cf74:	ldr	r2, [r5, r1, lsl #2]
   1cf78:	orr	r2, r2, ip, lsl r0
   1cf7c:	str	r2, [r5, r1, lsl #2]
   1cf80:	cmp	r4, #256	; 0x100
   1cf84:	bne	1cf5c <ftello64@plt+0xb91c>
   1cf88:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cf8c:	mov	r0, #12
   1cf90:	b	1cbe4 <ftello64@plt+0xb5a4>
   1cf94:	movw	r1, #8792	; 0x2258
   1cf98:	movt	r1, #3
   1cf9c:	mov	r0, r7
   1cfa0:	bl	112b0 <strcmp@plt>
   1cfa4:	subs	r4, r0, #0
   1cfa8:	bne	1d0a8 <ftello64@plt+0xba68>
   1cfac:	bl	114a8 <__ctype_b_loc@plt>
   1cfb0:	ldr	r3, [r0]
   1cfb4:	cmp	r6, #0
   1cfb8:	moveq	ip, #1
   1cfbc:	sub	r3, r3, #2
   1cfc0:	bne	1d2b8 <ftello64@plt+0xbc78>
   1cfc4:	ldrh	r2, [r3, #2]!
   1cfc8:	asr	r1, r4, #5
   1cfcc:	and	r0, r4, #31
   1cfd0:	add	r4, r4, #1
   1cfd4:	tst	r2, #1
   1cfd8:	beq	1cfe8 <ftello64@plt+0xb9a8>
   1cfdc:	ldr	r2, [r5, r1, lsl #2]
   1cfe0:	orr	r2, r2, ip, lsl r0
   1cfe4:	str	r2, [r5, r1, lsl #2]
   1cfe8:	cmp	r4, #256	; 0x100
   1cfec:	bne	1cfc4 <ftello64@plt+0xb984>
   1cff0:	b	1cbe0 <ftello64@plt+0xb5a0>
   1cff4:	add	ip, r6, #256	; 0x100
   1cff8:	mov	lr, #1
   1cffc:	ldrh	r2, [r3, #2]!
   1d000:	tst	r2, #1024	; 0x400
   1d004:	beq	1d020 <ftello64@plt+0xb9e0>
   1d008:	ldrb	r2, [r6]
   1d00c:	asr	r0, r2, #5
   1d010:	and	r2, r2, #31
   1d014:	ldr	r1, [r5, r0, lsl #2]
   1d018:	orr	r2, r1, lr, lsl r2
   1d01c:	str	r2, [r5, r0, lsl #2]
   1d020:	add	r6, r6, #1
   1d024:	cmp	ip, r6
   1d028:	bne	1cffc <ftello64@plt+0xb9bc>
   1d02c:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d030:	add	ip, r6, #256	; 0x100
   1d034:	mov	lr, #1
   1d038:	ldrh	r2, [r3, #2]!
   1d03c:	tst	r2, #8192	; 0x2000
   1d040:	beq	1d05c <ftello64@plt+0xba1c>
   1d044:	ldrb	r2, [r6]
   1d048:	asr	r0, r2, #5
   1d04c:	and	r2, r2, #31
   1d050:	ldr	r1, [r5, r0, lsl #2]
   1d054:	orr	r2, r1, lr, lsl r2
   1d058:	str	r2, [r5, r0, lsl #2]
   1d05c:	add	r6, r6, #1
   1d060:	cmp	ip, r6
   1d064:	bne	1d038 <ftello64@plt+0xb9f8>
   1d068:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d06c:	add	r1, r6, #256	; 0x100
   1d070:	mov	lr, #1
   1d074:	ldrh	r2, [r3, #2]!
   1d078:	tst	r2, #2048	; 0x800
   1d07c:	beq	1d098 <ftello64@plt+0xba58>
   1d080:	ldrb	r2, [r6]
   1d084:	asr	ip, r2, #5
   1d088:	and	r2, r2, #31
   1d08c:	ldr	r0, [r5, ip, lsl #2]
   1d090:	orr	r2, r0, lr, lsl r2
   1d094:	str	r2, [r5, ip, lsl #2]
   1d098:	add	r6, r6, #1
   1d09c:	cmp	r1, r6
   1d0a0:	bne	1d074 <ftello64@plt+0xba34>
   1d0a4:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d0a8:	movw	r1, #8800	; 0x2260
   1d0ac:	movt	r1, #3
   1d0b0:	mov	r0, r7
   1d0b4:	bl	112b0 <strcmp@plt>
   1d0b8:	subs	r4, r0, #0
   1d0bc:	bne	1d144 <ftello64@plt+0xbb04>
   1d0c0:	bl	114a8 <__ctype_b_loc@plt>
   1d0c4:	ldr	r3, [r0]
   1d0c8:	cmp	r6, #0
   1d0cc:	moveq	r0, #1
   1d0d0:	sub	r3, r3, #2
   1d0d4:	bne	1d108 <ftello64@plt+0xbac8>
   1d0d8:	ldrsh	r2, [r3, #2]!
   1d0dc:	asr	r1, r4, #5
   1d0e0:	and	ip, r4, #31
   1d0e4:	add	r4, r4, #1
   1d0e8:	cmp	r2, #0
   1d0ec:	bge	1d0fc <ftello64@plt+0xbabc>
   1d0f0:	ldr	r2, [r5, r1, lsl #2]
   1d0f4:	orr	r2, r2, r0, lsl ip
   1d0f8:	str	r2, [r5, r1, lsl #2]
   1d0fc:	cmp	r4, #256	; 0x100
   1d100:	bne	1d0d8 <ftello64@plt+0xba98>
   1d104:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d108:	add	lr, r6, #256	; 0x100
   1d10c:	mov	ip, #1
   1d110:	ldrsh	r2, [r3, #2]!
   1d114:	cmp	r2, #0
   1d118:	bge	1d134 <ftello64@plt+0xbaf4>
   1d11c:	ldrb	r2, [r6]
   1d120:	asr	r0, r2, #5
   1d124:	and	r2, r2, #31
   1d128:	ldr	r1, [r5, r0, lsl #2]
   1d12c:	orr	r2, r1, ip, lsl r2
   1d130:	str	r2, [r5, r0, lsl #2]
   1d134:	add	r6, r6, #1
   1d138:	cmp	lr, r6
   1d13c:	bne	1d110 <ftello64@plt+0xbad0>
   1d140:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d144:	movw	r1, #8808	; 0x2268
   1d148:	movt	r1, #3
   1d14c:	mov	r0, r7
   1d150:	bl	112b0 <strcmp@plt>
   1d154:	subs	r4, r0, #0
   1d158:	bne	1d1e0 <ftello64@plt+0xbba0>
   1d15c:	bl	114a8 <__ctype_b_loc@plt>
   1d160:	ldr	r3, [r0]
   1d164:	cmp	r6, #0
   1d168:	moveq	r0, #1
   1d16c:	sub	r3, r3, #2
   1d170:	bne	1d1a4 <ftello64@plt+0xbb64>
   1d174:	ldrh	r2, [r3, #2]!
   1d178:	asr	r1, r4, #5
   1d17c:	and	ip, r4, #31
   1d180:	add	r4, r4, #1
   1d184:	tst	r2, #4
   1d188:	beq	1d198 <ftello64@plt+0xbb58>
   1d18c:	ldr	r2, [r5, r1, lsl #2]
   1d190:	orr	r2, r2, r0, lsl ip
   1d194:	str	r2, [r5, r1, lsl #2]
   1d198:	cmp	r4, #256	; 0x100
   1d19c:	bne	1d174 <ftello64@plt+0xbb34>
   1d1a0:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d1a4:	add	lr, r6, #256	; 0x100
   1d1a8:	mov	ip, #1
   1d1ac:	ldrh	r2, [r3, #2]!
   1d1b0:	tst	r2, #4
   1d1b4:	beq	1d1d0 <ftello64@plt+0xbb90>
   1d1b8:	ldrb	r2, [r6]
   1d1bc:	asr	r0, r2, #5
   1d1c0:	and	r2, r2, #31
   1d1c4:	ldr	r1, [r5, r0, lsl #2]
   1d1c8:	orr	r2, r1, ip, lsl r2
   1d1cc:	str	r2, [r5, r0, lsl #2]
   1d1d0:	add	r6, r6, #1
   1d1d4:	cmp	lr, r6
   1d1d8:	bne	1d1ac <ftello64@plt+0xbb6c>
   1d1dc:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d1e0:	mov	r0, r7
   1d1e4:	movw	r1, #8816	; 0x2270
   1d1e8:	movt	r1, #3
   1d1ec:	bl	112b0 <strcmp@plt>
   1d1f0:	subs	r4, r0, #0
   1d1f4:	movne	r0, #4
   1d1f8:	bne	1cbe4 <ftello64@plt+0xb5a4>
   1d1fc:	bl	114a8 <__ctype_b_loc@plt>
   1d200:	ldr	r3, [r0]
   1d204:	cmp	r6, #0
   1d208:	moveq	r0, #1
   1d20c:	sub	r3, r3, #2
   1d210:	bne	1d244 <ftello64@plt+0xbc04>
   1d214:	ldrh	r2, [r3, #2]!
   1d218:	asr	r1, r4, #5
   1d21c:	and	ip, r4, #31
   1d220:	add	r4, r4, #1
   1d224:	tst	r2, #4096	; 0x1000
   1d228:	beq	1d238 <ftello64@plt+0xbbf8>
   1d22c:	ldr	r2, [r5, r1, lsl #2]
   1d230:	orr	r2, r2, r0, lsl ip
   1d234:	str	r2, [r5, r1, lsl #2]
   1d238:	cmp	r4, #256	; 0x100
   1d23c:	bne	1d214 <ftello64@plt+0xbbd4>
   1d240:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d244:	mov	ip, #1
   1d248:	ldrh	r2, [r3, #2]!
   1d24c:	tst	r2, #4096	; 0x1000
   1d250:	beq	1d26c <ftello64@plt+0xbc2c>
   1d254:	ldrb	r2, [r6, r4]
   1d258:	asr	r0, r2, #5
   1d25c:	and	r2, r2, #31
   1d260:	ldr	r1, [r5, r0, lsl #2]
   1d264:	orr	r2, r1, ip, lsl r2
   1d268:	str	r2, [r5, r0, lsl #2]
   1d26c:	add	r4, r4, #1
   1d270:	cmp	r4, #256	; 0x100
   1d274:	bne	1d248 <ftello64@plt+0xbc08>
   1d278:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d27c:	add	lr, r6, #256	; 0x100
   1d280:	mov	ip, #1
   1d284:	ldrh	r2, [r3, #2]!
   1d288:	tst	r2, #16384	; 0x4000
   1d28c:	beq	1d2a8 <ftello64@plt+0xbc68>
   1d290:	ldrb	r2, [r6]
   1d294:	asr	r0, r2, #5
   1d298:	and	r2, r2, #31
   1d29c:	ldr	r1, [r5, r0, lsl #2]
   1d2a0:	orr	r2, r1, ip, lsl r2
   1d2a4:	str	r2, [r5, r0, lsl #2]
   1d2a8:	add	r6, r6, #1
   1d2ac:	cmp	lr, r6
   1d2b0:	bne	1d284 <ftello64@plt+0xbc44>
   1d2b4:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d2b8:	add	lr, r6, #256	; 0x100
   1d2bc:	mov	ip, #1
   1d2c0:	ldrh	r2, [r3, #2]!
   1d2c4:	tst	r2, #1
   1d2c8:	beq	1d2e4 <ftello64@plt+0xbca4>
   1d2cc:	ldrb	r2, [r6]
   1d2d0:	asr	r0, r2, #5
   1d2d4:	and	r2, r2, #31
   1d2d8:	ldr	r1, [r5, r0, lsl #2]
   1d2dc:	orr	r2, r1, ip, lsl r2
   1d2e0:	str	r2, [r5, r0, lsl #2]
   1d2e4:	add	r6, r6, #1
   1d2e8:	cmp	lr, r6
   1d2ec:	bne	1d2c0 <ftello64@plt+0xbc80>
   1d2f0:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d2f4:	add	lr, r6, #256	; 0x100
   1d2f8:	mov	ip, #1
   1d2fc:	ldrh	r2, [r3, #2]!
   1d300:	tst	r2, #256	; 0x100
   1d304:	beq	1d320 <ftello64@plt+0xbce0>
   1d308:	ldrb	r2, [r6]
   1d30c:	asr	r0, r2, #5
   1d310:	and	r2, r2, #31
   1d314:	ldr	r1, [r5, r0, lsl #2]
   1d318:	orr	r2, r1, ip, lsl r2
   1d31c:	str	r2, [r5, r0, lsl #2]
   1d320:	add	r6, r6, #1
   1d324:	cmp	lr, r6
   1d328:	bne	1d2fc <ftello64@plt+0xbcbc>
   1d32c:	b	1cbe0 <ftello64@plt+0xb5a0>
   1d330:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d334:	strd	r6, [sp, #8]
   1d338:	ldr	r6, [r0]
   1d33c:	strd	r8, [sp, #16]
   1d340:	strd	sl, [sp, #24]
   1d344:	str	lr, [sp, #32]
   1d348:	sub	sp, sp, #316	; 0x13c
   1d34c:	ldr	ip, [r6, #92]	; 0x5c
   1d350:	cmp	ip, #1
   1d354:	ldreq	ip, [r0, #12]
   1d358:	movne	ip, #0
   1d35c:	ubfxeq	ip, ip, #22, #1
   1d360:	str	ip, [sp, #12]
   1d364:	ldr	ip, [r1]
   1d368:	cmp	ip, #0
   1d36c:	ble	1d450 <ftello64@plt+0xbe10>
   1d370:	mov	r4, r3
   1d374:	mov	r3, #255	; 0xff
   1d378:	movt	r3, #32
   1d37c:	mov	r5, #0
   1d380:	str	r2, [sp, #4]
   1d384:	str	r1, [sp, #20]
   1d388:	str	r0, [sp, #24]
   1d38c:	str	r3, [sp, #32]
   1d390:	mov	r3, #1
   1d394:	movt	r3, #32
   1d398:	str	r3, [sp, #36]	; 0x24
   1d39c:	b	1d3d0 <ftello64@plt+0xbd90>
   1d3a0:	cmp	r7, #3
   1d3a4:	beq	1d5f4 <ftello64@plt+0xbfb4>
   1d3a8:	cmp	r7, #6
   1d3ac:	beq	1d46c <ftello64@plt+0xbe2c>
   1d3b0:	and	r3, r7, #253	; 0xfd
   1d3b4:	cmp	r3, #5
   1d3b8:	beq	1d7ac <ftello64@plt+0xc16c>
   1d3bc:	cmp	r7, #2
   1d3c0:	beq	1d7c8 <ftello64@plt+0xc188>
   1d3c4:	add	r5, r5, #1
   1d3c8:	cmp	r5, ip
   1d3cc:	bge	1d450 <ftello64@plt+0xbe10>
   1d3d0:	ldr	r3, [sp, #4]
   1d3d4:	ldr	r1, [r6]
   1d3d8:	ldr	r3, [r3]
   1d3dc:	ldr	r8, [r3, r5, lsl #2]
   1d3e0:	lsl	r3, r8, #3
   1d3e4:	add	r2, r1, r3
   1d3e8:	ldrb	r7, [r2, #4]
   1d3ec:	cmp	r7, #1
   1d3f0:	bne	1d3a0 <ftello64@plt+0xbd60>
   1d3f4:	ldr	r2, [sp, #12]
   1d3f8:	ldrb	r9, [r1, r8, lsl #3]
   1d3fc:	cmp	r2, #0
   1d400:	strb	r7, [r4, r9]
   1d404:	beq	1d420 <ftello64@plt+0xbde0>
   1d408:	str	r3, [sp, #8]
   1d40c:	bl	1146c <__ctype_tolower_loc@plt>
   1d410:	ldr	r2, [r0]
   1d414:	ldr	r3, [sp, #8]
   1d418:	ldr	r2, [r2, r9, lsl #2]
   1d41c:	strb	r7, [r4, r2]
   1d420:	ldr	r2, [sp, #24]
   1d424:	ldr	r2, [r2, #12]
   1d428:	tst	r2, #4194304	; 0x400000
   1d42c:	beq	1d43c <ftello64@plt+0xbdfc>
   1d430:	ldr	r2, [r6, #92]	; 0x5c
   1d434:	cmp	r2, #1
   1d438:	bgt	1d6cc <ftello64@plt+0xc08c>
   1d43c:	ldr	r3, [sp, #20]
   1d440:	add	r5, r5, #1
   1d444:	ldr	ip, [r3]
   1d448:	cmp	r5, ip
   1d44c:	blt	1d3d0 <ftello64@plt+0xbd90>
   1d450:	add	sp, sp, #316	; 0x13c
   1d454:	ldrd	r4, [sp]
   1d458:	ldrd	r6, [sp, #8]
   1d45c:	ldrd	r8, [sp, #16]
   1d460:	ldrd	sl, [sp, #24]
   1d464:	add	sp, sp, #32
   1d468:	pop	{pc}		; (ldr pc, [sp], #4)
   1d46c:	ldr	r1, [r6, #92]	; 0x5c
   1d470:	ldr	fp, [r2]
   1d474:	cmp	r1, #1
   1d478:	ble	1d4a0 <ftello64@plt+0xbe60>
   1d47c:	ldr	r2, [fp, #36]	; 0x24
   1d480:	cmp	r2, #0
   1d484:	bne	1d580 <ftello64@plt+0xbf40>
   1d488:	ldrb	r2, [fp, #16]
   1d48c:	tst	r2, #1
   1d490:	bne	1d580 <ftello64@plt+0xbf40>
   1d494:	ldr	r2, [fp, #32]
   1d498:	cmp	r2, #0
   1d49c:	bne	1d580 <ftello64@plt+0xbf40>
   1d4a0:	ldr	r2, [fp, #20]
   1d4a4:	cmp	r2, #0
   1d4a8:	ble	1d3c4 <ftello64@plt+0xbd84>
   1d4ac:	str	r5, [sp, #28]
   1d4b0:	mov	r5, fp
   1d4b4:	mov	r7, #0
   1d4b8:	ldr	fp, [sp, #24]
   1d4bc:	add	r8, sp, #56	; 0x38
   1d4c0:	add	r9, sp, #48	; 0x30
   1d4c4:	mov	sl, #1
   1d4c8:	mov	r2, #0
   1d4cc:	mov	r3, #0
   1d4d0:	mov	r0, r8
   1d4d4:	strd	r2, [r9]
   1d4d8:	lsl	r3, r7, #2
   1d4dc:	mov	r2, r9
   1d4e0:	ldr	r1, [r5]
   1d4e4:	str	r3, [sp, #8]
   1d4e8:	ldr	r1, [r1, r7, lsl #2]
   1d4ec:	add	r7, r7, #1
   1d4f0:	bl	11280 <wcrtomb@plt>
   1d4f4:	cmn	r0, #1
   1d4f8:	beq	1d528 <ftello64@plt+0xbee8>
   1d4fc:	ldr	r3, [sp, #12]
   1d500:	ldrb	r2, [sp, #56]	; 0x38
   1d504:	cmp	r3, #0
   1d508:	strb	sl, [r4, r2]
   1d50c:	str	r2, [sp, #16]
   1d510:	beq	1d528 <ftello64@plt+0xbee8>
   1d514:	bl	1146c <__ctype_tolower_loc@plt>
   1d518:	ldr	r1, [r0]
   1d51c:	ldr	r2, [sp, #16]
   1d520:	ldr	r2, [r1, r2, lsl #2]
   1d524:	strb	sl, [r4, r2]
   1d528:	ldr	r2, [fp, #12]
   1d52c:	tst	r2, #4194304	; 0x400000
   1d530:	beq	1d56c <ftello64@plt+0xbf2c>
   1d534:	ldr	r2, [r6, #92]	; 0x5c
   1d538:	cmp	r2, #1
   1d53c:	ble	1d56c <ftello64@plt+0xbf2c>
   1d540:	ldr	r2, [r5]
   1d544:	ldr	r3, [sp, #8]
   1d548:	ldr	r0, [r2, r3]
   1d54c:	bl	11334 <towlower@plt>
   1d550:	mov	r1, r0
   1d554:	mov	r2, r9
   1d558:	mov	r0, r8
   1d55c:	bl	11280 <wcrtomb@plt>
   1d560:	cmn	r0, #1
   1d564:	ldrbne	r2, [sp, #56]	; 0x38
   1d568:	strbne	sl, [r4, r2]
   1d56c:	ldr	r2, [r5, #20]
   1d570:	cmp	r7, r2
   1d574:	blt	1d4c8 <ftello64@plt+0xbe88>
   1d578:	ldr	r5, [sp, #28]
   1d57c:	b	1d43c <ftello64@plt+0xbdfc>
   1d580:	mov	r3, #0
   1d584:	add	r8, sp, #56	; 0x38
   1d588:	add	r9, sp, #48	; 0x30
   1d58c:	mov	r7, #1
   1d590:	strb	r3, [sp, #48]	; 0x30
   1d594:	mov	r0, #0
   1d598:	mov	r1, #0
   1d59c:	mov	r3, r8
   1d5a0:	mov	r2, #1
   1d5a4:	strd	r0, [r8]
   1d5a8:	mov	r1, r9
   1d5ac:	bl	2f068 <ftello64@plt+0x1da28>
   1d5b0:	cmn	r0, #2
   1d5b4:	beq	1d5d4 <ftello64@plt+0xbf94>
   1d5b8:	ldrb	r3, [sp, #48]	; 0x30
   1d5bc:	add	r3, r3, #1
   1d5c0:	uxtb	r3, r3
   1d5c4:	cmp	r3, #0
   1d5c8:	strb	r3, [sp, #48]	; 0x30
   1d5cc:	bne	1d594 <ftello64@plt+0xbf54>
   1d5d0:	b	1d43c <ftello64@plt+0xbdfc>
   1d5d4:	ldrb	r2, [sp, #48]	; 0x30
   1d5d8:	add	r3, r2, #1
   1d5dc:	strb	r7, [r4, r2]
   1d5e0:	uxtb	r3, r3
   1d5e4:	cmp	r3, #0
   1d5e8:	strb	r3, [sp, #48]	; 0x30
   1d5ec:	bne	1d594 <ftello64@plt+0xbf54>
   1d5f0:	b	1d43c <ftello64@plt+0xbdfc>
   1d5f4:	mov	sl, #0
   1d5f8:	mov	fp, #32
   1d5fc:	str	r3, [sp, #8]
   1d600:	str	r6, [sp, #16]
   1d604:	mov	r6, fp
   1d608:	mov	fp, sl
   1d60c:	str	r5, [sp, #28]
   1d610:	mov	r5, sl
   1d614:	mov	r9, #1
   1d618:	ldr	sl, [sp, #12]
   1d61c:	mov	r0, r1
   1d620:	cmp	sl, #0
   1d624:	lsl	r7, fp, #3
   1d628:	ldr	r3, [sp, #8]
   1d62c:	ldr	r0, [r0, r3]
   1d630:	ldr	r8, [r0, fp]
   1d634:	bne	1d678 <ftello64@plt+0xc038>
   1d638:	mov	r0, sl
   1d63c:	sub	lr, r4, r5
   1d640:	lsr	r3, r8, r0
   1d644:	tst	r3, #1
   1d648:	strbne	r9, [lr, r0]
   1d64c:	add	r0, r0, #1
   1d650:	cmp	r0, #32
   1d654:	bne	1d640 <ftello64@plt+0xc000>
   1d658:	add	fp, fp, #4
   1d65c:	add	r6, r6, #32
   1d660:	cmp	fp, #32
   1d664:	sub	r5, r5, #32
   1d668:	beq	1d6c0 <ftello64@plt+0xc080>
   1d66c:	ldr	r3, [sp, #16]
   1d670:	ldr	r0, [r3]
   1d674:	b	1d620 <ftello64@plt+0xbfe0>
   1d678:	add	r3, r5, r7
   1d67c:	add	r2, r7, #128	; 0x80
   1d680:	lsr	r3, r8, r3
   1d684:	add	r1, r4, r7
   1d688:	tst	r3, #1
   1d68c:	beq	1d6b0 <ftello64@plt+0xc070>
   1d690:	cmp	r2, #384	; 0x180
   1d694:	strb	r9, [r4, r7]
   1d698:	bcs	1d6ac <ftello64@plt+0xc06c>
   1d69c:	bl	1146c <__ctype_tolower_loc@plt>
   1d6a0:	ldr	r3, [r0]
   1d6a4:	ldr	r1, [r3, r7, lsl #2]
   1d6a8:	add	r1, r4, r1
   1d6ac:	strb	r9, [r1]
   1d6b0:	add	r7, r7, #1
   1d6b4:	cmp	r7, r6
   1d6b8:	bne	1d678 <ftello64@plt+0xc038>
   1d6bc:	b	1d658 <ftello64@plt+0xc018>
   1d6c0:	ldr	r6, [sp, #16]
   1d6c4:	ldr	r5, [sp, #28]
   1d6c8:	b	1d43c <ftello64@plt+0xbdfc>
   1d6cc:	ldr	r1, [r6]
   1d6d0:	add	r2, r8, #1
   1d6d4:	ldrb	r0, [r1, r8, lsl #3]
   1d6d8:	strb	r0, [sp, #56]	; 0x38
   1d6dc:	ldr	r0, [r6, #8]
   1d6e0:	cmp	r2, r0
   1d6e4:	bcs	1d7ec <ftello64@plt+0xc1ac>
   1d6e8:	add	r3, r3, #8
   1d6ec:	ldr	r0, [sp, #32]
   1d6f0:	add	r3, r1, r3
   1d6f4:	ldr	r1, [r3, #4]
   1d6f8:	and	r1, r1, r0
   1d6fc:	ldr	r0, [sp, #36]	; 0x24
   1d700:	cmp	r1, r0
   1d704:	bne	1d7ec <ftello64@plt+0xc1ac>
   1d708:	mov	ip, r0
   1d70c:	add	r7, sp, #57	; 0x39
   1d710:	ldr	r0, [sp, #32]
   1d714:	b	1d730 <ftello64@plt+0xc0f0>
   1d718:	ldr	r3, [r6]
   1d71c:	add	r3, r3, r2, lsl #3
   1d720:	ldr	r1, [r3, #4]
   1d724:	and	r1, r1, r0
   1d728:	cmp	r1, ip
   1d72c:	bne	1d748 <ftello64@plt+0xc108>
   1d730:	ldrb	r3, [r3]
   1d734:	add	r2, r2, #1
   1d738:	strb	r3, [r7], #1
   1d73c:	ldr	r3, [r6, #8]
   1d740:	cmp	r3, r2
   1d744:	bhi	1d718 <ftello64@plt+0xc0d8>
   1d748:	add	r8, sp, #56	; 0x38
   1d74c:	sub	r7, r7, r8
   1d750:	add	r9, sp, #48	; 0x30
   1d754:	mov	sl, #0
   1d758:	mov	fp, #0
   1d75c:	mov	r2, r7
   1d760:	mov	r3, r9
   1d764:	mov	r1, r8
   1d768:	add	r0, sp, #44	; 0x2c
   1d76c:	strd	sl, [sp, #48]	; 0x30
   1d770:	bl	2f068 <ftello64@plt+0x1da28>
   1d774:	cmp	r0, r7
   1d778:	bne	1d43c <ftello64@plt+0xbdfc>
   1d77c:	ldr	r0, [sp, #44]	; 0x2c
   1d780:	bl	11334 <towlower@plt>
   1d784:	mov	r1, r0
   1d788:	mov	r2, r9
   1d78c:	mov	r0, r8
   1d790:	bl	11280 <wcrtomb@plt>
   1d794:	cmn	r0, #1
   1d798:	beq	1d43c <ftello64@plt+0xbdfc>
   1d79c:	ldrb	r3, [sp, #56]	; 0x38
   1d7a0:	mov	r2, #1
   1d7a4:	strb	r2, [r4, r3]
   1d7a8:	b	1d43c <ftello64@plt+0xbdfc>
   1d7ac:	mov	r0, r4
   1d7b0:	mov	r2, #256	; 0x100
   1d7b4:	mov	r1, #1
   1d7b8:	bl	11520 <memset@plt>
   1d7bc:	cmp	r7, #2
   1d7c0:	bne	1d450 <ftello64@plt+0xbe10>
   1d7c4:	b	1d7d8 <ftello64@plt+0xc198>
   1d7c8:	mov	r0, r4
   1d7cc:	mov	r2, #256	; 0x100
   1d7d0:	mov	r1, #1
   1d7d4:	bl	11520 <memset@plt>
   1d7d8:	ldr	r2, [sp, #24]
   1d7dc:	ldrb	r3, [r2, #28]
   1d7e0:	orr	r3, r3, #1
   1d7e4:	strb	r3, [r2, #28]
   1d7e8:	b	1d450 <ftello64@plt+0xbe10>
   1d7ec:	add	r8, sp, #56	; 0x38
   1d7f0:	b	1d750 <ftello64@plt+0xc110>
   1d7f4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d7f8:	ldr	r3, [r1, #56]	; 0x38
   1d7fc:	strd	r6, [sp, #8]
   1d800:	mov	r6, r0
   1d804:	ldr	r7, [r1, #40]	; 0x28
   1d808:	strd	r8, [sp, #16]
   1d80c:	str	sl, [sp, #24]
   1d810:	str	lr, [sp, #28]
   1d814:	sub	sp, sp, #8
   1d818:	cmp	r3, r7
   1d81c:	movle	r3, #2
   1d820:	movle	r0, #0
   1d824:	strble	r3, [r6, #4]
   1d828:	ble	1daf0 <ftello64@plt+0xc4b0>
   1d82c:	ldr	sl, [r1, #4]
   1d830:	mov	r8, r2
   1d834:	mov	r5, r1
   1d838:	ldrb	r3, [r6, #6]
   1d83c:	ldr	r2, [r1, #80]	; 0x50
   1d840:	ldrb	r4, [sl, r7]
   1d844:	bic	r3, r3, #96	; 0x60
   1d848:	cmp	r2, #1
   1d84c:	strb	r4, [r6]
   1d850:	strb	r3, [r6, #6]
   1d854:	ble	1db0c <ftello64@plt+0xc4cc>
   1d858:	ldr	r3, [r1, #28]
   1d85c:	cmp	r7, r3
   1d860:	beq	1d874 <ftello64@plt+0xc234>
   1d864:	ldr	r3, [r1, #8]
   1d868:	ldr	r3, [r3, r7, lsl #2]
   1d86c:	cmn	r3, #1
   1d870:	beq	1dd54 <ftello64@plt+0xc714>
   1d874:	cmp	r4, #92	; 0x5c
   1d878:	beq	1db48 <ftello64@plt+0xc508>
   1d87c:	ldr	r3, [r5, #8]
   1d880:	mov	r2, #1
   1d884:	strb	r2, [r6, #4]
   1d888:	ldr	r9, [r3, r7, lsl #2]
   1d88c:	mov	r0, r9
   1d890:	sub	r9, r9, #95	; 0x5f
   1d894:	bl	114f0 <iswalnum@plt>
   1d898:	ldrb	r3, [r6, #6]
   1d89c:	clz	r9, r9
   1d8a0:	cmp	r0, #0
   1d8a4:	lsr	r9, r9, #5
   1d8a8:	movne	r9, #1
   1d8ac:	bfi	r3, r9, #6, #1
   1d8b0:	strb	r3, [r6, #6]
   1d8b4:	sub	r4, r4, #10
   1d8b8:	cmp	r4, #115	; 0x73
   1d8bc:	ldrls	pc, [pc, r4, lsl #2]
   1d8c0:	b	1dd4c <ftello64@plt+0xc70c>
   1d8c4:	andeq	sp, r1, ip, lsr #29
   1d8c8:	andeq	sp, r1, ip, asr #26
   1d8cc:	andeq	sp, r1, ip, asr #26
   1d8d0:	andeq	sp, r1, ip, asr #26
   1d8d4:	andeq	sp, r1, ip, asr #26
   1d8d8:	andeq	sp, r1, ip, asr #26
   1d8dc:	andeq	sp, r1, ip, asr #26
   1d8e0:	andeq	sp, r1, ip, asr #26
   1d8e4:	andeq	sp, r1, ip, asr #26
   1d8e8:	andeq	sp, r1, ip, asr #26
   1d8ec:	andeq	sp, r1, ip, asr #26
   1d8f0:	andeq	sp, r1, ip, asr #26
   1d8f4:	andeq	sp, r1, ip, asr #26
   1d8f8:	andeq	sp, r1, ip, asr #26
   1d8fc:	andeq	sp, r1, ip, asr #26
   1d900:	andeq	sp, r1, ip, asr #26
   1d904:	andeq	sp, r1, ip, asr #26
   1d908:	andeq	sp, r1, ip, asr #26
   1d90c:	andeq	sp, r1, ip, asr #26
   1d910:	andeq	sp, r1, ip, asr #26
   1d914:	andeq	sp, r1, ip, asr #26
   1d918:	andeq	sp, r1, ip, asr #26
   1d91c:	andeq	sp, r1, ip, asr #26
   1d920:	andeq	sp, r1, ip, asr #26
   1d924:	andeq	sp, r1, ip, asr #26
   1d928:	andeq	sp, r1, ip, asr #26
   1d92c:	muleq	r1, r4, sl
   1d930:	andeq	sp, r1, ip, asr #26
   1d934:	andeq	sp, r1, ip, asr #26
   1d938:	andeq	sp, r1, ip, asr #26
   1d93c:	andeq	sp, r1, r8, lsr #28
   1d940:	andeq	sp, r1, r0, asr #28
   1d944:	andeq	sp, r1, r8, lsl lr
   1d948:	andeq	sp, r1, r8, asr lr
   1d94c:	andeq	sp, r1, ip, asr #26
   1d950:	andeq	sp, r1, ip, asr #26
   1d954:	andeq	sp, r1, r0, lsr #27
   1d958:	andeq	sp, r1, ip, asr #26
   1d95c:	andeq	sp, r1, ip, asr #26
   1d960:	andeq	sp, r1, ip, asr #26
   1d964:	andeq	sp, r1, ip, asr #26
   1d968:	andeq	sp, r1, ip, asr #26
   1d96c:	andeq	sp, r1, ip, asr #26
   1d970:	andeq	sp, r1, ip, asr #26
   1d974:	andeq	sp, r1, ip, asr #26
   1d978:	andeq	sp, r1, ip, asr #26
   1d97c:	andeq	sp, r1, ip, asr #26
   1d980:	andeq	sp, r1, ip, asr #26
   1d984:	andeq	sp, r1, ip, asr #26
   1d988:	andeq	sp, r1, ip, asr #26
   1d98c:	andeq	sp, r1, ip, asr #26
   1d990:	andeq	sp, r1, ip, asr #26
   1d994:	andeq	sp, r1, ip, asr #26
   1d998:			; <UNDEFINED> instruction: 0x0001ddb0
   1d99c:	andeq	sp, r1, ip, asr #26
   1d9a0:	andeq	sp, r1, ip, asr #26
   1d9a4:	andeq	sp, r1, ip, asr #26
   1d9a8:	andeq	sp, r1, ip, asr #26
   1d9ac:	andeq	sp, r1, ip, asr #26
   1d9b0:	andeq	sp, r1, ip, asr #26
   1d9b4:	andeq	sp, r1, ip, asr #26
   1d9b8:	andeq	sp, r1, ip, asr #26
   1d9bc:	andeq	sp, r1, ip, asr #26
   1d9c0:	andeq	sp, r1, ip, asr #26
   1d9c4:	andeq	sp, r1, ip, asr #26
   1d9c8:	andeq	sp, r1, ip, asr #26
   1d9cc:	andeq	sp, r1, ip, asr #26
   1d9d0:	andeq	sp, r1, ip, asr #26
   1d9d4:	andeq	sp, r1, ip, asr #26
   1d9d8:	andeq	sp, r1, ip, asr #26
   1d9dc:	andeq	sp, r1, ip, asr #26
   1d9e0:	andeq	sp, r1, ip, asr #26
   1d9e4:	andeq	sp, r1, ip, asr #26
   1d9e8:	andeq	sp, r1, ip, asr #26
   1d9ec:	andeq	sp, r1, ip, asr #26
   1d9f0:	andeq	sp, r1, ip, asr #26
   1d9f4:	andeq	sp, r1, ip, asr #26
   1d9f8:	andeq	sp, r1, ip, asr #26
   1d9fc:	andeq	sp, r1, ip, asr #26
   1da00:	andeq	sp, r1, ip, asr #26
   1da04:	andeq	sp, r1, ip, asr #26
   1da08:	andeq	sp, r1, ip, asr #27
   1da0c:	andeq	sp, r1, ip, asr #26
   1da10:	andeq	sp, r1, ip, asr #26
   1da14:	ldrdeq	sp, [r1], -ip
   1da18:	andeq	sp, r1, ip, asr #26
   1da1c:	andeq	sp, r1, ip, asr #26
   1da20:	andeq	sp, r1, ip, asr #26
   1da24:	andeq	sp, r1, ip, asr #26
   1da28:	andeq	sp, r1, ip, asr #26
   1da2c:	andeq	sp, r1, ip, asr #26
   1da30:	andeq	sp, r1, ip, asr #26
   1da34:	andeq	sp, r1, ip, asr #26
   1da38:	andeq	sp, r1, ip, asr #26
   1da3c:	andeq	sp, r1, ip, asr #26
   1da40:	andeq	sp, r1, ip, asr #26
   1da44:	andeq	sp, r1, ip, asr #26
   1da48:	andeq	sp, r1, ip, asr #26
   1da4c:	andeq	sp, r1, ip, asr #26
   1da50:	andeq	sp, r1, ip, asr #26
   1da54:	andeq	sp, r1, ip, asr #26
   1da58:	andeq	sp, r1, ip, asr #26
   1da5c:	andeq	sp, r1, ip, asr #26
   1da60:	andeq	sp, r1, ip, asr #26
   1da64:	andeq	sp, r1, ip, asr #26
   1da68:	andeq	sp, r1, ip, asr #26
   1da6c:	andeq	sp, r1, ip, asr #26
   1da70:	andeq	sp, r1, ip, asr #26
   1da74:	andeq	sp, r1, ip, asr #26
   1da78:	andeq	sp, r1, ip, asr #26
   1da7c:	andeq	sp, r1, ip, asr #26
   1da80:	andeq	sp, r1, ip, asr #26
   1da84:	andeq	sp, r1, ip, asr #26
   1da88:	andeq	sp, r1, r4, ror lr
   1da8c:	muleq	r1, r0, lr
   1da90:			; <UNDEFINED> instruction: 0x0001deb8
   1da94:	tst	r8, #8
   1da98:	bne	1dadc <ftello64@plt+0xc49c>
   1da9c:	ldr	r3, [r5, #48]	; 0x30
   1daa0:	add	r7, r7, #1
   1daa4:	cmp	r7, r3
   1daa8:	beq	1dadc <ftello64@plt+0xc49c>
   1daac:	mov	r2, r8
   1dab0:	mov	r1, r5
   1dab4:	str	r7, [r5, #40]	; 0x28
   1dab8:	mov	r0, sp
   1dabc:	bl	1d7f4 <ftello64@plt+0xc1b4>
   1dac0:	ldrb	r2, [sp, #4]
   1dac4:	ldr	r3, [r5, #40]	; 0x28
   1dac8:	sub	r2, r2, #9
   1dacc:	cmp	r2, #1
   1dad0:	sub	r3, r3, #1
   1dad4:	str	r3, [r5, #40]	; 0x28
   1dad8:	bhi	1dd4c <ftello64@plt+0xc70c>
   1dadc:	mov	r3, #12
   1dae0:	mov	r2, #32
   1dae4:	mov	r0, #1
   1dae8:	str	r2, [r6]
   1daec:	strb	r3, [r6, #4]
   1daf0:	add	sp, sp, #8
   1daf4:	ldrd	r4, [sp]
   1daf8:	ldrd	r6, [sp, #8]
   1dafc:	ldrd	r8, [sp, #16]
   1db00:	ldr	sl, [sp, #24]
   1db04:	add	sp, sp, #28
   1db08:	pop	{pc}		; (ldr pc, [sp], #4)
   1db0c:	cmp	r4, #92	; 0x5c
   1db10:	beq	1db48 <ftello64@plt+0xc508>
   1db14:	mov	r3, #1
   1db18:	strb	r3, [r6, #4]
   1db1c:	bl	114a8 <__ctype_b_loc@plt>
   1db20:	ldr	r1, [r0]
   1db24:	lsl	r3, r4, #1
   1db28:	ldrb	r2, [r6, #6]
   1db2c:	ldrh	r3, [r1, r3]
   1db30:	ubfx	r3, r3, #3, #1
   1db34:	cmp	r4, #95	; 0x5f
   1db38:	orreq	r3, r3, #1
   1db3c:	bfi	r2, r3, #6, #1
   1db40:	strb	r2, [r6, #6]
   1db44:	b	1d8b4 <ftello64@plt+0xc274>
   1db48:	ldr	r1, [r5, #48]	; 0x30
   1db4c:	add	r3, r7, #1
   1db50:	cmp	r3, r1
   1db54:	blt	1db68 <ftello64@plt+0xc528>
   1db58:	mov	r3, #36	; 0x24
   1db5c:	mov	r0, #1
   1db60:	strb	r3, [r6, #4]
   1db64:	b	1daf0 <ftello64@plt+0xc4b0>
   1db68:	ldrb	r1, [r5, #75]	; 0x4b
   1db6c:	cmp	r1, #0
   1db70:	bne	1e0d8 <ftello64@plt+0xca98>
   1db74:	ldrb	r7, [sl, r3]
   1db78:	mov	r1, #1
   1db7c:	strb	r7, [r6]
   1db80:	cmp	r2, r1
   1db84:	strb	r1, [r6, #4]
   1db88:	ble	1dd74 <ftello64@plt+0xc734>
   1db8c:	ldr	r1, [r5, #8]
   1db90:	add	r1, r1, r3, lsl #2
   1db94:	ldr	r4, [r1]
   1db98:	mov	r0, r4
   1db9c:	sub	r4, r4, #95	; 0x5f
   1dba0:	bl	114f0 <iswalnum@plt>
   1dba4:	ldrb	r3, [r6, #6]
   1dba8:	clz	r4, r4
   1dbac:	cmp	r0, #0
   1dbb0:	lsr	r4, r4, #5
   1dbb4:	movne	r4, #1
   1dbb8:	bfi	r3, r4, #6, #1
   1dbbc:	strb	r3, [r6, #6]
   1dbc0:	sub	r3, r7, #39	; 0x27
   1dbc4:	cmp	r3, #86	; 0x56
   1dbc8:	ldrls	pc, [pc, r3, lsl #2]
   1dbcc:	b	1deec <ftello64@plt+0xc8ac>
   1dbd0:	andeq	lr, r1, r0, lsr #1
   1dbd4:	andeq	lr, r1, r0, asr #1
   1dbd8:	andeq	lr, r1, r8, lsl #1
   1dbdc:	andeq	sp, r1, ip, ror #29
   1dbe0:	andeq	lr, r1, r8, rrx
   1dbe4:	andeq	sp, r1, ip, ror #29
   1dbe8:	andeq	sp, r1, ip, ror #29
   1dbec:	andeq	sp, r1, ip, ror #29
   1dbf0:	andeq	sp, r1, ip, ror #29
   1dbf4:	andeq	sp, r1, ip, ror #29
   1dbf8:	andeq	lr, r1, r8, asr #32
   1dbfc:	andeq	lr, r1, r8, asr #32
   1dc00:	andeq	lr, r1, r8, asr #32
   1dc04:	andeq	lr, r1, r8, asr #32
   1dc08:	andeq	lr, r1, r8, asr #32
   1dc0c:	andeq	lr, r1, r8, asr #32
   1dc10:	andeq	lr, r1, r8, asr #32
   1dc14:	andeq	lr, r1, r8, asr #32
   1dc18:	andeq	lr, r1, r8, asr #32
   1dc1c:	andeq	sp, r1, ip, ror #29
   1dc20:	andeq	sp, r1, ip, ror #29
   1dc24:	andeq	lr, r1, r8, lsr #32
   1dc28:	andeq	sp, r1, ip, ror #29
   1dc2c:	andeq	lr, r1, r8
   1dc30:	andeq	sp, r1, r8, ror #31
   1dc34:	andeq	sp, r1, ip, ror #29
   1dc38:	andeq	sp, r1, ip, ror #29
   1dc3c:	andeq	sp, r1, r8, asr #31
   1dc40:	andeq	sp, r1, ip, ror #29
   1dc44:	andeq	sp, r1, ip, ror #29
   1dc48:	andeq	sp, r1, ip, ror #29
   1dc4c:	andeq	sp, r1, ip, ror #29
   1dc50:	andeq	sp, r1, ip, ror #29
   1dc54:	andeq	sp, r1, ip, ror #29
   1dc58:	andeq	sp, r1, ip, ror #29
   1dc5c:	andeq	sp, r1, ip, ror #29
   1dc60:	andeq	sp, r1, ip, ror #29
   1dc64:	andeq	sp, r1, ip, ror #29
   1dc68:	andeq	sp, r1, ip, ror #29
   1dc6c:	andeq	sp, r1, ip, ror #29
   1dc70:	andeq	sp, r1, ip, ror #29
   1dc74:	andeq	sp, r1, ip, ror #29
   1dc78:	andeq	sp, r1, ip, ror #29
   1dc7c:	andeq	sp, r1, ip, ror #29
   1dc80:			; <UNDEFINED> instruction: 0x0001dfb0
   1dc84:	andeq	sp, r1, ip, ror #29
   1dc88:	andeq	sp, r1, ip, ror #29
   1dc8c:	andeq	sp, r1, ip, ror #29
   1dc90:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   1dc94:	andeq	sp, r1, ip, ror #29
   1dc98:	andeq	sp, r1, ip, ror #29
   1dc9c:	andeq	sp, r1, ip, ror #29
   1dca0:	andeq	sp, r1, ip, ror #29
   1dca4:	andeq	sp, r1, ip, ror #29
   1dca8:	andeq	sp, r1, ip, ror #29
   1dcac:	andeq	sp, r1, ip, ror #29
   1dcb0:	andeq	sp, r1, ip, ror #29
   1dcb4:	andeq	sp, r1, r8, ror pc
   1dcb8:	andeq	sp, r1, ip, ror #29
   1dcbc:	andeq	sp, r1, r8, asr pc
   1dcc0:	andeq	sp, r1, ip, ror #29
   1dcc4:	andeq	sp, r1, ip, ror #29
   1dcc8:	andeq	sp, r1, ip, ror #29
   1dccc:	andeq	sp, r1, ip, ror #29
   1dcd0:	andeq	sp, r1, ip, ror #29
   1dcd4:	andeq	sp, r1, ip, ror #29
   1dcd8:	andeq	sp, r1, ip, ror #29
   1dcdc:	andeq	sp, r1, ip, ror #29
   1dce0:	andeq	sp, r1, ip, ror #29
   1dce4:	andeq	sp, r1, ip, ror #29
   1dce8:	andeq	sp, r1, ip, ror #29
   1dcec:	andeq	sp, r1, ip, ror #29
   1dcf0:	andeq	sp, r1, ip, ror #29
   1dcf4:	andeq	sp, r1, ip, ror #29
   1dcf8:	andeq	sp, r1, ip, ror #29
   1dcfc:	andeq	sp, r1, ip, ror #29
   1dd00:	andeq	sp, r1, r0, asr #30
   1dd04:	andeq	sp, r1, ip, ror #29
   1dd08:	andeq	sp, r1, ip, ror #29
   1dd0c:	andeq	sp, r1, ip, ror #29
   1dd10:	andeq	sp, r1, r8, lsr #30
   1dd14:	andeq	sp, r1, ip, ror #29
   1dd18:	andeq	sp, r1, ip, ror #29
   1dd1c:	andeq	sp, r1, ip, ror #29
   1dd20:	andeq	sp, r1, ip, lsl #30
   1dd24:	strdeq	sp, [r1], -r4
   1dd28:	ldrdeq	sp, [r1], -r4
   1dd2c:	add	r7, sl, r7
   1dd30:	eor	r3, r8, #2048	; 0x800
   1dd34:	ldrb	r2, [r7, #-1]
   1dd38:	ubfx	r3, r3, #11, #1
   1dd3c:	cmp	r2, #10
   1dd40:	orrne	r3, r3, #1
   1dd44:	cmp	r3, #0
   1dd48:	beq	1de00 <ftello64@plt+0xc7c0>
   1dd4c:	mov	r0, #1
   1dd50:	b	1daf0 <ftello64@plt+0xc4b0>
   1dd54:	ldr	r3, [r6, #4]
   1dd58:	mov	r0, #1
   1dd5c:	bic	r3, r3, #2097152	; 0x200000
   1dd60:	bic	r3, r3, #255	; 0xff
   1dd64:	orr	r3, r3, #2097152	; 0x200000
   1dd68:	orr	r3, r3, r0
   1dd6c:	str	r3, [r6, #4]
   1dd70:	b	1daf0 <ftello64@plt+0xc4b0>
   1dd74:	bl	114a8 <__ctype_b_loc@plt>
   1dd78:	ldr	r1, [r0]
   1dd7c:	lsl	r3, r7, #1
   1dd80:	ldrb	r2, [r6, #6]
   1dd84:	ldrh	r3, [r1, r3]
   1dd88:	ubfx	r3, r3, #3, #1
   1dd8c:	cmp	r7, #95	; 0x5f
   1dd90:	orreq	r3, r3, #1
   1dd94:	bfi	r2, r3, #6, #1
   1dd98:	strb	r2, [r6, #6]
   1dd9c:	b	1dbc0 <ftello64@plt+0xc580>
   1dda0:	mov	r3, #5
   1dda4:	mov	r0, #1
   1dda8:	strb	r3, [r6, #4]
   1ddac:	b	1daf0 <ftello64@plt+0xc4b0>
   1ddb0:	movw	r3, #1026	; 0x402
   1ddb4:	tst	r8, r3
   1ddb8:	bne	1dd4c <ftello64@plt+0xc70c>
   1ddbc:	mov	r3, #19
   1ddc0:	mov	r0, #1
   1ddc4:	strb	r3, [r6, #4]
   1ddc8:	b	1daf0 <ftello64@plt+0xc4b0>
   1ddcc:	mov	r3, #20
   1ddd0:	mov	r0, #1
   1ddd4:	strb	r3, [r6, #4]
   1ddd8:	b	1daf0 <ftello64@plt+0xc4b0>
   1dddc:	mov	r3, #8
   1dde0:	movt	r3, #128	; 0x80
   1dde4:	tst	r8, r3
   1dde8:	moveq	r3, #1
   1ddec:	movne	r3, #0
   1ddf0:	cmp	r7, #0
   1ddf4:	moveq	r3, #0
   1ddf8:	cmp	r3, #0
   1ddfc:	bne	1dd2c <ftello64@plt+0xc6ec>
   1de00:	mov	r3, #12
   1de04:	mov	r2, #16
   1de08:	mov	r0, #1
   1de0c:	str	r2, [r6]
   1de10:	strb	r3, [r6, #4]
   1de14:	b	1daf0 <ftello64@plt+0xc4b0>
   1de18:	mov	r3, #11
   1de1c:	mov	r0, #1
   1de20:	strb	r3, [r6, #4]
   1de24:	b	1daf0 <ftello64@plt+0xc4b0>
   1de28:	tst	r8, #8192	; 0x2000
   1de2c:	beq	1dd4c <ftello64@plt+0xc70c>
   1de30:	mov	r3, #8
   1de34:	mov	r0, #1
   1de38:	strb	r3, [r6, #4]
   1de3c:	b	1daf0 <ftello64@plt+0xc4b0>
   1de40:	tst	r8, #8192	; 0x2000
   1de44:	beq	1dd4c <ftello64@plt+0xc70c>
   1de48:	mov	r3, #9
   1de4c:	mov	r0, #1
   1de50:	strb	r3, [r6, #4]
   1de54:	b	1daf0 <ftello64@plt+0xc4b0>
   1de58:	movw	r3, #1026	; 0x402
   1de5c:	tst	r8, r3
   1de60:	bne	1dd4c <ftello64@plt+0xc70c>
   1de64:	mov	r3, #18
   1de68:	mov	r0, #1
   1de6c:	strb	r3, [r6, #4]
   1de70:	b	1daf0 <ftello64@plt+0xc4b0>
   1de74:	and	r2, r8, #4608	; 0x1200
   1de78:	cmp	r2, #4608	; 0x1200
   1de7c:	moveq	r3, #23
   1de80:	moveq	r0, #1
   1de84:	strbeq	r3, [r6, #4]
   1de88:	bne	1dd4c <ftello64@plt+0xc70c>
   1de8c:	b	1daf0 <ftello64@plt+0xc4b0>
   1de90:	and	r2, r8, #33792	; 0x8400
   1de94:	cmp	r2, #32768	; 0x8000
   1de98:	bne	1dd4c <ftello64@plt+0xc70c>
   1de9c:	mov	r3, #10
   1dea0:	mov	r0, #1
   1dea4:	strb	r3, [r6, #4]
   1dea8:	b	1daf0 <ftello64@plt+0xc4b0>
   1deac:	tst	r8, #2048	; 0x800
   1deb0:	beq	1dd4c <ftello64@plt+0xc70c>
   1deb4:	b	1de9c <ftello64@plt+0xc85c>
   1deb8:	and	r2, r8, #4608	; 0x1200
   1debc:	cmp	r2, #4608	; 0x1200
   1dec0:	moveq	r3, #24
   1dec4:	moveq	r0, #1
   1dec8:	strbeq	r3, [r6, #4]
   1decc:	bne	1dd4c <ftello64@plt+0xc70c>
   1ded0:	b	1daf0 <ftello64@plt+0xc4b0>
   1ded4:	and	r2, r8, #4608	; 0x1200
   1ded8:	cmp	r2, #512	; 0x200
   1dedc:	moveq	r3, #24
   1dee0:	moveq	r0, #2
   1dee4:	strbeq	r3, [r6, #4]
   1dee8:	beq	1daf0 <ftello64@plt+0xc4b0>
   1deec:	mov	r0, #2
   1def0:	b	1daf0 <ftello64@plt+0xc4b0>
   1def4:	tst	r8, #33792	; 0x8400
   1def8:	bne	1deec <ftello64@plt+0xc8ac>
   1defc:	mov	r3, #10
   1df00:	mov	r0, #2
   1df04:	strb	r3, [r6, #4]
   1df08:	b	1daf0 <ftello64@plt+0xc4b0>
   1df0c:	and	r2, r8, #4608	; 0x1200
   1df10:	cmp	r2, #512	; 0x200
   1df14:	moveq	r3, #23
   1df18:	moveq	r0, #2
   1df1c:	strbeq	r3, [r6, #4]
   1df20:	bne	1deec <ftello64@plt+0xc8ac>
   1df24:	b	1daf0 <ftello64@plt+0xc4b0>
   1df28:	tst	r8, #524288	; 0x80000
   1df2c:	bne	1deec <ftello64@plt+0xc8ac>
   1df30:	mov	r3, #32
   1df34:	mov	r0, #2
   1df38:	strb	r3, [r6, #4]
   1df3c:	b	1daf0 <ftello64@plt+0xc4b0>
   1df40:	tst	r8, #524288	; 0x80000
   1df44:	bne	1deec <ftello64@plt+0xc8ac>
   1df48:	mov	r3, #34	; 0x22
   1df4c:	mov	r0, #2
   1df50:	strb	r3, [r6, #4]
   1df54:	b	1daf0 <ftello64@plt+0xc4b0>
   1df58:	tst	r8, #524288	; 0x80000
   1df5c:	bne	1deec <ftello64@plt+0xc8ac>
   1df60:	mov	r3, #12
   1df64:	mov	r2, #256	; 0x100
   1df68:	mov	r0, #2
   1df6c:	str	r2, [r6]
   1df70:	strb	r3, [r6, #4]
   1df74:	b	1daf0 <ftello64@plt+0xc4b0>
   1df78:	tst	r8, #524288	; 0x80000
   1df7c:	bne	1deec <ftello64@plt+0xc8ac>
   1df80:	mov	r3, #12
   1df84:	mov	r2, #64	; 0x40
   1df88:	mov	r0, #2
   1df8c:	str	r2, [r6]
   1df90:	strb	r3, [r6, #4]
   1df94:	b	1daf0 <ftello64@plt+0xc4b0>
   1df98:	tst	r8, #524288	; 0x80000
   1df9c:	bne	1deec <ftello64@plt+0xc8ac>
   1dfa0:	mov	r3, #33	; 0x21
   1dfa4:	mov	r0, #2
   1dfa8:	strb	r3, [r6, #4]
   1dfac:	b	1daf0 <ftello64@plt+0xc4b0>
   1dfb0:	tst	r8, #524288	; 0x80000
   1dfb4:	bne	1deec <ftello64@plt+0xc8ac>
   1dfb8:	mov	r3, #35	; 0x23
   1dfbc:	mov	r0, #2
   1dfc0:	strb	r3, [r6, #4]
   1dfc4:	b	1daf0 <ftello64@plt+0xc4b0>
   1dfc8:	tst	r8, #524288	; 0x80000
   1dfcc:	bne	1deec <ftello64@plt+0xc8ac>
   1dfd0:	mov	r3, #12
   1dfd4:	mov	r2, #512	; 0x200
   1dfd8:	mov	r0, #2
   1dfdc:	str	r2, [r6]
   1dfe0:	strb	r3, [r6, #4]
   1dfe4:	b	1daf0 <ftello64@plt+0xc4b0>
   1dfe8:	movw	r2, #1026	; 0x402
   1dfec:	and	r2, r2, r8
   1dff0:	cmp	r2, #2
   1dff4:	moveq	r3, #19
   1dff8:	moveq	r0, r2
   1dffc:	strbeq	r3, [r6, #4]
   1e000:	bne	1deec <ftello64@plt+0xc8ac>
   1e004:	b	1daf0 <ftello64@plt+0xc4b0>
   1e008:	tst	r8, #524288	; 0x80000
   1e00c:	bne	1deec <ftello64@plt+0xc8ac>
   1e010:	mov	r3, #12
   1e014:	mov	r2, #9
   1e018:	mov	r0, #2
   1e01c:	str	r2, [r6]
   1e020:	strb	r3, [r6, #4]
   1e024:	b	1daf0 <ftello64@plt+0xc4b0>
   1e028:	tst	r8, #524288	; 0x80000
   1e02c:	bne	1deec <ftello64@plt+0xc8ac>
   1e030:	mov	r3, #12
   1e034:	mov	r2, #6
   1e038:	mov	r0, #2
   1e03c:	str	r2, [r6]
   1e040:	strb	r3, [r6, #4]
   1e044:	b	1daf0 <ftello64@plt+0xc4b0>
   1e048:	tst	r8, #16384	; 0x4000
   1e04c:	bne	1deec <ftello64@plt+0xc8ac>
   1e050:	sub	r7, r7, #49	; 0x31
   1e054:	mov	r3, #4
   1e058:	mov	r0, #2
   1e05c:	str	r7, [r6]
   1e060:	strb	r3, [r6, #4]
   1e064:	b	1daf0 <ftello64@plt+0xc4b0>
   1e068:	movw	r2, #1026	; 0x402
   1e06c:	and	r2, r2, r8
   1e070:	cmp	r2, #2
   1e074:	moveq	r3, #18
   1e078:	moveq	r0, r2
   1e07c:	strbeq	r3, [r6, #4]
   1e080:	bne	1deec <ftello64@plt+0xc8ac>
   1e084:	b	1daf0 <ftello64@plt+0xc4b0>
   1e088:	tst	r8, #8192	; 0x2000
   1e08c:	bne	1deec <ftello64@plt+0xc8ac>
   1e090:	mov	r3, #9
   1e094:	mov	r0, #2
   1e098:	strb	r3, [r6, #4]
   1e09c:	b	1daf0 <ftello64@plt+0xc4b0>
   1e0a0:	tst	r8, #524288	; 0x80000
   1e0a4:	bne	1deec <ftello64@plt+0xc8ac>
   1e0a8:	mov	r3, #12
   1e0ac:	mov	r2, #128	; 0x80
   1e0b0:	mov	r0, #2
   1e0b4:	str	r2, [r6]
   1e0b8:	strb	r3, [r6, #4]
   1e0bc:	b	1daf0 <ftello64@plt+0xc4b0>
   1e0c0:	tst	r8, #8192	; 0x2000
   1e0c4:	bne	1deec <ftello64@plt+0xc8ac>
   1e0c8:	mov	r3, #8
   1e0cc:	mov	r0, #2
   1e0d0:	strb	r3, [r6, #4]
   1e0d4:	b	1daf0 <ftello64@plt+0xc4b0>
   1e0d8:	cmp	r2, #1
   1e0dc:	ble	1e110 <ftello64@plt+0xcad0>
   1e0e0:	ldr	r1, [r5, #8]
   1e0e4:	ldr	r0, [r1, r3, lsl #2]
   1e0e8:	add	r1, r1, r3, lsl #2
   1e0ec:	cmn	r0, #1
   1e0f0:	beq	1e14c <ftello64@plt+0xcb0c>
   1e0f4:	ldr	r0, [r5, #28]
   1e0f8:	add	r7, r7, #2
   1e0fc:	cmp	r0, r7
   1e100:	beq	1e110 <ftello64@plt+0xcad0>
   1e104:	ldr	r0, [r1, #4]
   1e108:	cmn	r0, #1
   1e10c:	beq	1e14c <ftello64@plt+0xcb0c>
   1e110:	ldrb	r0, [r5, #76]	; 0x4c
   1e114:	ldr	r1, [r5]
   1e118:	ldr	ip, [r5, #24]
   1e11c:	cmp	r0, #0
   1e120:	beq	1e140 <ftello64@plt+0xcb00>
   1e124:	ldr	r0, [r5, #12]
   1e128:	add	r1, r1, ip
   1e12c:	ldr	r0, [r0, r3, lsl #2]
   1e130:	ldrb	r7, [r1, r0]
   1e134:	tst	r7, #128	; 0x80
   1e138:	beq	1db78 <ftello64@plt+0xc538>
   1e13c:	b	1db74 <ftello64@plt+0xc534>
   1e140:	add	r1, r1, r3
   1e144:	ldrb	r7, [r1, ip]
   1e148:	b	1db78 <ftello64@plt+0xc538>
   1e14c:	ldrb	r7, [sl, r3]
   1e150:	mov	r3, #1
   1e154:	strb	r7, [r6]
   1e158:	strb	r3, [r6, #4]
   1e15c:	b	1db94 <ftello64@plt+0xc554>
   1e160:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e164:	ldr	ip, [r0, #84]	; 0x54
   1e168:	strd	r6, [sp, #8]
   1e16c:	strd	r8, [sp, #16]
   1e170:	ldr	r8, [r0, #108]	; 0x6c
   1e174:	strd	sl, [sp, #24]
   1e178:	str	lr, [sp, #32]
   1e17c:	sub	sp, sp, #36	; 0x24
   1e180:	ldr	r7, [sp, #72]	; 0x48
   1e184:	str	ip, [sp, #12]
   1e188:	cmp	r8, #0
   1e18c:	ldr	r6, [sp, #80]	; 0x50
   1e190:	ble	1e478 <ftello64@plt+0xce38>
   1e194:	ldr	sl, [r0, #116]	; 0x74
   1e198:	mov	lr, r8
   1e19c:	mov	r4, #0
   1e1a0:	add	ip, lr, r4
   1e1a4:	asr	ip, ip, #1
   1e1a8:	add	r5, ip, ip, lsl #1
   1e1ac:	add	r5, sl, r5, lsl #3
   1e1b0:	ldr	r5, [r5, #4]
   1e1b4:	cmp	r7, r5
   1e1b8:	bgt	1e3d8 <ftello64@plt+0xcd98>
   1e1bc:	cmp	ip, r4
   1e1c0:	ble	1e20c <ftello64@plt+0xcbcc>
   1e1c4:	add	lr, ip, r4
   1e1c8:	asr	lr, lr, #1
   1e1cc:	add	r5, lr, lr, lsl #1
   1e1d0:	add	r5, sl, r5, lsl #3
   1e1d4:	ldr	r5, [r5, #4]
   1e1d8:	cmp	r7, r5
   1e1dc:	ble	1e1fc <ftello64@plt+0xcbbc>
   1e1e0:	b	1e3cc <ftello64@plt+0xcd8c>
   1e1e4:	add	r5, ip, ip, lsl #1
   1e1e8:	add	r5, sl, r5, lsl #3
   1e1ec:	ldr	r5, [r5, #4]
   1e1f0:	cmp	r5, r7
   1e1f4:	blt	1e3d8 <ftello64@plt+0xcd98>
   1e1f8:	mov	lr, ip
   1e1fc:	add	ip, r4, lr
   1e200:	cmp	r4, lr
   1e204:	asr	ip, ip, #1
   1e208:	blt	1e1e4 <ftello64@plt+0xcba4>
   1e20c:	cmp	r8, r4
   1e210:	mvnle	r4, #0
   1e214:	ble	1e22c <ftello64@plt+0xcbec>
   1e218:	add	ip, r4, r4, lsl #1
   1e21c:	add	ip, sl, ip, lsl #3
   1e220:	ldr	ip, [ip, #4]
   1e224:	cmp	r7, ip
   1e228:	mvnne	r4, #0
   1e22c:	mov	lr, r8
   1e230:	mov	r5, #0
   1e234:	add	fp, lr, r5
   1e238:	add	fp, fp, fp, lsr #31
   1e23c:	asr	fp, fp, #1
   1e240:	add	ip, fp, fp, lsl #1
   1e244:	add	ip, sl, ip, lsl #3
   1e248:	ldr	ip, [ip, #4]
   1e24c:	cmp	r6, ip
   1e250:	bgt	1e3bc <ftello64@plt+0xcd7c>
   1e254:	cmp	fp, r5
   1e258:	ble	1e2b4 <ftello64@plt+0xcc74>
   1e25c:	add	lr, fp, r5
   1e260:	add	lr, lr, lr, lsr #31
   1e264:	asr	lr, lr, #1
   1e268:	add	ip, lr, lr, lsl #1
   1e26c:	mov	r9, lr
   1e270:	add	ip, sl, ip, lsl #3
   1e274:	ldr	ip, [ip, #4]
   1e278:	cmp	r6, ip
   1e27c:	ble	1e2a4 <ftello64@plt+0xcc64>
   1e280:	b	1e3b4 <ftello64@plt+0xcd74>
   1e284:	asr	ip, ip, #1
   1e288:	add	r9, ip, ip, lsl #1
   1e28c:	mov	fp, ip
   1e290:	add	r9, sl, r9, lsl #3
   1e294:	ldr	r9, [r9, #4]
   1e298:	cmp	r9, r6
   1e29c:	blt	1e3bc <ftello64@plt+0xcd7c>
   1e2a0:	mov	lr, ip
   1e2a4:	add	ip, r5, lr
   1e2a8:	cmp	r5, lr
   1e2ac:	add	ip, ip, ip, lsr #31
   1e2b0:	blt	1e284 <ftello64@plt+0xcc44>
   1e2b4:	cmp	r8, r5
   1e2b8:	ble	1e4a8 <ftello64@plt+0xce68>
   1e2bc:	add	ip, r5, r5, lsl #1
   1e2c0:	add	sl, sl, ip, lsl #3
   1e2c4:	ldr	ip, [sl, #4]
   1e2c8:	cmp	r6, ip
   1e2cc:	mvnne	r5, #0
   1e2d0:	ldr	ip, [r1]
   1e2d4:	cmp	ip, #0
   1e2d8:	ble	1e420 <ftello64@plt+0xcde0>
   1e2dc:	mov	sl, r2
   1e2e0:	mov	r8, r0
   1e2e4:	str	r1, [sp, #16]
   1e2e8:	mov	fp, #0
   1e2ec:	str	r3, [sp, #20]
   1e2f0:	str	r5, [sp, #24]
   1e2f4:	str	r4, [sp, #28]
   1e2f8:	ldr	r3, [sl]
   1e2fc:	lsl	r4, fp, #2
   1e300:	ldr	r2, [sp, #12]
   1e304:	ldr	r0, [r8, #116]	; 0x74
   1e308:	ldr	r3, [r3, fp, lsl #2]
   1e30c:	ldr	r1, [r2]
   1e310:	add	r3, r3, r3, lsl #1
   1e314:	add	r2, r0, r3, lsl #3
   1e318:	ldr	r0, [r0, r3, lsl #3]
   1e31c:	ldr	r3, [r2, #8]
   1e320:	ldr	r9, [r1, r0, lsl #3]
   1e324:	cmp	r7, r3
   1e328:	blt	1e484 <ftello64@plt+0xce44>
   1e32c:	ldr	r2, [r2, #12]
   1e330:	cmp	r7, r2
   1e334:	bgt	1e470 <ftello64@plt+0xce30>
   1e338:	sub	r1, r7, r3
   1e33c:	cmp	r7, r2
   1e340:	clz	r1, r1
   1e344:	lsr	r1, r1, #5
   1e348:	beq	1e428 <ftello64@plt+0xcde8>
   1e34c:	cmp	r7, r3
   1e350:	movne	r5, #0
   1e354:	beq	1e42c <ftello64@plt+0xcdec>
   1e358:	cmp	r6, r3
   1e35c:	blt	1e394 <ftello64@plt+0xcd54>
   1e360:	cmp	r6, r2
   1e364:	movgt	r0, #1
   1e368:	bgt	1e38c <ftello64@plt+0xcd4c>
   1e36c:	sub	r1, r6, r3
   1e370:	cmp	r6, r2
   1e374:	clz	r1, r1
   1e378:	lsr	r1, r1, #5
   1e37c:	beq	1e3e8 <ftello64@plt+0xcda8>
   1e380:	cmp	r6, r3
   1e384:	movne	r0, #0
   1e388:	beq	1e3ec <ftello64@plt+0xcdac>
   1e38c:	cmp	r0, r5
   1e390:	beq	1e40c <ftello64@plt+0xcdcc>
   1e394:	mov	r0, #1
   1e398:	add	sp, sp, #36	; 0x24
   1e39c:	ldrd	r4, [sp]
   1e3a0:	ldrd	r6, [sp, #8]
   1e3a4:	ldrd	r8, [sp, #16]
   1e3a8:	ldrd	sl, [sp, #24]
   1e3ac:	add	sp, sp, #32
   1e3b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3b4:	mov	lr, fp
   1e3b8:	mov	fp, r9
   1e3bc:	add	r5, fp, #1
   1e3c0:	cmp	r5, lr
   1e3c4:	blt	1e234 <ftello64@plt+0xcbf4>
   1e3c8:	b	1e2b4 <ftello64@plt+0xcc74>
   1e3cc:	mov	r4, lr
   1e3d0:	mov	lr, ip
   1e3d4:	mov	ip, r4
   1e3d8:	add	r4, ip, #1
   1e3dc:	cmp	r4, lr
   1e3e0:	blt	1e1a0 <ftello64@plt+0xcb60>
   1e3e4:	b	1e20c <ftello64@plt+0xcbcc>
   1e3e8:	orr	r1, r1, #2
   1e3ec:	ldr	r3, [sp, #24]
   1e3f0:	mov	r2, r9
   1e3f4:	mov	r0, r8
   1e3f8:	str	r3, [sp]
   1e3fc:	ldr	r3, [sp, #76]	; 0x4c
   1e400:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1e404:	cmp	r0, r5
   1e408:	bne	1e394 <ftello64@plt+0xcd54>
   1e40c:	ldr	r3, [sp, #16]
   1e410:	ldr	ip, [r3]
   1e414:	add	fp, fp, #1
   1e418:	cmp	fp, ip
   1e41c:	blt	1e2f8 <ftello64@plt+0xccb8>
   1e420:	mov	r0, #0
   1e424:	b	1e398 <ftello64@plt+0xcd58>
   1e428:	orr	r1, r1, #2
   1e42c:	mov	r0, r8
   1e430:	ldr	r3, [sp, #20]
   1e434:	ldr	r2, [sp, #28]
   1e438:	str	r2, [sp]
   1e43c:	mov	r2, r9
   1e440:	bl	1a4e8 <ftello64@plt+0x8ea8>
   1e444:	ldr	r3, [sl]
   1e448:	mov	r5, r0
   1e44c:	ldr	r2, [r8, #116]	; 0x74
   1e450:	ldr	r3, [r3, r4]
   1e454:	add	r3, r3, r3, lsl #1
   1e458:	add	r2, r2, r3, lsl #3
   1e45c:	ldr	r3, [r2, #8]
   1e460:	cmp	r6, r3
   1e464:	blt	1e4a0 <ftello64@plt+0xce60>
   1e468:	ldr	r2, [r2, #12]
   1e46c:	b	1e360 <ftello64@plt+0xcd20>
   1e470:	mov	r5, #1
   1e474:	b	1e358 <ftello64@plt+0xcd18>
   1e478:	mvn	r4, #0
   1e47c:	mov	r5, r4
   1e480:	b	1e2d0 <ftello64@plt+0xcc90>
   1e484:	cmp	r6, r3
   1e488:	blt	1e414 <ftello64@plt+0xcdd4>
   1e48c:	ldr	r2, [r2, #12]
   1e490:	cmp	r6, r2
   1e494:	bgt	1e394 <ftello64@plt+0xcd54>
   1e498:	mvn	r5, #0
   1e49c:	b	1e36c <ftello64@plt+0xcd2c>
   1e4a0:	mvn	r0, #0
   1e4a4:	b	1e38c <ftello64@plt+0xcd4c>
   1e4a8:	mvn	r5, #0
   1e4ac:	b	1e2d0 <ftello64@plt+0xcc90>
   1e4b0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1e4b4:	mov	r4, r0
   1e4b8:	strd	r6, [sp, #8]
   1e4bc:	ldr	r0, [r1, #80]	; 0x50
   1e4c0:	strd	r8, [sp, #16]
   1e4c4:	str	sl, [sp, #24]
   1e4c8:	str	lr, [sp, #28]
   1e4cc:	sub	sp, sp, #8
   1e4d0:	ldrb	r7, [sp, #44]	; 0x2c
   1e4d4:	cmp	r0, #1
   1e4d8:	ldr	ip, [r1, #40]	; 0x28
   1e4dc:	beq	1e544 <ftello64@plt+0xcf04>
   1e4e0:	add	r5, ip, #1
   1e4e4:	ldr	r6, [r1, #28]
   1e4e8:	cmp	r5, r6
   1e4ec:	bge	1e544 <ftello64@plt+0xcf04>
   1e4f0:	ldr	r0, [r1, #8]
   1e4f4:	ldr	lr, [r0, r5, lsl #2]
   1e4f8:	add	r0, r0, r5, lsl #2
   1e4fc:	cmn	lr, #1
   1e500:	bne	1e544 <ftello64@plt+0xcf04>
   1e504:	add	r3, ip, #2
   1e508:	mov	r2, r0
   1e50c:	b	1e520 <ftello64@plt+0xcee0>
   1e510:	ldr	ip, [r2, #4]!
   1e514:	add	r3, r3, #1
   1e518:	cmn	ip, #1
   1e51c:	bne	1e52c <ftello64@plt+0xceec>
   1e520:	cmp	r6, r3
   1e524:	mov	lr, r3
   1e528:	bne	1e510 <ftello64@plt+0xced0>
   1e52c:	ldr	r3, [r0, #-4]
   1e530:	mov	r2, #1
   1e534:	mov	r0, #0
   1e538:	strd	r2, [r4]
   1e53c:	str	lr, [r1, #40]	; 0x28
   1e540:	b	1e58c <ftello64@plt+0xcf4c>
   1e544:	ldrb	lr, [r2, #4]
   1e548:	add	r3, ip, r3
   1e54c:	str	r3, [r1, #40]	; 0x28
   1e550:	and	r0, lr, #251	; 0xfb
   1e554:	cmp	lr, #28
   1e558:	cmpne	r0, #26
   1e55c:	beq	1e5a8 <ftello64@plt+0xcf68>
   1e560:	cmp	lr, #22
   1e564:	moveq	lr, r7
   1e568:	orrne	lr, r7, #1
   1e56c:	mov	r5, r2
   1e570:	cmp	lr, #0
   1e574:	beq	1e720 <ftello64@plt+0xd0e0>
   1e578:	ldrb	r2, [r5]
   1e57c:	mov	r3, #0
   1e580:	mov	r0, r3
   1e584:	str	r3, [r4]
   1e588:	strb	r2, [r4, #4]
   1e58c:	add	sp, sp, #8
   1e590:	ldrd	r4, [sp]
   1e594:	ldrd	r6, [sp, #8]
   1e598:	ldrd	r8, [sp, #16]
   1e59c:	ldr	sl, [sp, #24]
   1e5a0:	add	sp, sp, #28
   1e5a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e5a8:	ldr	r6, [r1, #56]	; 0x38
   1e5ac:	cmp	r3, r6
   1e5b0:	bge	1e650 <ftello64@plt+0xd010>
   1e5b4:	ldrb	r7, [r2]
   1e5b8:	mov	r5, #0
   1e5bc:	b	1e5e0 <ftello64@plt+0xcfa0>
   1e5c0:	ldr	r3, [r4, #4]
   1e5c4:	strb	r0, [r3, r5]
   1e5c8:	add	r5, r5, #1
   1e5cc:	cmp	r5, #32
   1e5d0:	beq	1e650 <ftello64@plt+0xd010>
   1e5d4:	ldrb	lr, [r2, #4]
   1e5d8:	ldr	r3, [r1, #40]	; 0x28
   1e5dc:	ldr	r6, [r1, #56]	; 0x38
   1e5e0:	cmp	lr, #30
   1e5e4:	add	ip, r3, #1
   1e5e8:	beq	1e658 <ftello64@plt+0xd018>
   1e5ec:	ldr	r0, [r1, #4]
   1e5f0:	str	ip, [r1, #40]	; 0x28
   1e5f4:	ldrb	r0, [r0, r3]
   1e5f8:	cmp	r6, ip
   1e5fc:	ble	1e650 <ftello64@plt+0xd010>
   1e600:	cmp	r7, r0
   1e604:	bne	1e5c0 <ftello64@plt+0xcf80>
   1e608:	ldr	r3, [r1, #4]
   1e60c:	ldrb	r3, [r3, ip]
   1e610:	cmp	r3, #93	; 0x5d
   1e614:	bne	1e5c0 <ftello64@plt+0xcf80>
   1e618:	ldr	r3, [r4, #4]
   1e61c:	add	ip, ip, #1
   1e620:	mov	r0, #0
   1e624:	str	ip, [r1, #40]	; 0x28
   1e628:	strb	r0, [r3, r5]
   1e62c:	ldrb	r3, [r2, #4]
   1e630:	cmp	r3, #28
   1e634:	beq	1e74c <ftello64@plt+0xd10c>
   1e638:	cmp	r3, #30
   1e63c:	beq	1e740 <ftello64@plt+0xd100>
   1e640:	cmp	r3, #26
   1e644:	moveq	r3, #3
   1e648:	streq	r3, [r4]
   1e64c:	b	1e58c <ftello64@plt+0xcf4c>
   1e650:	mov	r0, #7
   1e654:	b	1e58c <ftello64@plt+0xcf4c>
   1e658:	ldrb	r0, [r1, #75]	; 0x4b
   1e65c:	cmp	r0, #0
   1e660:	beq	1e5ec <ftello64@plt+0xcfac>
   1e664:	ldrb	r0, [r1, #76]	; 0x4c
   1e668:	cmp	r0, #0
   1e66c:	beq	1e708 <ftello64@plt+0xd0c8>
   1e670:	ldr	r8, [r1, #28]
   1e674:	lsl	lr, r3, #2
   1e678:	cmp	r3, r8
   1e67c:	beq	1e690 <ftello64@plt+0xd050>
   1e680:	ldr	r0, [r1, #8]
   1e684:	ldr	r0, [r0, r3, lsl #2]
   1e688:	cmn	r0, #1
   1e68c:	beq	1e5ec <ftello64@plt+0xcfac>
   1e690:	ldr	r0, [r1]
   1e694:	ldr	sl, [r1, #12]
   1e698:	ldr	r9, [r1, #24]
   1e69c:	ldr	sl, [sl, lr]
   1e6a0:	add	r0, r0, sl
   1e6a4:	ldrb	r0, [r0, r9]
   1e6a8:	tst	r0, #128	; 0x80
   1e6ac:	bne	1e5ec <ftello64@plt+0xcfac>
   1e6b0:	ldr	r9, [r1, #80]	; 0x50
   1e6b4:	cmp	r9, #1
   1e6b8:	beq	1e700 <ftello64@plt+0xd0c0>
   1e6bc:	cmp	r8, ip
   1e6c0:	ble	1e700 <ftello64@plt+0xd0c0>
   1e6c4:	ldr	r9, [r1, #8]
   1e6c8:	add	lr, r9, lr
   1e6cc:	ldr	lr, [lr, #4]
   1e6d0:	cmn	lr, #1
   1e6d4:	bne	1e700 <ftello64@plt+0xd0c0>
   1e6d8:	add	r3, r3, #2
   1e6dc:	sub	r9, r9, #4
   1e6e0:	b	1e6f0 <ftello64@plt+0xd0b0>
   1e6e4:	ldr	lr, [r9, r3, lsl #2]
   1e6e8:	cmn	lr, #1
   1e6ec:	bne	1e700 <ftello64@plt+0xd0c0>
   1e6f0:	cmp	r8, r3
   1e6f4:	mov	ip, r3
   1e6f8:	add	r3, r3, #1
   1e6fc:	bne	1e6e4 <ftello64@plt+0xd0a4>
   1e700:	str	ip, [r1, #40]	; 0x28
   1e704:	b	1e5f8 <ftello64@plt+0xcfb8>
   1e708:	ldr	r0, [r1]
   1e70c:	str	ip, [r1, #40]	; 0x28
   1e710:	ldr	lr, [r1, #24]
   1e714:	add	r3, r0, r3
   1e718:	ldrb	r0, [r3, lr]
   1e71c:	b	1e5f8 <ftello64@plt+0xcfb8>
   1e720:	mov	r0, sp
   1e724:	ldr	r2, [sp, #40]	; 0x28
   1e728:	bl	1a33c <ftello64@plt+0x8cfc>
   1e72c:	ldrb	r3, [sp, #4]
   1e730:	cmp	r3, #21
   1e734:	movne	r0, #11
   1e738:	beq	1e578 <ftello64@plt+0xcf38>
   1e73c:	b	1e58c <ftello64@plt+0xcf4c>
   1e740:	mov	r3, #4
   1e744:	str	r3, [r4]
   1e748:	b	1e58c <ftello64@plt+0xcf4c>
   1e74c:	mov	r3, #2
   1e750:	str	r3, [r4]
   1e754:	b	1e58c <ftello64@plt+0xcf4c>
   1e758:	add	ip, r0, r2, lsl #3
   1e75c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1e760:	strd	r6, [sp, #8]
   1e764:	str	r8, [sp, #16]
   1e768:	ldrb	r8, [ip, #4]
   1e76c:	str	lr, [sp, #20]
   1e770:	ldr	r7, [sp, #24]
   1e774:	cmp	r8, #7
   1e778:	beq	1e8e0 <ftello64@plt+0xd2a0>
   1e77c:	ldr	ip, [r3, #80]	; 0x50
   1e780:	cmp	ip, #1
   1e784:	beq	1e7e4 <ftello64@plt+0xd1a4>
   1e788:	ldr	ip, [r3, #28]
   1e78c:	add	lr, r7, #1
   1e790:	cmp	lr, ip
   1e794:	bge	1e7e4 <ftello64@plt+0xd1a4>
   1e798:	ldr	r4, [r3, #8]
   1e79c:	ldr	r5, [r4, lr, lsl #2]
   1e7a0:	add	r6, r4, lr, lsl #2
   1e7a4:	cmn	r5, #1
   1e7a8:	bne	1e7e4 <ftello64@plt+0xd1a4>
   1e7ac:	sub	ip, ip, r7
   1e7b0:	mov	lr, r6
   1e7b4:	mov	r4, #1
   1e7b8:	b	1e7c8 <ftello64@plt+0xd188>
   1e7bc:	ldr	r5, [lr, #4]!
   1e7c0:	cmn	r5, #1
   1e7c4:	bne	1e7d4 <ftello64@plt+0xd194>
   1e7c8:	add	r4, r4, #1
   1e7cc:	cmp	ip, r4
   1e7d0:	bne	1e7bc <ftello64@plt+0xd17c>
   1e7d4:	cmp	r8, #5
   1e7d8:	beq	1e800 <ftello64@plt+0xd1c0>
   1e7dc:	cmp	r8, #6
   1e7e0:	beq	1e838 <ftello64@plt+0xd1f8>
   1e7e4:	mov	r4, #0
   1e7e8:	mov	r0, r4
   1e7ec:	ldrd	r4, [sp]
   1e7f0:	ldrd	r6, [sp, #8]
   1e7f4:	ldr	r8, [sp, #16]
   1e7f8:	add	sp, sp, #20
   1e7fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e800:	ldr	r2, [r1]
   1e804:	tst	r2, #64	; 0x40
   1e808:	bne	1e81c <ftello64@plt+0xd1dc>
   1e80c:	ldr	r1, [r3, #4]
   1e810:	ldrb	r1, [r1, r7]
   1e814:	cmp	r1, #10
   1e818:	beq	1e7e4 <ftello64@plt+0xd1a4>
   1e81c:	tst	r2, #128	; 0x80
   1e820:	beq	1e7e8 <ftello64@plt+0xd1a8>
   1e824:	ldr	r3, [r3, #4]
   1e828:	ldrb	r3, [r3, r7]
   1e82c:	cmp	r3, #0
   1e830:	beq	1e7e4 <ftello64@plt+0xd1a4>
   1e834:	b	1e7e8 <ftello64@plt+0xd1a8>
   1e838:	ldr	r7, [r0, r2, lsl #3]
   1e83c:	ldr	r0, [r7, #20]
   1e840:	ldr	ip, [r7, #32]
   1e844:	cmp	ip, #0
   1e848:	bne	1e858 <ftello64@plt+0xd218>
   1e84c:	ldr	r3, [r7, #36]	; 0x24
   1e850:	orrs	r3, r0, r3
   1e854:	beq	1e9e0 <ftello64@plt+0xd3a0>
   1e858:	cmp	r0, #0
   1e85c:	ldr	r6, [r6, #-4]
   1e860:	ble	1e894 <ftello64@plt+0xd254>
   1e864:	ldr	r2, [r7]
   1e868:	ldr	r3, [r2]
   1e86c:	cmp	r6, r3
   1e870:	beq	1e8d0 <ftello64@plt+0xd290>
   1e874:	mov	r3, #0
   1e878:	b	1e888 <ftello64@plt+0xd248>
   1e87c:	ldr	r1, [r2, #4]!
   1e880:	cmp	r6, r1
   1e884:	beq	1e8d0 <ftello64@plt+0xd290>
   1e888:	add	r3, r3, #1
   1e88c:	cmp	r3, r0
   1e890:	bne	1e87c <ftello64@plt+0xd23c>
   1e894:	ldr	r3, [r7, #36]	; 0x24
   1e898:	cmp	r3, #0
   1e89c:	ble	1e9a4 <ftello64@plt+0xd364>
   1e8a0:	mov	r5, #0
   1e8a4:	b	1e8b4 <ftello64@plt+0xd274>
   1e8a8:	ldr	r3, [r7, #36]	; 0x24
   1e8ac:	cmp	r5, r3
   1e8b0:	bge	1e9a0 <ftello64@plt+0xd360>
   1e8b4:	ldr	r3, [r7, #12]
   1e8b8:	mov	r0, r6
   1e8bc:	ldr	r1, [r3, r5, lsl #2]
   1e8c0:	add	r5, r5, #1
   1e8c4:	bl	11298 <iswctype@plt>
   1e8c8:	cmp	r0, #0
   1e8cc:	beq	1e8a8 <ftello64@plt+0xd268>
   1e8d0:	ldrb	r3, [r7, #16]
   1e8d4:	tst	r3, #1
   1e8d8:	beq	1e7e8 <ftello64@plt+0xd1a8>
   1e8dc:	b	1e7e4 <ftello64@plt+0xd1a4>
   1e8e0:	ldr	r1, [r3, #4]
   1e8e4:	ldrb	r2, [r1, r7]
   1e8e8:	cmp	r2, #193	; 0xc1
   1e8ec:	bls	1e7e4 <ftello64@plt+0xd1a4>
   1e8f0:	ldr	r3, [r3, #48]	; 0x30
   1e8f4:	add	r0, r7, #1
   1e8f8:	cmp	r0, r3
   1e8fc:	bge	1e7e4 <ftello64@plt+0xd1a4>
   1e900:	add	ip, r1, r7
   1e904:	cmp	r2, #223	; 0xdf
   1e908:	ldrb	lr, [ip, #1]
   1e90c:	bls	1ea0c <ftello64@plt+0xd3cc>
   1e910:	cmp	r2, #239	; 0xef
   1e914:	bhi	1e9f0 <ftello64@plt+0xd3b0>
   1e918:	cmp	lr, #159	; 0x9f
   1e91c:	cmpls	r2, #224	; 0xe0
   1e920:	movne	r4, #3
   1e924:	beq	1e7e4 <ftello64@plt+0xd1a4>
   1e928:	add	r7, r7, r4
   1e92c:	cmp	r3, r7
   1e930:	blt	1e7e4 <ftello64@plt+0xd1a4>
   1e934:	ldrb	r3, [r1, r0]
   1e938:	eor	r3, r3, #128	; 0x80
   1e93c:	cmp	r3, #63	; 0x3f
   1e940:	bhi	1e7e4 <ftello64@plt+0xd1a4>
   1e944:	ldrb	r3, [ip, #2]
   1e948:	eor	r3, r3, #128	; 0x80
   1e94c:	cmp	r3, #63	; 0x3f
   1e950:	bhi	1e7e4 <ftello64@plt+0xd1a4>
   1e954:	cmp	r4, #3
   1e958:	beq	1e7e8 <ftello64@plt+0xd1a8>
   1e95c:	ldrb	r3, [ip, #3]
   1e960:	eor	r3, r3, #128	; 0x80
   1e964:	cmp	r3, #63	; 0x3f
   1e968:	bhi	1e7e4 <ftello64@plt+0xd1a4>
   1e96c:	cmp	r4, #4
   1e970:	beq	1e7e8 <ftello64@plt+0xd1a8>
   1e974:	ldrb	r3, [ip, #4]
   1e978:	eor	r3, r3, #128	; 0x80
   1e97c:	cmp	r3, #63	; 0x3f
   1e980:	bhi	1e7e4 <ftello64@plt+0xd1a4>
   1e984:	cmp	r4, #6
   1e988:	bne	1ea58 <ftello64@plt+0xd418>
   1e98c:	ldrb	r3, [ip, #5]
   1e990:	eor	r3, r3, #128	; 0x80
   1e994:	cmp	r3, #63	; 0x3f
   1e998:	bls	1e7e8 <ftello64@plt+0xd1a8>
   1e99c:	b	1e7e4 <ftello64@plt+0xd1a4>
   1e9a0:	ldr	ip, [r7, #32]
   1e9a4:	cmp	ip, #0
   1e9a8:	ble	1e9e0 <ftello64@plt+0xd3a0>
   1e9ac:	ldr	r2, [r7, #4]
   1e9b0:	mov	r3, #0
   1e9b4:	sub	r2, r2, #4
   1e9b8:	ldr	r1, [r2, #4]!
   1e9bc:	cmp	r6, r1
   1e9c0:	bcc	1e9d4 <ftello64@plt+0xd394>
   1e9c4:	ldr	r1, [r7, #8]
   1e9c8:	ldr	r1, [r1, r3, lsl #2]
   1e9cc:	cmp	r6, r1
   1e9d0:	bls	1e8d0 <ftello64@plt+0xd290>
   1e9d4:	add	r3, r3, #1
   1e9d8:	cmp	r3, ip
   1e9dc:	bne	1e9b8 <ftello64@plt+0xd378>
   1e9e0:	ldrb	r3, [r7, #16]
   1e9e4:	tst	r3, #1
   1e9e8:	bne	1e7e8 <ftello64@plt+0xd1a8>
   1e9ec:	b	1e7e4 <ftello64@plt+0xd1a4>
   1e9f0:	cmp	r2, #247	; 0xf7
   1e9f4:	bhi	1ea20 <ftello64@plt+0xd3e0>
   1e9f8:	cmp	lr, #143	; 0x8f
   1e9fc:	cmpls	r2, #240	; 0xf0
   1ea00:	movne	r4, #4
   1ea04:	bne	1e928 <ftello64@plt+0xd2e8>
   1ea08:	b	1e7e4 <ftello64@plt+0xd1a4>
   1ea0c:	eor	lr, lr, #128	; 0x80
   1ea10:	cmp	lr, #63	; 0x3f
   1ea14:	movls	r4, #2
   1ea18:	bls	1e7e8 <ftello64@plt+0xd1a8>
   1ea1c:	b	1e7e4 <ftello64@plt+0xd1a4>
   1ea20:	cmp	r2, #251	; 0xfb
   1ea24:	bhi	1ea3c <ftello64@plt+0xd3fc>
   1ea28:	cmp	lr, #135	; 0x87
   1ea2c:	cmpls	r2, #248	; 0xf8
   1ea30:	movne	r4, #5
   1ea34:	bne	1e928 <ftello64@plt+0xd2e8>
   1ea38:	b	1e7e4 <ftello64@plt+0xd1a4>
   1ea3c:	cmp	r2, #253	; 0xfd
   1ea40:	bhi	1e7e4 <ftello64@plt+0xd1a4>
   1ea44:	cmp	lr, #131	; 0x83
   1ea48:	cmpls	r2, #252	; 0xfc
   1ea4c:	beq	1e7e4 <ftello64@plt+0xd1a4>
   1ea50:	mov	r4, #6
   1ea54:	b	1e928 <ftello64@plt+0xd2e8>
   1ea58:	mov	r4, #5
   1ea5c:	b	1e7e8 <ftello64@plt+0xd1a8>
   1ea60:	strd	r4, [sp, #-16]!
   1ea64:	mov	r5, #255	; 0xff
   1ea68:	movt	r5, #4
   1ea6c:	mov	r4, r0
   1ea70:	str	r6, [sp, #8]
   1ea74:	str	lr, [sp, #12]
   1ea78:	b	1ea80 <ftello64@plt+0xd440>
   1ea7c:	mov	r4, r3
   1ea80:	ldr	r3, [r4, #4]
   1ea84:	cmp	r3, #0
   1ea88:	bne	1ea7c <ftello64@plt+0xd43c>
   1ea8c:	ldr	r3, [r4, #8]
   1ea90:	cmp	r3, #0
   1ea94:	bne	1ea7c <ftello64@plt+0xd43c>
   1ea98:	ldr	r3, [r4, #24]
   1ea9c:	and	r3, r3, r5
   1eaa0:	cmp	r3, #6
   1eaa4:	beq	1eaec <ftello64@plt+0xd4ac>
   1eaa8:	cmp	r3, #3
   1eaac:	beq	1eb34 <ftello64@plt+0xd4f4>
   1eab0:	ldr	r0, [r4]
   1eab4:	cmp	r0, #0
   1eab8:	beq	1eb24 <ftello64@plt+0xd4e4>
   1eabc:	ldr	r3, [r0, #8]
   1eac0:	cmp	r3, #0
   1eac4:	cmpne	r4, r3
   1eac8:	mov	r4, r0
   1eacc:	moveq	r2, #1
   1ead0:	movne	r2, #0
   1ead4:	cmp	r2, #0
   1ead8:	beq	1ea7c <ftello64@plt+0xd43c>
   1eadc:	ldr	r3, [r4, #24]
   1eae0:	and	r3, r3, r5
   1eae4:	cmp	r3, #6
   1eae8:	bne	1eaa8 <ftello64@plt+0xd468>
   1eaec:	ldr	r6, [r4, #20]
   1eaf0:	ldr	r0, [r6]
   1eaf4:	bl	15568 <ftello64@plt+0x3f28>
   1eaf8:	ldr	r0, [r6, #4]
   1eafc:	bl	15568 <ftello64@plt+0x3f28>
   1eb00:	ldr	r0, [r6, #8]
   1eb04:	bl	15568 <ftello64@plt+0x3f28>
   1eb08:	ldr	r0, [r6, #12]
   1eb0c:	bl	15568 <ftello64@plt+0x3f28>
   1eb10:	mov	r0, r6
   1eb14:	bl	15568 <ftello64@plt+0x3f28>
   1eb18:	ldr	r0, [r4]
   1eb1c:	cmp	r0, #0
   1eb20:	bne	1eabc <ftello64@plt+0xd47c>
   1eb24:	ldrd	r4, [sp]
   1eb28:	ldr	r6, [sp, #8]
   1eb2c:	add	sp, sp, #12
   1eb30:	pop	{pc}		; (ldr pc, [sp], #4)
   1eb34:	ldr	r0, [r4, #20]
   1eb38:	bl	15568 <ftello64@plt+0x3f28>
   1eb3c:	b	1eab0 <ftello64@plt+0xd470>
   1eb40:	ldr	r2, [r0]
   1eb44:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1eb48:	strd	r6, [sp, #8]
   1eb4c:	mov	r7, r0
   1eb50:	str	r8, [sp, #16]
   1eb54:	str	lr, [sp, #20]
   1eb58:	cmp	r2, #0
   1eb5c:	beq	1ebe4 <ftello64@plt+0xd5a4>
   1eb60:	ldr	r0, [r0, #8]
   1eb64:	cmp	r0, #0
   1eb68:	beq	1ebe4 <ftello64@plt+0xd5a4>
   1eb6c:	mov	r5, #255	; 0xff
   1eb70:	movt	r5, #4
   1eb74:	mov	r4, #0
   1eb78:	b	1eb94 <ftello64@plt+0xd554>
   1eb7c:	cmp	r3, #3
   1eb80:	beq	1edbc <ftello64@plt+0xd77c>
   1eb84:	add	r4, r4, #1
   1eb88:	cmp	r4, r0
   1eb8c:	bcs	1ebe4 <ftello64@plt+0xd5a4>
   1eb90:	ldr	r2, [r7]
   1eb94:	add	r1, r2, r4, lsl #3
   1eb98:	ldr	r3, [r1, #4]
   1eb9c:	and	r3, r3, r5
   1eba0:	cmp	r3, #6
   1eba4:	bne	1eb7c <ftello64@plt+0xd53c>
   1eba8:	ldr	r6, [r2, r4, lsl #3]
   1ebac:	add	r4, r4, #1
   1ebb0:	ldr	r0, [r6]
   1ebb4:	bl	15568 <ftello64@plt+0x3f28>
   1ebb8:	ldr	r0, [r6, #4]
   1ebbc:	bl	15568 <ftello64@plt+0x3f28>
   1ebc0:	ldr	r0, [r6, #8]
   1ebc4:	bl	15568 <ftello64@plt+0x3f28>
   1ebc8:	ldr	r0, [r6, #12]
   1ebcc:	bl	15568 <ftello64@plt+0x3f28>
   1ebd0:	mov	r0, r6
   1ebd4:	bl	15568 <ftello64@plt+0x3f28>
   1ebd8:	ldr	r0, [r7, #8]
   1ebdc:	cmp	r4, r0
   1ebe0:	bcc	1eb90 <ftello64@plt+0xd550>
   1ebe4:	ldr	r0, [r7, #12]
   1ebe8:	bl	15568 <ftello64@plt+0x3f28>
   1ebec:	ldr	r3, [r7, #8]
   1ebf0:	cmp	r3, #0
   1ebf4:	movne	r4, #0
   1ebf8:	movne	r5, r4
   1ebfc:	beq	1ec5c <ftello64@plt+0xd61c>
   1ec00:	ldr	r3, [r7, #24]
   1ec04:	cmp	r3, #0
   1ec08:	add	r2, r3, r4
   1ec0c:	beq	1ec18 <ftello64@plt+0xd5d8>
   1ec10:	ldr	r0, [r2, #8]
   1ec14:	bl	15568 <ftello64@plt+0x3f28>
   1ec18:	ldr	r3, [r7, #28]
   1ec1c:	cmp	r3, #0
   1ec20:	add	r2, r3, r4
   1ec24:	beq	1ec30 <ftello64@plt+0xd5f0>
   1ec28:	ldr	r0, [r2, #8]
   1ec2c:	bl	15568 <ftello64@plt+0x3f28>
   1ec30:	ldr	r0, [r7, #20]
   1ec34:	cmp	r0, #0
   1ec38:	add	r3, r0, r4
   1ec3c:	beq	1ed60 <ftello64@plt+0xd720>
   1ec40:	ldr	r0, [r3, #8]
   1ec44:	add	r5, r5, #1
   1ec48:	add	r4, r4, #12
   1ec4c:	bl	15568 <ftello64@plt+0x3f28>
   1ec50:	ldr	r3, [r7, #8]
   1ec54:	cmp	r5, r3
   1ec58:	bcc	1ec00 <ftello64@plt+0xd5c0>
   1ec5c:	ldr	r0, [r7, #20]
   1ec60:	bl	15568 <ftello64@plt+0x3f28>
   1ec64:	ldr	r0, [r7, #24]
   1ec68:	bl	15568 <ftello64@plt+0x3f28>
   1ec6c:	ldr	r0, [r7, #28]
   1ec70:	bl	15568 <ftello64@plt+0x3f28>
   1ec74:	ldr	r0, [r7]
   1ec78:	bl	15568 <ftello64@plt+0x3f28>
   1ec7c:	ldr	r0, [r7, #32]
   1ec80:	cmp	r0, #0
   1ec84:	movne	r8, #0
   1ec88:	beq	1ed7c <ftello64@plt+0xd73c>
   1ec8c:	add	r6, r8, r8, lsl #1
   1ec90:	ldr	r3, [r0, r6, lsl #2]
   1ec94:	add	r6, r0, r6, lsl #2
   1ec98:	cmp	r3, #0
   1ec9c:	movgt	r5, #0
   1eca0:	ble	1ed0c <ftello64@plt+0xd6cc>
   1eca4:	ldr	r3, [r6, #8]
   1eca8:	ldr	r4, [r3, r5, lsl #2]
   1ecac:	ldr	r0, [r4, #24]
   1ecb0:	bl	15568 <ftello64@plt+0x3f28>
   1ecb4:	ldr	r0, [r4, #36]	; 0x24
   1ecb8:	bl	15568 <ftello64@plt+0x3f28>
   1ecbc:	ldr	r3, [r4, #40]	; 0x28
   1ecc0:	add	r2, r4, #4
   1ecc4:	cmp	r3, r2
   1ecc8:	beq	1ed2c <ftello64@plt+0xd6ec>
   1eccc:	ldr	r0, [r3, #8]
   1ecd0:	add	r5, r5, #1
   1ecd4:	bl	15568 <ftello64@plt+0x3f28>
   1ecd8:	ldr	r0, [r4, #40]	; 0x28
   1ecdc:	bl	15568 <ftello64@plt+0x3f28>
   1ece0:	ldr	r0, [r4, #12]
   1ece4:	bl	15568 <ftello64@plt+0x3f28>
   1ece8:	ldr	r0, [r4, #48]	; 0x30
   1ecec:	bl	15568 <ftello64@plt+0x3f28>
   1ecf0:	ldr	r0, [r4, #44]	; 0x2c
   1ecf4:	bl	15568 <ftello64@plt+0x3f28>
   1ecf8:	mov	r0, r4
   1ecfc:	bl	15568 <ftello64@plt+0x3f28>
   1ed00:	ldr	r3, [r6]
   1ed04:	cmp	r3, r5
   1ed08:	bgt	1eca4 <ftello64@plt+0xd664>
   1ed0c:	ldr	r0, [r6, #8]
   1ed10:	add	r8, r8, #1
   1ed14:	bl	15568 <ftello64@plt+0x3f28>
   1ed18:	ldr	r3, [r7, #68]	; 0x44
   1ed1c:	cmp	r3, r8
   1ed20:	bcc	1ed78 <ftello64@plt+0xd738>
   1ed24:	ldr	r0, [r7, #32]
   1ed28:	b	1ec8c <ftello64@plt+0xd64c>
   1ed2c:	ldr	r0, [r4, #12]
   1ed30:	add	r5, r5, #1
   1ed34:	bl	15568 <ftello64@plt+0x3f28>
   1ed38:	ldr	r0, [r4, #48]	; 0x30
   1ed3c:	bl	15568 <ftello64@plt+0x3f28>
   1ed40:	ldr	r0, [r4, #44]	; 0x2c
   1ed44:	bl	15568 <ftello64@plt+0x3f28>
   1ed48:	mov	r0, r4
   1ed4c:	bl	15568 <ftello64@plt+0x3f28>
   1ed50:	ldr	r3, [r6]
   1ed54:	cmp	r5, r3
   1ed58:	blt	1eca4 <ftello64@plt+0xd664>
   1ed5c:	b	1ed0c <ftello64@plt+0xd6cc>
   1ed60:	ldr	r3, [r7, #8]
   1ed64:	add	r5, r5, #1
   1ed68:	add	r4, r4, #12
   1ed6c:	cmp	r3, r5
   1ed70:	bhi	1ec00 <ftello64@plt+0xd5c0>
   1ed74:	b	1ec60 <ftello64@plt+0xd620>
   1ed78:	ldr	r0, [r7, #32]
   1ed7c:	bl	15568 <ftello64@plt+0x3f28>
   1ed80:	ldr	r0, [r7, #60]	; 0x3c
   1ed84:	movw	r3, #8244	; 0x2034
   1ed88:	movt	r3, #3
   1ed8c:	cmp	r0, r3
   1ed90:	beq	1ed98 <ftello64@plt+0xd758>
   1ed94:	bl	15568 <ftello64@plt+0x3f28>
   1ed98:	ldr	r0, [r7, #132]	; 0x84
   1ed9c:	bl	15568 <ftello64@plt+0x3f28>
   1eda0:	mov	r0, r7
   1eda4:	ldrd	r4, [sp]
   1eda8:	ldrd	r6, [sp, #8]
   1edac:	ldr	r8, [sp, #16]
   1edb0:	ldr	lr, [sp, #20]
   1edb4:	add	sp, sp, #24
   1edb8:	b	15568 <ftello64@plt+0x3f28>
   1edbc:	ldr	r0, [r1]
   1edc0:	bl	15568 <ftello64@plt+0x3f28>
   1edc4:	ldr	r0, [r7, #8]
   1edc8:	b	1eb84 <ftello64@plt+0xd544>
   1edcc:	ldr	r2, [r1, #24]
   1edd0:	mov	r3, #255	; 0xff
   1edd4:	movt	r3, #4
   1edd8:	str	r4, [sp, #-8]!
   1eddc:	str	lr, [sp, #4]
   1ede0:	and	r3, r3, r2
   1ede4:	cmp	r3, #6
   1ede8:	beq	1ee04 <ftello64@plt+0xd7c4>
   1edec:	cmp	r3, #3
   1edf0:	beq	1ee40 <ftello64@plt+0xd800>
   1edf4:	ldr	r4, [sp]
   1edf8:	add	sp, sp, #4
   1edfc:	mov	r0, #0
   1ee00:	pop	{pc}		; (ldr pc, [sp], #4)
   1ee04:	ldr	r4, [r1, #20]
   1ee08:	ldr	r0, [r4]
   1ee0c:	bl	15568 <ftello64@plt+0x3f28>
   1ee10:	ldr	r0, [r4, #4]
   1ee14:	bl	15568 <ftello64@plt+0x3f28>
   1ee18:	ldr	r0, [r4, #8]
   1ee1c:	bl	15568 <ftello64@plt+0x3f28>
   1ee20:	ldr	r0, [r4, #12]
   1ee24:	bl	15568 <ftello64@plt+0x3f28>
   1ee28:	mov	r0, r4
   1ee2c:	bl	15568 <ftello64@plt+0x3f28>
   1ee30:	ldr	r4, [sp]
   1ee34:	add	sp, sp, #4
   1ee38:	mov	r0, #0
   1ee3c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ee40:	ldr	r0, [r1, #20]
   1ee44:	bl	15568 <ftello64@plt+0x3f28>
   1ee48:	ldr	r4, [sp]
   1ee4c:	add	sp, sp, #4
   1ee50:	mov	r0, #0
   1ee54:	pop	{pc}		; (ldr pc, [sp], #4)
   1ee58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ee5c:	mov	r4, r2
   1ee60:	strd	r6, [sp, #8]
   1ee64:	lsl	r7, r1, #3
   1ee68:	mov	r6, r0
   1ee6c:	strd	r8, [sp, #16]
   1ee70:	mov	r8, r1
   1ee74:	strd	sl, [sp, #24]
   1ee78:	mov	sl, #0
   1ee7c:	str	lr, [sp, #32]
   1ee80:	sub	sp, sp, #20
   1ee84:	ldr	r9, [sp, #56]	; 0x38
   1ee88:	str	r3, [sp, #8]
   1ee8c:	ldr	r2, [r6]
   1ee90:	mov	r5, r4
   1ee94:	ldr	r1, [r6, #20]
   1ee98:	add	r3, r2, r7
   1ee9c:	ldrb	r0, [r3, #4]
   1eea0:	cmp	r0, #4
   1eea4:	beq	1f0cc <ftello64@plt+0xda8c>
   1eea8:	add	fp, r8, r8, lsl #1
   1eeac:	lsl	fp, fp, #2
   1eeb0:	add	ip, r1, fp
   1eeb4:	ldr	r0, [ip, #4]
   1eeb8:	cmp	r0, #0
   1eebc:	beq	1f21c <ftello64@plt+0xdbdc>
   1eec0:	ldr	ip, [ip, #8]
   1eec4:	add	r5, r4, r4, lsl #1
   1eec8:	cmp	r0, #1
   1eecc:	lsl	r5, r5, #2
   1eed0:	add	r0, r1, r5
   1eed4:	ldr	r7, [ip]
   1eed8:	beq	1f014 <ftello64@plt+0xd9d4>
   1eedc:	ldr	ip, [r6, #8]
   1eee0:	sub	r1, ip, #1
   1eee4:	add	r3, r2, r1, lsl #3
   1eee8:	cmp	r1, #0
   1eeec:	movle	lr, #0
   1eef0:	movgt	lr, #1
   1eef4:	ldrb	r4, [r3, #6]
   1eef8:	str	sl, [r0, #4]
   1eefc:	ands	lr, lr, r4, lsr #2
   1ef00:	beq	1f17c <ftello64@plt+0xdb3c>
   1ef04:	ldr	lr, [r6, #16]
   1ef08:	add	r4, r2, ip, lsl #3
   1ef0c:	sub	r4, r4, r3
   1ef10:	sub	r4, r4, #16
   1ef14:	add	lr, lr, ip, lsl #2
   1ef18:	b	1ef3c <ftello64@plt+0xd8fc>
   1ef1c:	add	r3, r3, r4
   1ef20:	sub	r1, r1, #1
   1ef24:	ldrb	r8, [r3, #6]
   1ef28:	cmp	r1, #0
   1ef2c:	movle	ip, #0
   1ef30:	movgt	ip, #1
   1ef34:	ands	ip, ip, r8, lsr #2
   1ef38:	beq	1f17c <ftello64@plt+0xdb3c>
   1ef3c:	ldr	ip, [lr, #-4]!
   1ef40:	cmp	ip, r7
   1ef44:	bne	1ef1c <ftello64@plt+0xd8dc>
   1ef48:	ldr	ip, [r3, #4]
   1ef4c:	ubfx	ip, ip, #8, #10
   1ef50:	cmp	r9, ip
   1ef54:	bne	1ef1c <ftello64@plt+0xd8dc>
   1ef58:	bl	1b584 <ftello64@plt+0x9f44>
   1ef5c:	cmp	r0, #0
   1ef60:	beq	1eff4 <ftello64@plt+0xd9b4>
   1ef64:	ldr	r3, [r6]
   1ef68:	mov	r0, r6
   1ef6c:	ldr	r2, [r6, #20]
   1ef70:	add	fp, r2, fp
   1ef74:	ldr	r2, [fp, #8]
   1ef78:	ldr	r8, [r2, #4]
   1ef7c:	lsl	r7, r8, #3
   1ef80:	add	r3, r3, r7
   1ef84:	ldm	r3, {r1, r2}
   1ef88:	bl	1b2d0 <ftello64@plt+0x9c90>
   1ef8c:	cmn	r0, #1
   1ef90:	mov	r4, r0
   1ef94:	beq	1eff4 <ftello64@plt+0xd9b4>
   1ef98:	ldr	r3, [r6]
   1ef9c:	mov	r1, r0
   1efa0:	ubfx	r2, r9, #0, #10
   1efa4:	add	r0, r3, r0, lsl #3
   1efa8:	add	ip, r3, r7
   1efac:	ldr	r3, [r0, #4]
   1efb0:	bfi	r3, r2, #8, #10
   1efb4:	str	r3, [r0, #4]
   1efb8:	ldr	ip, [ip, #4]
   1efbc:	ubfx	ip, ip, #8, #10
   1efc0:	orr	r2, r2, ip
   1efc4:	bfi	r3, r2, #8, #10
   1efc8:	ubfx	r2, r3, #16, #8
   1efcc:	str	r3, [r0, #4]
   1efd0:	orr	r3, r2, #4
   1efd4:	strb	r3, [r0, #6]
   1efd8:	ldr	r3, [r6, #16]
   1efdc:	ldr	r0, [r6, #20]
   1efe0:	str	r8, [r3, r4, lsl #2]
   1efe4:	add	r0, r0, r5
   1efe8:	bl	1b584 <ftello64@plt+0x9f44>
   1efec:	cmp	r0, #0
   1eff0:	bne	1ee8c <ftello64@plt+0xd84c>
   1eff4:	mov	r0, #12
   1eff8:	add	sp, sp, #20
   1effc:	ldrd	r4, [sp]
   1f000:	ldrd	r6, [sp, #8]
   1f004:	ldrd	r8, [sp, #16]
   1f008:	ldrd	sl, [sp, #24]
   1f00c:	add	sp, sp, #32
   1f010:	pop	{pc}		; (ldr pc, [sp], #4)
   1f014:	ldr	r1, [sp, #8]
   1f018:	cmp	r8, r4
   1f01c:	str	sl, [r0, #4]
   1f020:	sub	r1, r8, r1
   1f024:	clz	r1, r1
   1f028:	lsr	r1, r1, #5
   1f02c:	moveq	r1, #0
   1f030:	cmp	r1, #0
   1f034:	bne	1f22c <ftello64@plt+0xdbec>
   1f038:	ldr	r3, [r3, #4]
   1f03c:	lsl	fp, r7, #3
   1f040:	mov	r0, r6
   1f044:	add	r2, r2, fp
   1f048:	ldm	r2, {r1, r2}
   1f04c:	ubfx	r3, r3, #8, #10
   1f050:	orr	r9, r9, r3
   1f054:	bl	1b2d0 <ftello64@plt+0x9c90>
   1f058:	cmn	r0, #1
   1f05c:	mov	r4, r0
   1f060:	beq	1eff4 <ftello64@plt+0xd9b4>
   1f064:	ldr	r3, [r6]
   1f068:	mov	r1, r0
   1f06c:	ubfx	r2, r9, #0, #10
   1f070:	add	r0, r3, r0, lsl #3
   1f074:	add	ip, r3, fp
   1f078:	ldr	r3, [r0, #4]
   1f07c:	bfi	r3, r2, #8, #10
   1f080:	str	r3, [r0, #4]
   1f084:	ldr	ip, [ip, #4]
   1f088:	ubfx	ip, ip, #8, #10
   1f08c:	orr	r2, r2, ip
   1f090:	bfi	r3, r2, #8, #10
   1f094:	ubfx	r2, r3, #16, #8
   1f098:	str	r3, [r0, #4]
   1f09c:	orr	r3, r2, #4
   1f0a0:	strb	r3, [r0, #6]
   1f0a4:	ldr	r3, [r6, #16]
   1f0a8:	ldr	r0, [r6, #20]
   1f0ac:	str	r7, [r3, r4, lsl #2]
   1f0b0:	add	r0, r0, r5
   1f0b4:	bl	1b584 <ftello64@plt+0x9f44>
   1f0b8:	cmp	r0, #0
   1f0bc:	beq	1eff4 <ftello64@plt+0xd9b4>
   1f0c0:	mov	r8, r7
   1f0c4:	mov	r7, fp
   1f0c8:	b	1ee8c <ftello64@plt+0xd84c>
   1f0cc:	ldr	ip, [r6, #12]
   1f0d0:	lsl	r3, r8, #2
   1f0d4:	mov	r0, r6
   1f0d8:	add	r4, r4, r4, lsl #1
   1f0dc:	lsl	fp, r4, #2
   1f0e0:	str	r3, [sp, #12]
   1f0e4:	ldr	r8, [ip, r8, lsl #2]
   1f0e8:	add	r1, r1, fp
   1f0ec:	str	sl, [r1, #4]
   1f0f0:	lsl	r7, r8, #3
   1f0f4:	add	r2, r2, r7
   1f0f8:	ldm	r2, {r1, r2}
   1f0fc:	bl	1b2d0 <ftello64@plt+0x9c90>
   1f100:	cmn	r0, #1
   1f104:	mov	r4, r0
   1f108:	ldr	r3, [sp, #12]
   1f10c:	beq	1eff4 <ftello64@plt+0xd9b4>
   1f110:	ldr	lr, [r6]
   1f114:	ubfx	r0, r9, #0, #10
   1f118:	mov	r1, r4
   1f11c:	add	ip, lr, r4, lsl #3
   1f120:	add	lr, lr, r7
   1f124:	ldr	r2, [ip, #4]
   1f128:	bfi	r2, r0, #8, #10
   1f12c:	str	r2, [ip, #4]
   1f130:	ldr	lr, [lr, #4]
   1f134:	ubfx	lr, lr, #8, #10
   1f138:	orr	r0, r0, lr
   1f13c:	bfi	r2, r0, #8, #10
   1f140:	ubfx	r0, r2, #16, #8
   1f144:	str	r2, [ip, #4]
   1f148:	orr	r2, r0, #4
   1f14c:	strb	r2, [ip, #6]
   1f150:	ldr	r2, [r6, #12]
   1f154:	ldr	ip, [r6, #16]
   1f158:	ldr	r0, [r6, #20]
   1f15c:	str	r8, [ip, r4, lsl #2]
   1f160:	ldr	r3, [r2, r3]
   1f164:	add	r0, r0, fp
   1f168:	str	r3, [r2, r5, lsl #2]
   1f16c:	bl	1b584 <ftello64@plt+0x9f44>
   1f170:	cmp	r0, #0
   1f174:	bne	1ee8c <ftello64@plt+0xd84c>
   1f178:	b	1eff4 <ftello64@plt+0xd9b4>
   1f17c:	lsl	r4, r7, #3
   1f180:	mov	r0, r6
   1f184:	add	r2, r2, r4
   1f188:	ldm	r2, {r1, r2}
   1f18c:	bl	1b2d0 <ftello64@plt+0x9c90>
   1f190:	cmn	r0, #1
   1f194:	mov	r8, r0
   1f198:	beq	1eff4 <ftello64@plt+0xd9b4>
   1f19c:	ldr	r3, [r6]
   1f1a0:	ubfx	r0, r9, #0, #10
   1f1a4:	mov	r1, r8
   1f1a8:	add	r2, r3, r8, lsl #3
   1f1ac:	add	r4, r3, r4
   1f1b0:	ldr	r3, [r2, #4]
   1f1b4:	bfi	r3, r0, #8, #10
   1f1b8:	str	r3, [r2, #4]
   1f1bc:	ldr	ip, [r4, #4]
   1f1c0:	ubfx	ip, ip, #8, #10
   1f1c4:	orr	r0, r0, ip
   1f1c8:	bfi	r3, r0, #8, #10
   1f1cc:	ubfx	r0, r3, #16, #8
   1f1d0:	str	r3, [r2, #4]
   1f1d4:	orr	r3, r0, #4
   1f1d8:	strb	r3, [r2, #6]
   1f1dc:	ldr	r3, [r6, #16]
   1f1e0:	ldr	r0, [r6, #20]
   1f1e4:	str	r7, [r3, r8, lsl #2]
   1f1e8:	add	r0, r0, r5
   1f1ec:	bl	1b584 <ftello64@plt+0x9f44>
   1f1f0:	cmp	r0, #0
   1f1f4:	beq	1eff4 <ftello64@plt+0xd9b4>
   1f1f8:	mov	r2, r8
   1f1fc:	mov	r1, r7
   1f200:	str	r9, [sp]
   1f204:	mov	r0, r6
   1f208:	ldr	r3, [sp, #8]
   1f20c:	bl	1ee58 <ftello64@plt+0xd818>
   1f210:	cmp	r0, #0
   1f214:	beq	1ef64 <ftello64@plt+0xd924>
   1f218:	b	1eff8 <ftello64@plt+0xd9b8>
   1f21c:	ldr	r3, [r6, #12]
   1f220:	ldr	r2, [r3, r8, lsl #2]
   1f224:	str	r2, [r3, r4, lsl #2]
   1f228:	b	1eff8 <ftello64@plt+0xd9b8>
   1f22c:	mov	r1, r7
   1f230:	bl	1b584 <ftello64@plt+0x9f44>
   1f234:	cmp	r0, #0
   1f238:	movne	r0, #0
   1f23c:	bne	1eff8 <ftello64@plt+0xd9b8>
   1f240:	b	1eff4 <ftello64@plt+0xd9b4>
   1f244:	ldr	r3, [r0, #36]	; 0x24
   1f248:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f24c:	strd	r6, [sp, #8]
   1f250:	str	r8, [sp, #16]
   1f254:	str	lr, [sp, #20]
   1f258:	cmn	r3, #-536870910	; 0xe0000002
   1f25c:	bhi	1f424 <ftello64@plt+0xdde4>
   1f260:	ldr	r2, [r0, #48]	; 0x30
   1f264:	lsl	r3, r3, #1
   1f268:	mov	r4, r0
   1f26c:	cmp	r3, r2
   1f270:	movge	r3, r2
   1f274:	cmp	r3, r1
   1f278:	movge	r1, r3
   1f27c:	bl	1a870 <ftello64@plt+0x9230>
   1f280:	subs	r6, r0, #0
   1f284:	bne	1f2f0 <ftello64@plt+0xdcb0>
   1f288:	ldr	r0, [r4, #100]	; 0x64
   1f28c:	cmp	r0, #0
   1f290:	beq	1f2b0 <ftello64@plt+0xdc70>
   1f294:	ldr	r1, [r4, #36]	; 0x24
   1f298:	add	r1, r1, #1
   1f29c:	lsl	r1, r1, #2
   1f2a0:	bl	2eb50 <ftello64@plt+0x1d510>
   1f2a4:	cmp	r0, #0
   1f2a8:	beq	1f424 <ftello64@plt+0xdde4>
   1f2ac:	str	r0, [r4, #100]	; 0x64
   1f2b0:	ldrb	r3, [r4, #72]	; 0x48
   1f2b4:	ldr	r2, [r4, #80]	; 0x50
   1f2b8:	cmp	r3, #0
   1f2bc:	beq	1f308 <ftello64@plt+0xdcc8>
   1f2c0:	cmp	r2, #1
   1f2c4:	ble	1f3a0 <ftello64@plt+0xdd60>
   1f2c8:	mov	r0, r4
   1f2cc:	ldrd	r4, [sp]
   1f2d0:	ldrd	r6, [sp, #8]
   1f2d4:	ldr	r8, [sp, #16]
   1f2d8:	ldr	lr, [sp, #20]
   1f2dc:	add	sp, sp, #24
   1f2e0:	b	1ac54 <ftello64@plt+0x9614>
   1f2e4:	mov	r1, r2
   1f2e8:	str	r1, [r4, #28]
   1f2ec:	str	r1, [r4, #32]
   1f2f0:	mov	r0, r6
   1f2f4:	ldrd	r4, [sp]
   1f2f8:	ldrd	r6, [sp, #8]
   1f2fc:	ldr	r8, [sp, #16]
   1f300:	add	sp, sp, #20
   1f304:	pop	{pc}		; (ldr pc, [sp], #4)
   1f308:	cmp	r2, #1
   1f30c:	bgt	1f394 <ftello64@plt+0xdd54>
   1f310:	ldr	r0, [r4, #64]	; 0x40
   1f314:	cmp	r0, #0
   1f318:	beq	1f2f0 <ftello64@plt+0xdcb0>
   1f31c:	ldr	r2, [r4, #28]
   1f320:	ldr	r1, [r4, #36]	; 0x24
   1f324:	ldr	r3, [r4, #48]	; 0x30
   1f328:	cmp	r1, r3
   1f32c:	movge	r1, r3
   1f330:	cmp	r1, r2
   1f334:	ble	1f2e4 <ftello64@plt+0xdca4>
   1f338:	ldm	r4, {ip, lr}
   1f33c:	add	r3, r2, #1
   1f340:	cmp	r1, r3
   1f344:	ldr	r5, [r4, #24]
   1f348:	add	ip, ip, r2
   1f34c:	ldrb	ip, [ip, r5]
   1f350:	ldrb	r0, [r0, ip]
   1f354:	strb	r0, [lr, r2]
   1f358:	ble	1f2e8 <ftello64@plt+0xdca8>
   1f35c:	ldr	r2, [r4]
   1f360:	ldr	r0, [r4, #24]
   1f364:	ldr	ip, [r4, #64]	; 0x40
   1f368:	add	r2, r2, r3
   1f36c:	ldrb	r0, [r2, r0]
   1f370:	ldr	r2, [r4, #4]
   1f374:	ldrb	r0, [ip, r0]
   1f378:	strb	r0, [r2, r3]
   1f37c:	add	r3, r3, #1
   1f380:	cmp	r1, r3
   1f384:	bne	1f35c <ftello64@plt+0xdd1c>
   1f388:	str	r1, [r4, #28]
   1f38c:	str	r1, [r4, #32]
   1f390:	b	1f2f0 <ftello64@plt+0xdcb0>
   1f394:	mov	r0, r4
   1f398:	bl	1aa78 <ftello64@plt+0x9438>
   1f39c:	b	1f2f0 <ftello64@plt+0xdcb0>
   1f3a0:	ldr	r5, [r4, #28]
   1f3a4:	ldr	r7, [r4, #36]	; 0x24
   1f3a8:	ldr	r3, [r4, #48]	; 0x30
   1f3ac:	cmp	r7, r3
   1f3b0:	movge	r7, r3
   1f3b4:	cmp	r7, r5
   1f3b8:	ble	1f42c <ftello64@plt+0xddec>
   1f3bc:	bl	11478 <__ctype_toupper_loc@plt>
   1f3c0:	b	1f3dc <ftello64@plt+0xdd9c>
   1f3c4:	ldr	r3, [r1, r3, lsl #2]
   1f3c8:	ldr	r2, [r4, #4]
   1f3cc:	strb	r3, [r2, r5]
   1f3d0:	add	r5, r5, #1
   1f3d4:	cmp	r7, r5
   1f3d8:	beq	1f418 <ftello64@plt+0xddd8>
   1f3dc:	ldr	r3, [r4]
   1f3e0:	ldr	r1, [r4, #24]
   1f3e4:	ldr	r2, [r4, #64]	; 0x40
   1f3e8:	add	r3, r3, r5
   1f3ec:	ldrb	r3, [r3, r1]
   1f3f0:	cmp	r2, #0
   1f3f4:	ldr	r1, [r0]
   1f3f8:	beq	1f3c4 <ftello64@plt+0xdd84>
   1f3fc:	ldrb	r2, [r2, r3]
   1f400:	ldr	r3, [r4, #4]
   1f404:	ldr	r2, [r1, r2, lsl #2]
   1f408:	strb	r2, [r3, r5]
   1f40c:	add	r5, r5, #1
   1f410:	cmp	r7, r5
   1f414:	bne	1f3dc <ftello64@plt+0xdd9c>
   1f418:	str	r7, [r4, #28]
   1f41c:	str	r7, [r4, #32]
   1f420:	b	1f2f0 <ftello64@plt+0xdcb0>
   1f424:	mov	r6, #12
   1f428:	b	1f2f0 <ftello64@plt+0xdcb0>
   1f42c:	mov	r7, r5
   1f430:	b	1f418 <ftello64@plt+0xddd8>
   1f434:	ldr	r3, [r0, #36]	; 0x24
   1f438:	strd	r4, [sp, #-16]!
   1f43c:	mov	r4, r0
   1f440:	mov	r5, r1
   1f444:	str	r6, [sp, #8]
   1f448:	str	lr, [sp, #12]
   1f44c:	ldr	r6, [r0, #104]	; 0x68
   1f450:	cmp	r3, r1
   1f454:	bgt	1f494 <ftello64@plt+0xde54>
   1f458:	ldr	r2, [r0, #48]	; 0x30
   1f45c:	cmp	r3, r2
   1f460:	bge	1f494 <ftello64@plt+0xde54>
   1f464:	add	r1, r5, #1
   1f468:	mov	r0, r4
   1f46c:	bl	1f244 <ftello64@plt+0xdc04>
   1f470:	cmp	r0, #0
   1f474:	bne	1f484 <ftello64@plt+0xde44>
   1f478:	cmp	r6, r5
   1f47c:	movge	r0, #0
   1f480:	blt	1f4b0 <ftello64@plt+0xde70>
   1f484:	ldrd	r4, [sp]
   1f488:	ldr	r6, [sp, #8]
   1f48c:	add	sp, sp, #12
   1f490:	pop	{pc}		; (ldr pc, [sp], #4)
   1f494:	ldr	r3, [r4, #28]
   1f498:	cmp	r3, r5
   1f49c:	bgt	1f478 <ftello64@plt+0xde38>
   1f4a0:	ldr	r2, [r4, #48]	; 0x30
   1f4a4:	cmp	r3, r2
   1f4a8:	bge	1f478 <ftello64@plt+0xde38>
   1f4ac:	b	1f464 <ftello64@plt+0xde24>
   1f4b0:	ldr	r3, [r4, #100]	; 0x64
   1f4b4:	sub	r2, r5, r6
   1f4b8:	add	r0, r6, #1
   1f4bc:	lsl	r2, r2, #2
   1f4c0:	mov	r1, #0
   1f4c4:	add	r0, r3, r0, lsl #2
   1f4c8:	bl	11520 <memset@plt>
   1f4cc:	str	r5, [r4, #104]	; 0x68
   1f4d0:	mov	r0, #0
   1f4d4:	ldrd	r4, [sp]
   1f4d8:	ldr	r6, [sp, #8]
   1f4dc:	add	sp, sp, #12
   1f4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f4e8:	mov	r5, r1
   1f4ec:	mov	r4, r2
   1f4f0:	strd	r6, [sp, #8]
   1f4f4:	mov	r6, r0
   1f4f8:	strd	r8, [sp, #16]
   1f4fc:	mov	r8, r3
   1f500:	mov	r9, #1
   1f504:	str	sl, [sp, #24]
   1f508:	str	lr, [sp, #28]
   1f50c:	sub	sp, sp, #8
   1f510:	ldr	r7, [sp, #40]	; 0x28
   1f514:	ldr	r1, [r5, #4]
   1f518:	cmp	r1, #0
   1f51c:	ble	1f594 <ftello64@plt+0xdf54>
   1f520:	subs	r2, r1, #1
   1f524:	ldr	ip, [r5, #8]
   1f528:	moveq	r0, r2
   1f52c:	beq	1f588 <ftello64@plt+0xdf48>
   1f530:	mov	r0, #0
   1f534:	add	r3, r0, r2
   1f538:	lsr	r3, r3, #1
   1f53c:	ldr	lr, [ip, r3, lsl #2]
   1f540:	cmp	lr, r4
   1f544:	blt	1f618 <ftello64@plt+0xdfd8>
   1f548:	cmp	r0, r3
   1f54c:	bcs	1f588 <ftello64@plt+0xdf48>
   1f550:	add	r2, r0, r3
   1f554:	lsr	r2, r2, #1
   1f558:	ldr	lr, [ip, r2, lsl #2]
   1f55c:	cmp	r4, lr
   1f560:	ble	1f578 <ftello64@plt+0xdf38>
   1f564:	b	1f60c <ftello64@plt+0xdfcc>
   1f568:	ldr	lr, [ip, r3, lsl #2]
   1f56c:	cmp	r4, lr
   1f570:	bgt	1f618 <ftello64@plt+0xdfd8>
   1f574:	mov	r2, r3
   1f578:	add	r3, r2, r0
   1f57c:	cmp	r2, r0
   1f580:	lsr	r3, r3, #1
   1f584:	bhi	1f568 <ftello64@plt+0xdf28>
   1f588:	ldr	r3, [ip, r0, lsl #2]
   1f58c:	cmp	r4, r3
   1f590:	beq	1f630 <ftello64@plt+0xdff0>
   1f594:	ldr	r3, [r6]
   1f598:	add	r2, r3, r4, lsl #3
   1f59c:	ldrb	r2, [r2, #4]
   1f5a0:	cmp	r2, r7
   1f5a4:	bne	1f5b4 <ftello64@plt+0xdf74>
   1f5a8:	ldr	r3, [r3, r4, lsl #3]
   1f5ac:	cmp	r3, r8
   1f5b0:	beq	1f728 <ftello64@plt+0xe0e8>
   1f5b4:	ldr	r3, [r5]
   1f5b8:	cmp	r3, #0
   1f5bc:	beq	1f650 <ftello64@plt+0xe010>
   1f5c0:	cmp	r1, #0
   1f5c4:	ldr	sl, [r5, #8]
   1f5c8:	bne	1f6a8 <ftello64@plt+0xe068>
   1f5cc:	str	r4, [sl]
   1f5d0:	ldr	r3, [r5, #4]
   1f5d4:	add	r3, r3, #1
   1f5d8:	str	r3, [r5, #4]
   1f5dc:	ldr	r3, [r6, #20]
   1f5e0:	add	r4, r4, r4, lsl #1
   1f5e4:	lsl	r4, r4, #2
   1f5e8:	add	r3, r3, r4
   1f5ec:	ldr	r2, [r3, #4]
   1f5f0:	cmp	r2, #0
   1f5f4:	beq	1f630 <ftello64@plt+0xdff0>
   1f5f8:	cmp	r2, #2
   1f5fc:	ldr	r3, [r3, #8]
   1f600:	beq	1f678 <ftello64@plt+0xe038>
   1f604:	ldr	r4, [r3]
   1f608:	b	1f514 <ftello64@plt+0xded4>
   1f60c:	mov	r0, r2
   1f610:	mov	r2, r3
   1f614:	mov	r3, r0
   1f618:	add	r0, r3, #1
   1f61c:	cmp	r0, r2
   1f620:	bcc	1f534 <ftello64@plt+0xdef4>
   1f624:	ldr	r3, [ip, r0, lsl #2]
   1f628:	cmp	r4, r3
   1f62c:	bne	1f594 <ftello64@plt+0xdf54>
   1f630:	mov	r0, #0
   1f634:	add	sp, sp, #8
   1f638:	ldrd	r4, [sp]
   1f63c:	ldrd	r6, [sp, #8]
   1f640:	ldrd	r8, [sp, #16]
   1f644:	ldr	sl, [sp, #24]
   1f648:	add	sp, sp, #28
   1f64c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f650:	mov	r0, #4
   1f654:	str	r9, [r5]
   1f658:	str	r9, [r5, #4]
   1f65c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1f660:	cmp	r0, #0
   1f664:	mov	r3, r0
   1f668:	str	r0, [r5, #8]
   1f66c:	beq	1f74c <ftello64@plt+0xe10c>
   1f670:	str	r4, [r0]
   1f674:	b	1f5dc <ftello64@plt+0xdf9c>
   1f678:	mov	r1, r5
   1f67c:	mov	r0, r6
   1f680:	ldr	r2, [r3, #4]
   1f684:	mov	r3, r8
   1f688:	str	r7, [sp]
   1f68c:	bl	1f4e4 <ftello64@plt+0xdea4>
   1f690:	cmp	r0, #0
   1f694:	bne	1f634 <ftello64@plt+0xdff4>
   1f698:	ldr	r3, [r6, #20]
   1f69c:	add	r4, r3, r4
   1f6a0:	ldr	r3, [r4, #8]
   1f6a4:	b	1f604 <ftello64@plt+0xdfc4>
   1f6a8:	cmp	r1, r3
   1f6ac:	beq	1f75c <ftello64@plt+0xe11c>
   1f6b0:	ldr	r3, [sl]
   1f6b4:	mov	r2, r1
   1f6b8:	cmp	r4, r3
   1f6bc:	bge	1f6f0 <ftello64@plt+0xe0b0>
   1f6c0:	cmp	r1, #0
   1f6c4:	ble	1f6dc <ftello64@plt+0xe09c>
   1f6c8:	lsl	r2, r1, #2
   1f6cc:	add	r0, sl, #4
   1f6d0:	mov	r1, sl
   1f6d4:	bl	112e0 <memmove@plt>
   1f6d8:	mov	r2, #0
   1f6dc:	str	r4, [sl, r2, lsl #2]
   1f6e0:	ldr	r3, [r5, #4]
   1f6e4:	add	r3, r3, #1
   1f6e8:	str	r3, [r5, #4]
   1f6ec:	b	1f5dc <ftello64@plt+0xdf9c>
   1f6f0:	sub	r3, r1, #-1073741823	; 0xc0000001
   1f6f4:	ldr	r0, [sl, r3, lsl #2]
   1f6f8:	lsl	r3, r3, #2
   1f6fc:	cmp	r4, r0
   1f700:	bge	1f6dc <ftello64@plt+0xe09c>
   1f704:	add	r3, r3, #4
   1f708:	add	r3, sl, r3
   1f70c:	str	r0, [r3], #-4
   1f710:	sub	r1, r1, #1
   1f714:	ldr	r0, [r3, #-4]
   1f718:	mov	r2, r1
   1f71c:	cmp	r4, r0
   1f720:	blt	1f70c <ftello64@plt+0xe0cc>
   1f724:	b	1f6dc <ftello64@plt+0xe09c>
   1f728:	cmp	r7, #9
   1f72c:	bne	1f630 <ftello64@plt+0xdff0>
   1f730:	mov	r1, r4
   1f734:	mov	r0, r5
   1f738:	bl	1b584 <ftello64@plt+0x9f44>
   1f73c:	cmp	r0, #0
   1f740:	bne	1f630 <ftello64@plt+0xdff0>
   1f744:	mov	r0, #12
   1f748:	b	1f634 <ftello64@plt+0xdff4>
   1f74c:	mov	r0, #12
   1f750:	str	r3, [r5]
   1f754:	str	r3, [r5, #4]
   1f758:	b	1f634 <ftello64@plt+0xdff4>
   1f75c:	lsl	r3, r1, #1
   1f760:	mov	r0, sl
   1f764:	lsl	r1, r1, #3
   1f768:	str	r3, [r5]
   1f76c:	bl	2eb50 <ftello64@plt+0x1d510>
   1f770:	subs	sl, r0, #0
   1f774:	beq	1f744 <ftello64@plt+0xe104>
   1f778:	str	sl, [r5, #8]
   1f77c:	ldr	r1, [r5, #4]
   1f780:	b	1f6b0 <ftello64@plt+0xe070>
   1f784:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f788:	mov	r5, r2
   1f78c:	mov	r4, r3
   1f790:	strd	r6, [sp, #8]
   1f794:	mov	r6, #0
   1f798:	mov	r7, r0
   1f79c:	strd	r8, [sp, #16]
   1f7a0:	mov	r8, r1
   1f7a4:	ldr	r1, [r1, #4]
   1f7a8:	strd	sl, [sp, #24]
   1f7ac:	str	lr, [sp, #32]
   1f7b0:	sub	sp, sp, #28
   1f7b4:	lsl	r0, r1, #2
   1f7b8:	str	r1, [sp, #12]
   1f7bc:	str	r6, [sp, #16]
   1f7c0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1f7c4:	cmp	r0, r6
   1f7c8:	str	r0, [sp, #20]
   1f7cc:	beq	1f8cc <ftello64@plt+0xe28c>
   1f7d0:	ldr	r3, [r8, #4]
   1f7d4:	add	r9, sp, #12
   1f7d8:	cmp	r3, r6
   1f7dc:	ble	1f874 <ftello64@plt+0xe234>
   1f7e0:	ldr	r3, [r8, #8]
   1f7e4:	ldr	r1, [r7, #24]
   1f7e8:	ldr	r2, [r3, r6, lsl #2]
   1f7ec:	add	r3, r2, r2, lsl #1
   1f7f0:	add	r1, r1, r3, lsl #2
   1f7f4:	ldr	fp, [r1, #4]
   1f7f8:	cmp	fp, #0
   1f7fc:	ble	1f894 <ftello64@plt+0xe254>
   1f800:	ldr	ip, [r1, #8]
   1f804:	mov	r3, #0
   1f808:	ldr	sl, [r7]
   1f80c:	sub	ip, ip, #4
   1f810:	b	1f81c <ftello64@plt+0xe1dc>
   1f814:	cmp	fp, r3
   1f818:	beq	1f894 <ftello64@plt+0xe254>
   1f81c:	ldr	r0, [ip, #4]!
   1f820:	add	r3, r3, #1
   1f824:	add	lr, sl, r0, lsl #3
   1f828:	ldrb	lr, [lr, #4]
   1f82c:	cmp	r4, lr
   1f830:	bne	1f814 <ftello64@plt+0xe1d4>
   1f834:	ldr	lr, [sl, r0, lsl #3]
   1f838:	cmp	r5, lr
   1f83c:	bne	1f814 <ftello64@plt+0xe1d4>
   1f840:	cmn	r0, #1
   1f844:	beq	1f894 <ftello64@plt+0xe254>
   1f848:	mov	r3, r5
   1f84c:	mov	r1, r9
   1f850:	str	r4, [sp]
   1f854:	mov	r0, r7
   1f858:	bl	1f4e4 <ftello64@plt+0xdea4>
   1f85c:	subs	sl, r0, #0
   1f860:	bne	1f8a4 <ftello64@plt+0xe264>
   1f864:	ldr	r3, [r8, #4]
   1f868:	add	r6, r6, #1
   1f86c:	cmp	r3, r6
   1f870:	bgt	1f7e0 <ftello64@plt+0xe1a0>
   1f874:	ldr	r0, [r8, #8]
   1f878:	mov	sl, #0
   1f87c:	bl	15568 <ftello64@plt+0x3f28>
   1f880:	ldr	r1, [r9, #8]
   1f884:	ldrd	r2, [sp, #12]
   1f888:	strd	r2, [r8]
   1f88c:	str	r1, [r8, #8]
   1f890:	b	1f8ac <ftello64@plt+0xe26c>
   1f894:	mov	r0, r9
   1f898:	bl	1b980 <ftello64@plt+0xa340>
   1f89c:	subs	sl, r0, #0
   1f8a0:	beq	1f864 <ftello64@plt+0xe224>
   1f8a4:	ldr	r0, [sp, #20]
   1f8a8:	bl	15568 <ftello64@plt+0x3f28>
   1f8ac:	mov	r0, sl
   1f8b0:	add	sp, sp, #28
   1f8b4:	ldrd	r4, [sp]
   1f8b8:	ldrd	r6, [sp, #8]
   1f8bc:	ldrd	r8, [sp, #16]
   1f8c0:	ldrd	sl, [sp, #24]
   1f8c4:	add	sp, sp, #32
   1f8c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8cc:	mov	sl, #12
   1f8d0:	b	1f8ac <ftello64@plt+0xe26c>
   1f8d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f8d8:	mov	r4, #0
   1f8dc:	strd	r6, [sp, #8]
   1f8e0:	mov	r6, r0
   1f8e4:	add	r0, r1, r1, lsl #1
   1f8e8:	strd	r8, [sp, #16]
   1f8ec:	strd	sl, [sp, #24]
   1f8f0:	str	lr, [sp, #32]
   1f8f4:	sub	sp, sp, #44	; 0x2c
   1f8f8:	str	r1, [sp, #4]
   1f8fc:	ldr	r1, [r6, #28]
   1f900:	str	r3, [sp, #16]
   1f904:	str	r4, [sp, #28]
   1f908:	str	r4, [sp, #32]
   1f90c:	str	r4, [sp, #36]	; 0x24
   1f910:	add	r9, r1, r0, lsl #2
   1f914:	ldr	sl, [r9, #4]
   1f918:	str	r9, [sp, #20]
   1f91c:	cmp	sl, r4
   1f920:	ble	1fe00 <ftello64@plt+0xe7c0>
   1f924:	str	r2, [sp, #8]
   1f928:	ldr	r1, [r9, #8]
   1f92c:	ldr	r3, [sp, #4]
   1f930:	ldr	r2, [r1, r4, lsl #2]
   1f934:	cmp	r3, r2
   1f938:	beq	1fb74 <ftello64@plt+0xe534>
   1f93c:	ldr	r3, [r6]
   1f940:	add	r3, r3, r2, lsl #3
   1f944:	ldrb	r3, [r3, #4]
   1f948:	tst	r3, #8
   1f94c:	beq	1fb74 <ftello64@plt+0xe534>
   1f950:	ldr	r3, [r6, #20]
   1f954:	add	r2, r2, r2, lsl #1
   1f958:	lsl	r2, r2, #2
   1f95c:	add	r3, r3, r2
   1f960:	ldmib	r3, {r0, r3}
   1f964:	cmp	r0, #1
   1f968:	mvnle	r7, #0
   1f96c:	ldrgt	r7, [r3, #4]
   1f970:	sub	lr, sl, #1
   1f974:	cmp	lr, #0
   1f978:	mov	ip, lr
   1f97c:	ldr	r5, [r3]
   1f980:	moveq	r8, lr
   1f984:	beq	1f9e4 <ftello64@plt+0xe3a4>
   1f988:	mov	r0, lr
   1f98c:	mov	r8, #0
   1f990:	add	r3, r0, r8
   1f994:	lsr	r3, r3, #1
   1f998:	ldr	fp, [r1, r3, lsl #2]
   1f99c:	cmp	r5, fp
   1f9a0:	bgt	1fd08 <ftello64@plt+0xe6c8>
   1f9a4:	cmp	r3, r8
   1f9a8:	bls	1f9e4 <ftello64@plt+0xe3a4>
   1f9ac:	add	r0, r3, r8
   1f9b0:	lsr	r0, r0, #1
   1f9b4:	ldr	fp, [r1, r0, lsl #2]
   1f9b8:	cmp	r5, fp
   1f9bc:	ble	1f9d4 <ftello64@plt+0xe394>
   1f9c0:	b	1fcfc <ftello64@plt+0xe6bc>
   1f9c4:	ldr	fp, [r1, r3, lsl #2]
   1f9c8:	cmp	r5, fp
   1f9cc:	bgt	1fd08 <ftello64@plt+0xe6c8>
   1f9d0:	mov	r0, r3
   1f9d4:	add	r3, r8, r0
   1f9d8:	cmp	r8, r0
   1f9dc:	lsr	r3, r3, #1
   1f9e0:	bcc	1f9c4 <ftello64@plt+0xe384>
   1f9e4:	ldr	r3, [r1, r8, lsl #2]
   1f9e8:	cmp	r5, r3
   1f9ec:	beq	1fa7c <ftello64@plt+0xe43c>
   1f9f0:	ldr	r3, [sp, #8]
   1f9f4:	ldr	r0, [r3, #4]
   1f9f8:	cmp	r0, #0
   1f9fc:	ble	1fa7c <ftello64@plt+0xe43c>
   1fa00:	subs	r0, r0, #1
   1fa04:	ldr	fp, [r3, #8]
   1fa08:	moveq	r8, r0
   1fa0c:	beq	1fa70 <ftello64@plt+0xe430>
   1fa10:	mov	r8, #0
   1fa14:	str	r2, [sp, #12]
   1fa18:	add	r3, r0, r8
   1fa1c:	lsr	r3, r3, #1
   1fa20:	ldr	r2, [fp, r3, lsl #2]
   1fa24:	cmp	r5, r2
   1fa28:	bgt	1fda8 <ftello64@plt+0xe768>
   1fa2c:	cmp	r3, r8
   1fa30:	bls	1fa6c <ftello64@plt+0xe42c>
   1fa34:	add	r0, r3, r8
   1fa38:	lsr	r0, r0, #1
   1fa3c:	ldr	r2, [fp, r0, lsl #2]
   1fa40:	cmp	r5, r2
   1fa44:	ble	1fa5c <ftello64@plt+0xe41c>
   1fa48:	b	1fd9c <ftello64@plt+0xe75c>
   1fa4c:	ldr	r2, [fp, r3, lsl #2]
   1fa50:	cmp	r5, r2
   1fa54:	bgt	1fda8 <ftello64@plt+0xe768>
   1fa58:	mov	r0, r3
   1fa5c:	add	r3, r8, r0
   1fa60:	cmp	r8, r0
   1fa64:	lsr	r3, r3, #1
   1fa68:	bcc	1fa4c <ftello64@plt+0xe40c>
   1fa6c:	ldr	r2, [sp, #12]
   1fa70:	ldr	r3, [fp, r8, lsl #2]
   1fa74:	cmp	r5, r3
   1fa78:	beq	1fd78 <ftello64@plt+0xe738>
   1fa7c:	cmp	r7, #0
   1fa80:	ble	1fb74 <ftello64@plt+0xe534>
   1fa84:	cmp	lr, #0
   1fa88:	movne	lr, #0
   1fa8c:	beq	1fae4 <ftello64@plt+0xe4a4>
   1fa90:	add	r3, ip, lr
   1fa94:	lsr	r3, r3, #1
   1fa98:	ldr	r0, [r1, r3, lsl #2]
   1fa9c:	cmp	r0, r7
   1faa0:	blt	1fdc4 <ftello64@plt+0xe784>
   1faa4:	cmp	r3, lr
   1faa8:	bls	1fae4 <ftello64@plt+0xe4a4>
   1faac:	add	ip, r3, lr
   1fab0:	lsr	ip, ip, #1
   1fab4:	ldr	r0, [r1, ip, lsl #2]
   1fab8:	cmp	r7, r0
   1fabc:	ble	1fad4 <ftello64@plt+0xe494>
   1fac0:	b	1fdb8 <ftello64@plt+0xe778>
   1fac4:	ldr	r0, [r1, r3, lsl #2]
   1fac8:	cmp	r0, r7
   1facc:	blt	1fdc4 <ftello64@plt+0xe784>
   1fad0:	mov	ip, r3
   1fad4:	add	r3, lr, ip
   1fad8:	cmp	lr, ip
   1fadc:	lsr	r3, r3, #1
   1fae0:	bcc	1fac4 <ftello64@plt+0xe484>
   1fae4:	ldr	r3, [r1, lr, lsl #2]
   1fae8:	cmp	r3, r7
   1faec:	beq	1fb74 <ftello64@plt+0xe534>
   1faf0:	ldr	r3, [sp, #8]
   1faf4:	ldr	r1, [r3, #4]
   1faf8:	cmp	r1, #0
   1fafc:	ble	1fb74 <ftello64@plt+0xe534>
   1fb00:	subs	r1, r1, #1
   1fb04:	ldr	ip, [r3, #8]
   1fb08:	moveq	r0, r1
   1fb0c:	beq	1fb68 <ftello64@plt+0xe528>
   1fb10:	mov	r0, #0
   1fb14:	add	r3, r1, r0
   1fb18:	lsr	r3, r3, #1
   1fb1c:	ldr	lr, [ip, r3, lsl #2]
   1fb20:	cmp	lr, r7
   1fb24:	blt	1fde0 <ftello64@plt+0xe7a0>
   1fb28:	cmp	r3, r0
   1fb2c:	bls	1fb68 <ftello64@plt+0xe528>
   1fb30:	add	r1, r3, r0
   1fb34:	lsr	r1, r1, #1
   1fb38:	ldr	lr, [ip, r1, lsl #2]
   1fb3c:	cmp	r7, lr
   1fb40:	ble	1fb58 <ftello64@plt+0xe518>
   1fb44:	b	1fdd4 <ftello64@plt+0xe794>
   1fb48:	ldr	lr, [ip, r3, lsl #2]
   1fb4c:	cmp	lr, r7
   1fb50:	blt	1fde0 <ftello64@plt+0xe7a0>
   1fb54:	mov	r1, r3
   1fb58:	add	r3, r0, r1
   1fb5c:	cmp	r0, r1
   1fb60:	lsr	r3, r3, #1
   1fb64:	bcc	1fb48 <ftello64@plt+0xe508>
   1fb68:	ldr	r3, [ip, r0, lsl #2]
   1fb6c:	cmp	r3, r7
   1fb70:	beq	1fd78 <ftello64@plt+0xe738>
   1fb74:	add	r4, r4, #1
   1fb78:	cmp	r4, sl
   1fb7c:	blt	1f928 <ftello64@plt+0xe2e8>
   1fb80:	cmp	sl, #0
   1fb84:	ldr	r5, [sp, #8]
   1fb88:	ldr	r0, [sp, #36]	; 0x24
   1fb8c:	ble	1fcb8 <ftello64@plt+0xe678>
   1fb90:	mov	r1, #0
   1fb94:	ldr	r4, [sp, #20]
   1fb98:	ldr	ip, [r4, #8]
   1fb9c:	sub	ip, ip, #4
   1fba0:	ldr	r2, [sp, #32]
   1fba4:	ldr	lr, [ip, #4]!
   1fba8:	cmp	r2, #0
   1fbac:	ble	1fc20 <ftello64@plt+0xe5e0>
   1fbb0:	subs	r2, r2, #1
   1fbb4:	moveq	r7, r2
   1fbb8:	beq	1fc14 <ftello64@plt+0xe5d4>
   1fbbc:	mov	r7, #0
   1fbc0:	add	r3, r2, r7
   1fbc4:	lsr	r3, r3, #1
   1fbc8:	ldr	r6, [r0, r3, lsl #2]
   1fbcc:	cmp	r6, lr
   1fbd0:	blt	1fcec <ftello64@plt+0xe6ac>
   1fbd4:	cmp	r3, r7
   1fbd8:	bls	1fc14 <ftello64@plt+0xe5d4>
   1fbdc:	add	r2, r3, r7
   1fbe0:	lsr	r2, r2, #1
   1fbe4:	ldr	r6, [r0, r2, lsl #2]
   1fbe8:	cmp	lr, r6
   1fbec:	ble	1fc04 <ftello64@plt+0xe5c4>
   1fbf0:	b	1fce0 <ftello64@plt+0xe6a0>
   1fbf4:	ldr	r6, [r0, r3, lsl #2]
   1fbf8:	cmp	lr, r6
   1fbfc:	bgt	1fcec <ftello64@plt+0xe6ac>
   1fc00:	mov	r2, r3
   1fc04:	add	r3, r7, r2
   1fc08:	cmp	r7, r2
   1fc0c:	lsr	r3, r3, #1
   1fc10:	bcc	1fbf4 <ftello64@plt+0xe5b4>
   1fc14:	ldr	r3, [r0, r7, lsl #2]
   1fc18:	cmp	lr, r3
   1fc1c:	beq	1fcac <ftello64@plt+0xe66c>
   1fc20:	ldr	r7, [r5, #4]
   1fc24:	cmp	r7, #0
   1fc28:	ble	1fcac <ftello64@plt+0xe66c>
   1fc2c:	sub	r8, r7, #1
   1fc30:	ldr	r3, [r5, #8]
   1fc34:	cmp	r8, #0
   1fc38:	mov	r9, r8
   1fc3c:	moveq	r6, r8
   1fc40:	beq	1fc9c <ftello64@plt+0xe65c>
   1fc44:	mov	r6, #0
   1fc48:	add	r2, r9, r6
   1fc4c:	lsr	r2, r2, #1
   1fc50:	ldr	fp, [r3, r2, lsl #2]
   1fc54:	cmp	lr, fp
   1fc58:	bgt	1fd68 <ftello64@plt+0xe728>
   1fc5c:	cmp	r2, r6
   1fc60:	bls	1fc9c <ftello64@plt+0xe65c>
   1fc64:	add	r9, r2, r6
   1fc68:	lsr	r9, r9, #1
   1fc6c:	ldr	fp, [r3, r9, lsl #2]
   1fc70:	cmp	lr, fp
   1fc74:	ble	1fc8c <ftello64@plt+0xe64c>
   1fc78:	b	1fd5c <ftello64@plt+0xe71c>
   1fc7c:	ldr	fp, [r3, r2, lsl #2]
   1fc80:	cmp	lr, fp
   1fc84:	bgt	1fd68 <ftello64@plt+0xe728>
   1fc88:	mov	r9, r2
   1fc8c:	add	r2, r6, r9
   1fc90:	cmp	r6, r9
   1fc94:	lsr	r2, r2, #1
   1fc98:	bcc	1fc7c <ftello64@plt+0xe63c>
   1fc9c:	ldr	r2, [r3, r6, lsl #2]
   1fca0:	add	r3, r3, r6, lsl #2
   1fca4:	cmp	lr, r2
   1fca8:	beq	1fd18 <ftello64@plt+0xe6d8>
   1fcac:	add	r1, r1, #1
   1fcb0:	cmp	r1, sl
   1fcb4:	blt	1fba0 <ftello64@plt+0xe560>
   1fcb8:	mov	r7, #0
   1fcbc:	bl	15568 <ftello64@plt+0x3f28>
   1fcc0:	mov	r0, r7
   1fcc4:	add	sp, sp, #44	; 0x2c
   1fcc8:	ldrd	r4, [sp]
   1fccc:	ldrd	r6, [sp, #8]
   1fcd0:	ldrd	r8, [sp, #16]
   1fcd4:	ldrd	sl, [sp, #24]
   1fcd8:	add	sp, sp, #32
   1fcdc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fce0:	mov	r6, r2
   1fce4:	mov	r2, r3
   1fce8:	mov	r3, r6
   1fcec:	add	r7, r3, #1
   1fcf0:	cmp	r7, r2
   1fcf4:	bcc	1fbc0 <ftello64@plt+0xe580>
   1fcf8:	b	1fc14 <ftello64@plt+0xe5d4>
   1fcfc:	mov	r8, r3
   1fd00:	mov	r3, r0
   1fd04:	mov	r0, r8
   1fd08:	add	r8, r3, #1
   1fd0c:	cmp	r0, r8
   1fd10:	bhi	1f990 <ftello64@plt+0xe350>
   1fd14:	b	1f9e4 <ftello64@plt+0xe3a4>
   1fd18:	cmp	r6, r7
   1fd1c:	mov	r2, r6
   1fd20:	movlt	r7, #0
   1fd24:	movge	r7, #1
   1fd28:	orrs	lr, r7, r6, lsr #31
   1fd2c:	bne	1fcac <ftello64@plt+0xe66c>
   1fd30:	cmp	r6, r8
   1fd34:	str	r8, [r5, #4]
   1fd38:	bge	1fd54 <ftello64@plt+0xe714>
   1fd3c:	ldr	lr, [r3, #4]
   1fd40:	add	r2, r2, #1
   1fd44:	str	lr, [r3], #4
   1fd48:	ldr	lr, [r5, #4]
   1fd4c:	cmp	r2, lr
   1fd50:	blt	1fd3c <ftello64@plt+0xe6fc>
   1fd54:	ldr	sl, [r4, #4]
   1fd58:	b	1fcac <ftello64@plt+0xe66c>
   1fd5c:	mov	r6, r2
   1fd60:	mov	r2, r9
   1fd64:	mov	r9, r6
   1fd68:	add	r6, r2, #1
   1fd6c:	cmp	r6, r9
   1fd70:	bcc	1fc48 <ftello64@plt+0xe608>
   1fd74:	b	1fc9c <ftello64@plt+0xe65c>
   1fd78:	ldr	r3, [r6, #28]
   1fd7c:	add	r0, sp, #28
   1fd80:	ldr	r1, [sp, #16]
   1fd84:	add	r2, r3, r2
   1fd88:	bl	1b798 <ftello64@plt+0xa158>
   1fd8c:	cmp	r0, #0
   1fd90:	bne	1fdf0 <ftello64@plt+0xe7b0>
   1fd94:	ldr	sl, [r9, #4]
   1fd98:	b	1fb74 <ftello64@plt+0xe534>
   1fd9c:	mov	r8, r0
   1fda0:	mov	r0, r3
   1fda4:	mov	r3, r8
   1fda8:	add	r8, r3, #1
   1fdac:	cmp	r8, r0
   1fdb0:	bcc	1fa18 <ftello64@plt+0xe3d8>
   1fdb4:	b	1fa6c <ftello64@plt+0xe42c>
   1fdb8:	mov	r0, ip
   1fdbc:	mov	ip, r3
   1fdc0:	mov	r3, r0
   1fdc4:	add	lr, r3, #1
   1fdc8:	cmp	lr, ip
   1fdcc:	bcc	1fa90 <ftello64@plt+0xe450>
   1fdd0:	b	1fae4 <ftello64@plt+0xe4a4>
   1fdd4:	mov	r0, r1
   1fdd8:	mov	r1, r3
   1fddc:	mov	r3, r0
   1fde0:	add	r0, r3, #1
   1fde4:	cmp	r0, r1
   1fde8:	bcc	1fb14 <ftello64@plt+0xe4d4>
   1fdec:	b	1fb68 <ftello64@plt+0xe528>
   1fdf0:	mov	r7, r0
   1fdf4:	ldr	r0, [sp, #36]	; 0x24
   1fdf8:	bl	15568 <ftello64@plt+0x3f28>
   1fdfc:	b	1fcc0 <ftello64@plt+0xe680>
   1fe00:	mov	r0, r4
   1fe04:	b	1fcb8 <ftello64@plt+0xe678>
   1fe08:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1fe0c:	mov	r5, r2
   1fe10:	ldr	r2, [r1, #20]
   1fe14:	strd	r6, [sp, #8]
   1fe18:	mov	r7, r1
   1fe1c:	strd	r8, [sp, #16]
   1fe20:	add	r9, r5, r5, lsl #1
   1fe24:	strd	sl, [sp, #24]
   1fe28:	lsl	r9, r9, #2
   1fe2c:	str	lr, [sp, #32]
   1fe30:	sub	sp, sp, #44	; 0x2c
   1fe34:	add	r2, r2, r9
   1fe38:	str	r0, [sp, #16]
   1fe3c:	ldr	r2, [r2, #4]
   1fe40:	str	r3, [sp, #20]
   1fe44:	add	r3, r2, #1
   1fe48:	lsl	r0, r3, #2
   1fe4c:	str	r3, [sp, #8]
   1fe50:	bl	2eb14 <ftello64@plt+0x1d4d4>
   1fe54:	subs	r4, r0, #0
   1fe58:	beq	20174 <ftello64@plt+0xeb34>
   1fe5c:	ldr	ip, [r7]
   1fe60:	lsl	r6, r5, #3
   1fe64:	mov	r3, #65280	; 0xff00
   1fe68:	movt	r3, #3
   1fe6c:	str	r5, [r4]
   1fe70:	mvn	r8, #0
   1fe74:	ldr	r1, [r7, #24]
   1fe78:	add	r0, ip, r6
   1fe7c:	ldr	lr, [r0, #4]
   1fe80:	add	r2, r1, r9
   1fe84:	str	r8, [r2, #4]
   1fe88:	and	r3, r3, lr
   1fe8c:	cmp	r3, #0
   1fe90:	beq	1fec0 <ftello64@plt+0xe880>
   1fe94:	ldr	r3, [r7, #20]
   1fe98:	add	r3, r3, r9
   1fe9c:	ldr	r8, [r3, #4]
   1fea0:	cmp	r8, #0
   1fea4:	beq	20138 <ftello64@plt+0xeaf8>
   1fea8:	ldr	r3, [r3, #8]
   1feac:	ldr	r3, [r3]
   1feb0:	add	ip, ip, r3, lsl #3
   1feb4:	ldrb	r3, [ip, #6]
   1feb8:	tst	r3, #4
   1febc:	beq	20140 <ftello64@plt+0xeb00>
   1fec0:	ldrb	r3, [r0, #4]
   1fec4:	tst	r3, #8
   1fec8:	beq	20064 <ftello64@plt+0xea24>
   1fecc:	ldr	ip, [r7, #20]
   1fed0:	add	r3, ip, r9
   1fed4:	ldr	r2, [r3, #4]
   1fed8:	cmp	r2, #0
   1fedc:	ble	20064 <ftello64@plt+0xea24>
   1fee0:	mov	r2, #0
   1fee4:	mov	sl, #1
   1fee8:	mov	r8, r2
   1feec:	str	r2, [sp, #12]
   1fef0:	ldr	r3, [r3, #8]
   1fef4:	ldr	r2, [r3, r8, lsl #2]
   1fef8:	add	r6, r2, r2, lsl #1
   1fefc:	lsl	r6, r6, #2
   1ff00:	add	r0, r1, r6
   1ff04:	ldr	r3, [r0, #4]
   1ff08:	cmn	r3, #1
   1ff0c:	moveq	r3, #1
   1ff10:	streq	r3, [sp, #12]
   1ff14:	beq	2002c <ftello64@plt+0xe9ec>
   1ff18:	cmp	r3, #0
   1ff1c:	beq	200cc <ftello64@plt+0xea8c>
   1ff20:	ldrd	r2, [r0]
   1ff24:	strd	r2, [sp, #28]
   1ff28:	ldr	r3, [r0, #8]
   1ff2c:	str	r3, [sp, #36]	; 0x24
   1ff30:	ldr	r2, [sp, #32]
   1ff34:	cmp	r2, #0
   1ff38:	mov	r3, r2
   1ff3c:	beq	20014 <ftello64@plt+0xe9d4>
   1ff40:	ldr	r1, [sp, #8]
   1ff44:	add	fp, sl, r2, lsl #1
   1ff48:	cmp	r1, fp
   1ff4c:	blt	20100 <ftello64@plt+0xeac0>
   1ff50:	cmp	sl, #0
   1ff54:	beq	2017c <ftello64@plt+0xeb3c>
   1ff58:	sub	r2, r2, #1
   1ff5c:	sub	r5, sl, #1
   1ff60:	ldr	r1, [sp, #36]	; 0x24
   1ff64:	cmp	r2, #0
   1ff68:	cmpge	r5, #0
   1ff6c:	mvn	r0, r2
   1ff70:	blt	1ffbc <ftello64@plt+0xe97c>
   1ff74:	mov	r3, r5
   1ff78:	ldr	lr, [r4, r3, lsl #2]
   1ff7c:	ldr	ip, [r1, r2, lsl #2]
   1ff80:	cmp	lr, ip
   1ff84:	subeq	r2, r2, #1
   1ff88:	subeq	r3, r3, #1
   1ff8c:	mvneq	r0, r2
   1ff90:	beq	1ffac <ftello64@plt+0xe96c>
   1ff94:	subge	r3, r3, #1
   1ff98:	bge	1ffac <ftello64@plt+0xe96c>
   1ff9c:	sub	r2, r2, #1
   1ffa0:	sub	fp, fp, #1
   1ffa4:	mvn	r0, r2
   1ffa8:	str	ip, [r4, fp, lsl #2]
   1ffac:	mvn	ip, r3
   1ffb0:	lsr	ip, ip, #31
   1ffb4:	ands	ip, ip, r0, lsr #31
   1ffb8:	bne	1ff78 <ftello64@plt+0xe938>
   1ffbc:	cmp	r2, #0
   1ffc0:	blt	1ffd8 <ftello64@plt+0xe998>
   1ffc4:	add	r2, r2, #1
   1ffc8:	sub	fp, fp, r2
   1ffcc:	lsl	r2, r2, #2
   1ffd0:	add	r0, r4, fp, lsl #2
   1ffd4:	bl	1131c <memcpy@plt>
   1ffd8:	ldr	r3, [sp, #32]
   1ffdc:	add	r3, sl, r3, lsl #1
   1ffe0:	subs	r2, r3, fp
   1ffe4:	sub	r3, r3, #1
   1ffe8:	beq	20014 <ftello64@plt+0xe9d4>
   1ffec:	add	sl, sl, r2
   1fff0:	ldr	ip, [r4, r3, lsl #2]
   1fff4:	add	r1, r5, r2
   1fff8:	ldr	r0, [r4, r5, lsl #2]
   1fffc:	cmp	ip, r0
   20000:	ble	200ac <ftello64@plt+0xea6c>
   20004:	subs	r2, r2, #1
   20008:	sub	r3, r3, #1
   2000c:	str	ip, [r4, r1, lsl #2]
   20010:	bne	1fff0 <ftello64@plt+0xe9b0>
   20014:	ldr	r1, [r7, #24]
   20018:	add	r6, r1, r6
   2001c:	ldr	r3, [r6, #4]
   20020:	cmp	r3, #0
   20024:	beq	200e4 <ftello64@plt+0xeaa4>
   20028:	ldr	ip, [r7, #20]
   2002c:	add	r3, ip, r9
   20030:	add	r8, r8, #1
   20034:	ldr	r2, [r3, #4]
   20038:	cmp	r2, r8
   2003c:	bgt	1fef0 <ftello64@plt+0xe8b0>
   20040:	ldr	r0, [sp, #12]
   20044:	add	r2, r1, r9
   20048:	ldr	r3, [sp, #20]
   2004c:	eor	r3, r3, #1
   20050:	tst	r0, r3
   20054:	beq	2006c <ftello64@plt+0xea2c>
   20058:	mov	r3, #0
   2005c:	str	r3, [r2, #4]
   20060:	b	2007c <ftello64@plt+0xea3c>
   20064:	mov	sl, #1
   20068:	add	r2, r1, r9
   2006c:	ldr	r3, [sp, #8]
   20070:	str	r3, [r1, r9]
   20074:	str	sl, [r2, #4]
   20078:	str	r4, [r2, #8]
   2007c:	ldr	r2, [sp, #8]
   20080:	mov	r0, #0
   20084:	ldr	r3, [sp, #16]
   20088:	stm	r3, {r2, sl}
   2008c:	str	r4, [r3, #8]
   20090:	add	sp, sp, #44	; 0x2c
   20094:	ldrd	r4, [sp]
   20098:	ldrd	r6, [sp, #8]
   2009c:	ldrd	r8, [sp, #16]
   200a0:	ldrd	sl, [sp, #24]
   200a4:	add	sp, sp, #32
   200a8:	pop	{pc}		; (ldr pc, [sp], #4)
   200ac:	subs	r5, r5, #1
   200b0:	str	r0, [r4, r1, lsl #2]
   200b4:	bpl	1fff0 <ftello64@plt+0xe9b0>
   200b8:	lsl	r2, r2, #2
   200bc:	mov	r0, r4
   200c0:	add	r1, r4, fp, lsl #2
   200c4:	bl	1131c <memcpy@plt>
   200c8:	b	20014 <ftello64@plt+0xe9d4>
   200cc:	mov	r1, r7
   200d0:	add	r0, sp, #28
   200d4:	bl	1fe08 <ftello64@plt+0xe7c8>
   200d8:	cmp	r0, #0
   200dc:	beq	1ff30 <ftello64@plt+0xe8f0>
   200e0:	b	20090 <ftello64@plt+0xea50>
   200e4:	mov	r3, #1
   200e8:	ldr	r0, [sp, #36]	; 0x24
   200ec:	str	r3, [sp, #12]
   200f0:	bl	15568 <ftello64@plt+0x3f28>
   200f4:	ldr	ip, [r7, #20]
   200f8:	ldr	r1, [r7, #24]
   200fc:	b	2002c <ftello64@plt+0xe9ec>
   20100:	add	r2, r1, r2
   20104:	mov	r0, r4
   20108:	lsl	r3, r2, #1
   2010c:	lsl	r1, r2, #3
   20110:	str	r3, [sp, #8]
   20114:	bl	2eb50 <ftello64@plt+0x1d510>
   20118:	subs	r4, r0, #0
   2011c:	beq	20174 <ftello64@plt+0xeb34>
   20120:	cmp	sl, #0
   20124:	ldreq	r3, [sp, #32]
   20128:	beq	2017c <ftello64@plt+0xeb3c>
   2012c:	ldr	r2, [sp, #32]
   20130:	add	fp, sl, r2, lsl #1
   20134:	b	1ff58 <ftello64@plt+0xe918>
   20138:	mov	sl, #1
   2013c:	b	2006c <ftello64@plt+0xea2c>
   20140:	ubfx	lr, lr, #8, #10
   20144:	mov	r3, r5
   20148:	mov	r2, r5
   2014c:	mov	r1, r5
   20150:	mov	r0, r7
   20154:	str	lr, [sp]
   20158:	bl	1ee58 <ftello64@plt+0xd818>
   2015c:	cmp	r0, #0
   20160:	bne	20090 <ftello64@plt+0xea50>
   20164:	ldr	r0, [r7]
   20168:	ldr	r1, [r7, #24]
   2016c:	add	r0, r0, r6
   20170:	b	1fec0 <ftello64@plt+0xe880>
   20174:	mov	r0, #12
   20178:	b	20090 <ftello64@plt+0xea50>
   2017c:	mov	r0, r4
   20180:	lsl	r2, r3, #2
   20184:	ldr	r1, [sp, #36]	; 0x24
   20188:	mov	sl, r3
   2018c:	bl	1131c <memcpy@plt>
   20190:	b	20014 <ftello64@plt+0xe9d4>
   20194:	strd	r4, [sp, #-36]!	; 0xffffffdc
   20198:	mov	r3, #0
   2019c:	strd	r6, [sp, #8]
   201a0:	strd	r8, [sp, #16]
   201a4:	ldr	r8, [r2, #4]
   201a8:	strd	sl, [sp, #24]
   201ac:	str	lr, [sp, #32]
   201b0:	sub	sp, sp, #4
   201b4:	str	r3, [r0]
   201b8:	cmp	r8, r3
   201bc:	beq	2044c <ftello64@plt+0xee0c>
   201c0:	mov	r5, r8
   201c4:	ble	201e0 <ftello64@plt+0xeba0>
   201c8:	ldr	r3, [r2, #8]
   201cc:	add	lr, r3, r8, lsl #2
   201d0:	ldr	ip, [r3], #4
   201d4:	cmp	r3, lr
   201d8:	add	r5, r5, ip
   201dc:	bne	201d0 <ftello64@plt+0xeb90>
   201e0:	ldr	ip, [r1, #32]
   201e4:	ldr	r3, [r1, #68]	; 0x44
   201e8:	and	r3, r3, r5
   201ec:	add	r3, r3, r3, lsl #1
   201f0:	lsl	r3, r3, #2
   201f4:	ldr	r9, [ip, r3]
   201f8:	add	r3, ip, r3
   201fc:	cmp	r9, #0
   20200:	ble	20248 <ftello64@plt+0xec08>
   20204:	ldr	lr, [r3, #8]
   20208:	mov	ip, #0
   2020c:	sub	lr, lr, #4
   20210:	b	20220 <ftello64@plt+0xebe0>
   20214:	add	ip, ip, #1
   20218:	cmp	ip, r9
   2021c:	beq	20248 <ftello64@plt+0xec08>
   20220:	ldr	r4, [lr, #4]!
   20224:	ldr	r3, [r4]
   20228:	cmp	r3, r5
   2022c:	bne	20214 <ftello64@plt+0xebd4>
   20230:	ldr	r3, [r4, #8]
   20234:	cmp	r8, r3
   20238:	beq	20374 <ftello64@plt+0xed34>
   2023c:	add	ip, ip, #1
   20240:	cmp	ip, r9
   20244:	bne	20220 <ftello64@plt+0xebe0>
   20248:	mov	r6, r1
   2024c:	mov	r7, r0
   20250:	mov	r1, #1
   20254:	mov	r0, #56	; 0x38
   20258:	mov	r9, r2
   2025c:	bl	2eaa0 <ftello64@plt+0x1d460>
   20260:	subs	r4, r0, #0
   20264:	beq	20414 <ftello64@plt+0xedd4>
   20268:	ldr	r3, [r9, #4]
   2026c:	add	r8, r4, #4
   20270:	cmp	r3, #0
   20274:	str	r3, [r4, #8]
   20278:	ble	2039c <ftello64@plt+0xed5c>
   2027c:	lsl	r0, r3, #2
   20280:	str	r3, [r4, #4]
   20284:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20288:	cmp	r0, #0
   2028c:	mov	r3, r0
   20290:	str	r0, [r4, #12]
   20294:	beq	20454 <ftello64@plt+0xee14>
   20298:	ldr	sl, [r9, #4]
   2029c:	ldr	r1, [r9, #8]
   202a0:	lsl	fp, sl, #2
   202a4:	mov	r2, fp
   202a8:	bl	1131c <memcpy@plt>
   202ac:	cmp	sl, #0
   202b0:	str	r8, [r4, #40]	; 0x28
   202b4:	ble	203b0 <ftello64@plt+0xed70>
   202b8:	ldr	r1, [r9, #8]
   202bc:	mov	sl, #65280	; 0xff00
   202c0:	movt	sl, #3
   202c4:	ldr	r9, [r6]
   202c8:	add	lr, fp, r1
   202cc:	b	20310 <ftello64@plt+0xecd0>
   202d0:	ldrb	r2, [r4, #52]	; 0x34
   202d4:	cmp	r0, #2
   202d8:	ldrb	fp, [r3, #6]
   202dc:	ubfx	ip, r2, #5, #1
   202e0:	ubfx	fp, fp, #4, #1
   202e4:	orr	ip, ip, fp
   202e8:	bfi	r2, ip, #5, #1
   202ec:	strb	r2, [r4, #52]	; 0x34
   202f0:	beq	20424 <ftello64@plt+0xede4>
   202f4:	cmp	r0, #4
   202f8:	bne	20434 <ftello64@plt+0xedf4>
   202fc:	ldrb	r3, [r4, #52]	; 0x34
   20300:	orr	r3, r3, #64	; 0x40
   20304:	strb	r3, [r4, #52]	; 0x34
   20308:	cmp	lr, r1
   2030c:	beq	203b0 <ftello64@plt+0xed70>
   20310:	ldr	r3, [r1], #4
   20314:	add	r3, r9, r3, lsl #3
   20318:	ldrb	r0, [r3, #4]
   2031c:	cmp	r0, #1
   20320:	bne	202d0 <ftello64@plt+0xec90>
   20324:	ldr	r2, [r3, #4]
   20328:	tst	sl, r2
   2032c:	beq	20308 <ftello64@plt+0xecc8>
   20330:	ldrb	r2, [r3, #6]
   20334:	ldrb	r3, [r4, #52]	; 0x34
   20338:	ubfx	r0, r2, #4, #1
   2033c:	ubfx	r2, r3, #5, #1
   20340:	orr	r2, r2, r0
   20344:	bfi	r3, r2, #5, #1
   20348:	strb	r3, [r4, #52]	; 0x34
   2034c:	ldrb	r3, [r4, #52]	; 0x34
   20350:	orr	r3, r3, #128	; 0x80
   20354:	strb	r3, [r4, #52]	; 0x34
   20358:	b	20308 <ftello64@plt+0xecc8>
   2035c:	ldr	r6, [r2, #8]
   20360:	ldr	r7, [r4, #12]
   20364:	ldr	r6, [r6, r3, lsl #2]
   20368:	ldr	r7, [r7, r3, lsl #2]
   2036c:	cmp	r7, r6
   20370:	bne	20214 <ftello64@plt+0xebd4>
   20374:	subs	r3, r3, #1
   20378:	bpl	2035c <ftello64@plt+0xed1c>
   2037c:	mov	r0, r4
   20380:	add	sp, sp, #4
   20384:	ldrd	r4, [sp]
   20388:	ldrd	r6, [sp, #8]
   2038c:	ldrd	r8, [sp, #16]
   20390:	ldrd	sl, [sp, #24]
   20394:	add	sp, sp, #32
   20398:	pop	{pc}		; (ldr pc, [sp], #4)
   2039c:	mov	r3, #0
   203a0:	str	r3, [r4, #4]
   203a4:	str	r3, [r8, #4]
   203a8:	str	r3, [r8, #8]
   203ac:	str	r8, [r4, #40]	; 0x28
   203b0:	mov	r2, r5
   203b4:	mov	r0, r6
   203b8:	mov	r1, r4
   203bc:	bl	1a928 <ftello64@plt+0x92e8>
   203c0:	cmp	r0, #0
   203c4:	beq	2037c <ftello64@plt+0xed3c>
   203c8:	ldr	r0, [r4, #24]
   203cc:	bl	15568 <ftello64@plt+0x3f28>
   203d0:	ldr	r0, [r4, #36]	; 0x24
   203d4:	bl	15568 <ftello64@plt+0x3f28>
   203d8:	ldr	r3, [r4, #40]	; 0x28
   203dc:	cmp	r8, r3
   203e0:	beq	203f4 <ftello64@plt+0xedb4>
   203e4:	ldr	r0, [r3, #8]
   203e8:	bl	15568 <ftello64@plt+0x3f28>
   203ec:	ldr	r0, [r4, #40]	; 0x28
   203f0:	bl	15568 <ftello64@plt+0x3f28>
   203f4:	ldr	r0, [r4, #12]
   203f8:	bl	15568 <ftello64@plt+0x3f28>
   203fc:	ldr	r0, [r4, #48]	; 0x30
   20400:	bl	15568 <ftello64@plt+0x3f28>
   20404:	ldr	r0, [r4, #44]	; 0x2c
   20408:	bl	15568 <ftello64@plt+0x3f28>
   2040c:	mov	r0, r4
   20410:	bl	15568 <ftello64@plt+0x3f28>
   20414:	mov	r3, #12
   20418:	mov	r4, #0
   2041c:	str	r3, [r7]
   20420:	b	2037c <ftello64@plt+0xed3c>
   20424:	uxtb	r3, r2
   20428:	orr	r3, r3, #16
   2042c:	strb	r3, [r4, #52]	; 0x34
   20430:	b	20308 <ftello64@plt+0xecc8>
   20434:	cmp	r0, #12
   20438:	beq	2034c <ftello64@plt+0xed0c>
   2043c:	ldr	r3, [r3, #4]
   20440:	tst	sl, r3
   20444:	beq	20308 <ftello64@plt+0xecc8>
   20448:	b	2034c <ftello64@plt+0xed0c>
   2044c:	mov	r4, r8
   20450:	b	2037c <ftello64@plt+0xed3c>
   20454:	mov	r0, r4
   20458:	str	r3, [r4, #4]
   2045c:	str	r3, [r4, #8]
   20460:	bl	15568 <ftello64@plt+0x3f28>
   20464:	b	20414 <ftello64@plt+0xedd4>
   20468:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2046c:	strd	r6, [sp, #8]
   20470:	ldr	r6, [r0, #108]	; 0x6c
   20474:	strd	r8, [sp, #16]
   20478:	strd	sl, [sp, #24]
   2047c:	str	lr, [sp, #32]
   20480:	sub	sp, sp, #44	; 0x2c
   20484:	cmp	r6, #0
   20488:	ble	205e8 <ftello64@plt+0xefa8>
   2048c:	ldr	r4, [r0, #116]	; 0x74
   20490:	mov	r5, r6
   20494:	mov	r9, #0
   20498:	add	ip, r5, r9
   2049c:	asr	ip, ip, #1
   204a0:	add	lr, ip, ip, lsl #1
   204a4:	add	lr, r4, lr, lsl #3
   204a8:	ldr	lr, [lr, #4]
   204ac:	cmp	lr, r2
   204b0:	blt	2090c <ftello64@plt+0xf2cc>
   204b4:	cmp	ip, r9
   204b8:	ble	20504 <ftello64@plt+0xeec4>
   204bc:	add	r5, ip, r9
   204c0:	asr	r5, r5, #1
   204c4:	add	lr, r5, r5, lsl #1
   204c8:	add	lr, r4, lr, lsl #3
   204cc:	ldr	lr, [lr, #4]
   204d0:	cmp	r2, lr
   204d4:	ble	204f4 <ftello64@plt+0xeeb4>
   204d8:	b	20900 <ftello64@plt+0xf2c0>
   204dc:	add	lr, ip, ip, lsl #1
   204e0:	add	lr, r4, lr, lsl #3
   204e4:	ldr	lr, [lr, #4]
   204e8:	cmp	r2, lr
   204ec:	bgt	2090c <ftello64@plt+0xf2cc>
   204f0:	mov	r5, ip
   204f4:	add	ip, r9, r5
   204f8:	cmp	r9, r5
   204fc:	asr	ip, ip, #1
   20500:	blt	204dc <ftello64@plt+0xee9c>
   20504:	cmp	r6, r9
   20508:	ble	205e8 <ftello64@plt+0xefa8>
   2050c:	add	r9, r9, r9, lsl #1
   20510:	lsl	ip, r9, #3
   20514:	add	lr, r4, ip
   20518:	ldr	lr, [lr, #4]
   2051c:	cmp	r2, lr
   20520:	bne	205e8 <ftello64@plt+0xefa8>
   20524:	ldr	r9, [r0, #84]	; 0x54
   20528:	mov	r6, r2
   2052c:	mov	r7, r1
   20530:	mov	r8, r0
   20534:	str	r3, [sp, #12]
   20538:	add	r3, ip, #24
   2053c:	str	r3, [sp, #8]
   20540:	ldr	r3, [sp, #8]
   20544:	add	r4, r4, r3
   20548:	ldr	lr, [r7, #4]
   2054c:	cmp	lr, #0
   20550:	ble	205d8 <ftello64@plt+0xef98>
   20554:	sub	lr, lr, #1
   20558:	ldr	ip, [r4, #-24]	; 0xffffffe8
   2055c:	cmp	lr, #0
   20560:	mov	r1, lr
   20564:	moveq	r5, lr
   20568:	ldr	r2, [r7, #8]
   2056c:	beq	205cc <ftello64@plt+0xef8c>
   20570:	mov	r0, lr
   20574:	mov	r5, #0
   20578:	add	r3, r0, r5
   2057c:	lsr	r3, r3, #1
   20580:	ldr	sl, [r2, r3, lsl #2]
   20584:	cmp	ip, sl
   20588:	bgt	20614 <ftello64@plt+0xefd4>
   2058c:	cmp	r3, r5
   20590:	bls	205cc <ftello64@plt+0xef8c>
   20594:	add	r0, r3, r5
   20598:	lsr	r0, r0, #1
   2059c:	ldr	sl, [r2, r0, lsl #2]
   205a0:	cmp	ip, sl
   205a4:	ble	205bc <ftello64@plt+0xef7c>
   205a8:	b	20608 <ftello64@plt+0xefc8>
   205ac:	ldr	sl, [r2, r3, lsl #2]
   205b0:	cmp	ip, sl
   205b4:	bgt	20614 <ftello64@plt+0xefd4>
   205b8:	mov	r0, r3
   205bc:	add	r3, r5, r0
   205c0:	cmp	r5, r0
   205c4:	lsr	r3, r3, #1
   205c8:	bcc	205ac <ftello64@plt+0xef6c>
   205cc:	ldr	r3, [r2, r5, lsl #2]
   205d0:	cmp	ip, r3
   205d4:	beq	2062c <ftello64@plt+0xefec>
   205d8:	add	r4, r4, #24
   205dc:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   205e0:	cmp	r3, #0
   205e4:	bne	20548 <ftello64@plt+0xef08>
   205e8:	mov	r0, #0
   205ec:	add	sp, sp, #44	; 0x2c
   205f0:	ldrd	r4, [sp]
   205f4:	ldrd	r6, [sp, #8]
   205f8:	ldrd	r8, [sp, #16]
   205fc:	ldrd	sl, [sp, #24]
   20600:	add	sp, sp, #32
   20604:	pop	{pc}		; (ldr pc, [sp], #4)
   20608:	mov	r5, r0
   2060c:	mov	r0, r3
   20610:	mov	r3, r5
   20614:	add	r5, r3, #1
   20618:	cmp	r5, r0
   2061c:	bcc	20578 <ftello64@plt+0xef38>
   20620:	ldr	r3, [r2, r5, lsl #2]
   20624:	cmp	ip, r3
   20628:	bne	205d8 <ftello64@plt+0xef98>
   2062c:	ldr	r3, [r4, #-16]
   20630:	ldr	r5, [r4, #-12]
   20634:	add	r5, r6, r5
   20638:	sub	r5, r5, r3
   2063c:	cmp	r6, r5
   20640:	beq	207a4 <ftello64@plt+0xf164>
   20644:	ldr	r2, [r8, #100]	; 0x64
   20648:	ldr	r3, [r9, #12]
   2064c:	ldr	fp, [r2, r5, lsl #2]
   20650:	ldr	sl, [r3, ip, lsl #2]
   20654:	cmp	fp, #0
   20658:	beq	208b8 <ftello64@plt+0xf278>
   2065c:	ldr	ip, [fp, #8]
   20660:	cmp	ip, #0
   20664:	ble	208e8 <ftello64@plt+0xf2a8>
   20668:	subs	r2, ip, #1
   2066c:	ldr	r0, [fp, #12]
   20670:	moveq	r1, r2
   20674:	beq	206d0 <ftello64@plt+0xf090>
   20678:	mov	r1, #0
   2067c:	add	r3, r2, r1
   20680:	lsr	r3, r3, #1
   20684:	ldr	lr, [r0, r3, lsl #2]
   20688:	cmp	lr, sl
   2068c:	blt	20794 <ftello64@plt+0xf154>
   20690:	cmp	r3, r1
   20694:	bls	206d0 <ftello64@plt+0xf090>
   20698:	add	r2, r3, r1
   2069c:	lsr	r2, r2, #1
   206a0:	ldr	lr, [r0, r2, lsl #2]
   206a4:	cmp	sl, lr
   206a8:	ble	206c0 <ftello64@plt+0xf080>
   206ac:	b	20788 <ftello64@plt+0xf148>
   206b0:	ldr	lr, [r0, r3, lsl #2]
   206b4:	cmp	sl, lr
   206b8:	bgt	20794 <ftello64@plt+0xf154>
   206bc:	mov	r2, r3
   206c0:	add	r3, r1, r2
   206c4:	cmp	r1, r2
   206c8:	lsr	r3, r3, #1
   206cc:	bcc	206b0 <ftello64@plt+0xf070>
   206d0:	ldr	r3, [r0, r1, lsl #2]
   206d4:	cmp	sl, r3
   206d8:	beq	205d8 <ftello64@plt+0xef98>
   206dc:	lsl	r0, ip, #2
   206e0:	str	ip, [sp, #24]
   206e4:	str	ip, [sp, #28]
   206e8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   206ec:	cmp	r0, #0
   206f0:	str	r0, [sp, #32]
   206f4:	beq	2097c <ftello64@plt+0xf33c>
   206f8:	ldr	r2, [fp, #8]
   206fc:	add	r3, sp, #24
   20700:	ldr	r1, [fp, #12]
   20704:	str	r3, [sp, #4]
   20708:	lsl	r2, r2, #2
   2070c:	bl	1131c <memcpy@plt>
   20710:	ldr	r3, [sp, #4]
   20714:	mov	r2, #0
   20718:	mov	r0, r3
   2071c:	mov	r1, sl
   20720:	str	r3, [sp, #4]
   20724:	str	r2, [sp, #20]
   20728:	bl	1b584 <ftello64@plt+0x9f44>
   2072c:	eor	r0, r0, #1
   20730:	ldr	r3, [sp, #4]
   20734:	ldr	r2, [sp, #20]
   20738:	cmp	r2, #0
   2073c:	orrne	r0, r0, #1
   20740:	tst	r0, #255	; 0xff
   20744:	bne	2091c <ftello64@plt+0xf2dc>
   20748:	ldr	sl, [r8, #100]	; 0x64
   2074c:	mov	r2, r3
   20750:	mov	r1, r9
   20754:	add	r0, sp, #20
   20758:	bl	20194 <ftello64@plt+0xeb54>
   2075c:	str	r0, [sl, r5, lsl #2]
   20760:	ldr	r0, [sp, #32]
   20764:	bl	15568 <ftello64@plt+0x3f28>
   20768:	ldr	r3, [r8, #100]	; 0x64
   2076c:	ldr	r3, [r3, r5, lsl #2]
   20770:	cmp	r3, #0
   20774:	bne	205d8 <ftello64@plt+0xef98>
   20778:	ldr	r0, [sp, #20]
   2077c:	cmp	r0, #0
   20780:	beq	205d8 <ftello64@plt+0xef98>
   20784:	b	205ec <ftello64@plt+0xefac>
   20788:	mov	r1, r3
   2078c:	mov	r3, r2
   20790:	mov	r2, r1
   20794:	add	r1, r3, #1
   20798:	cmp	r2, r1
   2079c:	bhi	2067c <ftello64@plt+0xf03c>
   207a0:	b	206d0 <ftello64@plt+0xf090>
   207a4:	ldr	r3, [r9, #20]
   207a8:	add	ip, ip, ip, lsl #1
   207ac:	cmp	lr, #0
   207b0:	movne	lr, #0
   207b4:	add	ip, r3, ip, lsl #2
   207b8:	ldr	r3, [ip, #8]
   207bc:	ldr	r5, [r3]
   207c0:	beq	20818 <ftello64@plt+0xf1d8>
   207c4:	add	r3, r1, lr
   207c8:	lsr	r3, r3, #1
   207cc:	ldr	r0, [r2, r3, lsl #2]
   207d0:	cmp	r0, r5
   207d4:	blt	208a8 <ftello64@plt+0xf268>
   207d8:	cmp	r3, lr
   207dc:	bls	20818 <ftello64@plt+0xf1d8>
   207e0:	add	r1, r3, lr
   207e4:	lsr	r1, r1, #1
   207e8:	ldr	r0, [r2, r1, lsl #2]
   207ec:	cmp	r5, r0
   207f0:	ble	20808 <ftello64@plt+0xf1c8>
   207f4:	b	2089c <ftello64@plt+0xf25c>
   207f8:	ldr	r0, [r2, r3, lsl #2]
   207fc:	cmp	r5, r0
   20800:	bgt	208a8 <ftello64@plt+0xf268>
   20804:	mov	r1, r3
   20808:	add	r3, lr, r1
   2080c:	cmp	lr, r1
   20810:	lsr	r3, r3, #1
   20814:	bcc	207f8 <ftello64@plt+0xf1b8>
   20818:	ldr	r3, [r2, lr, lsl #2]
   2081c:	cmp	r5, r3
   20820:	beq	205d8 <ftello64@plt+0xef98>
   20824:	mov	r2, #1
   20828:	mov	r3, #1
   2082c:	mov	r0, #4
   20830:	strd	r2, [sp, #24]
   20834:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20838:	cmp	r0, #0
   2083c:	str	r0, [sp, #32]
   20840:	beq	20938 <ftello64@plt+0xf2f8>
   20844:	mov	r2, #0
   20848:	ldr	r3, [sp, #80]	; 0x50
   2084c:	add	r4, sp, #24
   20850:	mov	r1, r4
   20854:	str	r5, [r0]
   20858:	mov	r0, r9
   2085c:	str	r2, [sp, #20]
   20860:	ldr	r2, [sp, #12]
   20864:	bl	1f784 <ftello64@plt+0xe144>
   20868:	mov	r5, r0
   2086c:	mov	r1, r4
   20870:	mov	r0, r7
   20874:	bl	1b980 <ftello64@plt+0xa340>
   20878:	mov	r4, r0
   2087c:	ldr	r0, [sp, #32]
   20880:	bl	15568 <ftello64@plt+0x3f28>
   20884:	ldr	r0, [sp, #20]
   20888:	orr	r3, r5, r4
   2088c:	orrs	r3, r3, r0
   20890:	bne	20964 <ftello64@plt+0xf324>
   20894:	ldr	r4, [r8, #116]	; 0x74
   20898:	b	20540 <ftello64@plt+0xef00>
   2089c:	mov	r0, r3
   208a0:	mov	r3, r1
   208a4:	mov	r1, r0
   208a8:	add	lr, r3, #1
   208ac:	cmp	lr, r1
   208b0:	bcc	207c4 <ftello64@plt+0xf184>
   208b4:	b	20818 <ftello64@plt+0xf1d8>
   208b8:	mov	r2, #1
   208bc:	mov	r3, #1
   208c0:	mov	r0, #4
   208c4:	strd	r2, [sp, #24]
   208c8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   208cc:	cmp	r0, #0
   208d0:	str	r0, [sp, #32]
   208d4:	beq	20930 <ftello64@plt+0xf2f0>
   208d8:	add	r3, sp, #24
   208dc:	str	sl, [r0]
   208e0:	str	fp, [sp, #20]
   208e4:	b	20748 <ftello64@plt+0xf108>
   208e8:	mov	r2, #0
   208ec:	add	r3, sp, #24
   208f0:	str	r2, [sp, #24]
   208f4:	str	r2, [r3, #4]
   208f8:	str	r2, [r3, #8]
   208fc:	b	20718 <ftello64@plt+0xf0d8>
   20900:	mov	lr, r5
   20904:	mov	r5, ip
   20908:	mov	ip, lr
   2090c:	add	r9, ip, #1
   20910:	cmp	r9, r5
   20914:	blt	20498 <ftello64@plt+0xee58>
   20918:	b	20504 <ftello64@plt+0xeec4>
   2091c:	ldr	r0, [sp, #32]
   20920:	bl	15568 <ftello64@plt+0x3f28>
   20924:	ldr	r0, [sp, #20]
   20928:	cmp	r0, #0
   2092c:	bne	205ec <ftello64@plt+0xefac>
   20930:	mov	r0, #12
   20934:	b	205ec <ftello64@plt+0xefac>
   20938:	mov	r2, #0
   2093c:	mov	r3, #0
   20940:	mov	ip, #12
   20944:	add	r4, sp, #24
   20948:	mov	r1, r4
   2094c:	mov	r0, r9
   20950:	str	ip, [sp, #20]
   20954:	strd	r2, [sp, #24]
   20958:	ldr	r2, [sp, #12]
   2095c:	ldr	r3, [sp, #80]	; 0x50
   20960:	b	20864 <ftello64@plt+0xf224>
   20964:	cmp	r0, #0
   20968:	bne	205ec <ftello64@plt+0xefac>
   2096c:	cmp	r5, #0
   20970:	movne	r0, r5
   20974:	moveq	r0, r4
   20978:	b	205ec <ftello64@plt+0xefac>
   2097c:	mov	r0, #0
   20980:	mov	r1, #0
   20984:	mov	r2, #12
   20988:	add	r3, sp, #24
   2098c:	strd	r0, [sp, #24]
   20990:	b	20718 <ftello64@plt+0xf0d8>
   20994:	strd	r4, [sp, #-36]!	; 0xffffffdc
   20998:	mov	ip, #0
   2099c:	strd	r6, [sp, #8]
   209a0:	ldr	r6, [r2, #4]
   209a4:	strd	r8, [sp, #16]
   209a8:	strd	sl, [sp, #24]
   209ac:	str	lr, [sp, #32]
   209b0:	sub	sp, sp, #20
   209b4:	str	ip, [r0]
   209b8:	cmp	r6, ip
   209bc:	moveq	r4, r6
   209c0:	beq	20c38 <ftello64@plt+0xf5f8>
   209c4:	add	r7, r3, r6
   209c8:	ble	209e4 <ftello64@plt+0xf3a4>
   209cc:	ldr	ip, [r2, #8]
   209d0:	add	r4, ip, r6, lsl #2
   209d4:	ldr	lr, [ip], #4
   209d8:	cmp	r4, ip
   209dc:	add	r7, r7, lr
   209e0:	bne	209d4 <ftello64@plt+0xf394>
   209e4:	ldr	lr, [r1, #32]
   209e8:	ldr	ip, [r1, #68]	; 0x44
   209ec:	and	ip, ip, r7
   209f0:	add	ip, ip, ip, lsl #1
   209f4:	lsl	ip, ip, #2
   209f8:	ldr	r8, [lr, ip]
   209fc:	add	ip, lr, ip
   20a00:	cmp	r8, #0
   20a04:	ble	20a68 <ftello64@plt+0xf428>
   20a08:	ldr	lr, [ip, #8]
   20a0c:	mov	ip, #0
   20a10:	sub	lr, lr, #4
   20a14:	b	20a24 <ftello64@plt+0xf3e4>
   20a18:	add	ip, ip, #1
   20a1c:	cmp	ip, r8
   20a20:	beq	20a68 <ftello64@plt+0xf428>
   20a24:	ldr	r4, [lr, #4]!
   20a28:	ldr	r5, [r4]
   20a2c:	cmp	r5, r7
   20a30:	bne	20a18 <ftello64@plt+0xf3d8>
   20a34:	ldrb	r5, [r4, #52]	; 0x34
   20a38:	and	r5, r5, #15
   20a3c:	cmp	r5, r3
   20a40:	bne	20a18 <ftello64@plt+0xf3d8>
   20a44:	ldr	fp, [r4, #40]	; 0x28
   20a48:	cmp	fp, #0
   20a4c:	beq	20a18 <ftello64@plt+0xf3d8>
   20a50:	ldr	r5, [fp, #4]
   20a54:	cmp	r6, r5
   20a58:	beq	20c70 <ftello64@plt+0xf630>
   20a5c:	add	ip, ip, #1
   20a60:	cmp	ip, r8
   20a64:	bne	20a24 <ftello64@plt+0xf3e4>
   20a68:	mov	r9, r1
   20a6c:	mov	r1, #1
   20a70:	str	r0, [sp, #8]
   20a74:	mov	r0, #56	; 0x38
   20a78:	mov	sl, r3
   20a7c:	mov	r6, r2
   20a80:	bl	2eaa0 <ftello64@plt+0x1d460>
   20a84:	subs	r4, r0, #0
   20a88:	beq	20d88 <ftello64@plt+0xf748>
   20a8c:	ldr	r3, [r6, #4]
   20a90:	add	fp, r4, #4
   20a94:	cmp	r3, #0
   20a98:	str	r3, [r4, #8]
   20a9c:	ble	20c7c <ftello64@plt+0xf63c>
   20aa0:	lsl	r0, r3, #2
   20aa4:	str	r3, [r4, #4]
   20aa8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20aac:	cmp	r0, #0
   20ab0:	mov	r3, r0
   20ab4:	str	r0, [r4, #12]
   20ab8:	beq	20d9c <ftello64@plt+0xf75c>
   20abc:	ldr	r8, [r6, #4]
   20ac0:	ldr	r1, [r6, #8]
   20ac4:	lsl	r2, r8, #2
   20ac8:	bl	1131c <memcpy@plt>
   20acc:	ldrb	r3, [r4, #52]	; 0x34
   20ad0:	cmp	r8, #0
   20ad4:	str	fp, [r4, #40]	; 0x28
   20ad8:	bfi	r3, sl, #0, #4
   20adc:	strb	r3, [r4, #52]	; 0x34
   20ae0:	ble	20c20 <ftello64@plt+0xf5e0>
   20ae4:	and	r2, sl, #2
   20ae8:	mov	r1, #0
   20aec:	and	r3, sl, #1
   20af0:	mov	lr, r8
   20af4:	mov	r5, r1
   20af8:	mov	r8, r3
   20afc:	str	r2, [sp]
   20b00:	and	r2, sl, #4
   20b04:	str	r2, [sp, #4]
   20b08:	ldr	r3, [r6, #8]
   20b0c:	ldr	r2, [r9]
   20b10:	ldr	r3, [r3, r5, lsl #2]
   20b14:	add	r2, r2, r3, lsl #3
   20b18:	ldr	sl, [r2, #4]
   20b1c:	ldrb	r3, [r2, #4]
   20b20:	ubfx	sl, sl, #8, #10
   20b24:	cmp	r3, #1
   20b28:	cmpeq	sl, #0
   20b2c:	beq	20c14 <ftello64@plt+0xf5d4>
   20b30:	ldrb	ip, [r2, #6]
   20b34:	cmp	r3, #2
   20b38:	ldrb	r2, [r4, #52]	; 0x34
   20b3c:	ubfx	ip, ip, #4, #1
   20b40:	ubfx	r0, r2, #5, #1
   20b44:	orr	r0, r0, ip
   20b48:	bfi	r2, r0, #5, #1
   20b4c:	uxtbeq	r3, r2
   20b50:	orreq	r3, r3, #16
   20b54:	strb	r2, [r4, #52]	; 0x34
   20b58:	strbeq	r3, [r4, #52]	; 0x34
   20b5c:	beq	20b74 <ftello64@plt+0xf534>
   20b60:	cmp	r3, #4
   20b64:	bne	20b74 <ftello64@plt+0xf534>
   20b68:	ldrb	r3, [r4, #52]	; 0x34
   20b6c:	orr	r3, r3, #64	; 0x40
   20b70:	strb	r3, [r4, #52]	; 0x34
   20b74:	cmp	sl, #0
   20b78:	beq	20c14 <ftello64@plt+0xf5d4>
   20b7c:	ldr	r3, [r4, #40]	; 0x28
   20b80:	cmp	fp, r3
   20b84:	beq	20cb4 <ftello64@plt+0xf674>
   20b88:	tst	sl, #1
   20b8c:	beq	20ca0 <ftello64@plt+0xf660>
   20b90:	cmp	r8, #0
   20b94:	beq	20bc8 <ftello64@plt+0xf588>
   20b98:	tst	sl, #2
   20b9c:	bne	20bc8 <ftello64@plt+0xf588>
   20ba0:	tst	sl, #16
   20ba4:	beq	20bb4 <ftello64@plt+0xf574>
   20ba8:	ldr	r3, [sp]
   20bac:	cmp	r3, #0
   20bb0:	beq	20bc8 <ftello64@plt+0xf588>
   20bb4:	tst	sl, #64	; 0x40
   20bb8:	beq	20c10 <ftello64@plt+0xf5d0>
   20bbc:	ldr	r3, [sp, #4]
   20bc0:	cmp	r3, #0
   20bc4:	bne	20c10 <ftello64@plt+0xf5d0>
   20bc8:	subs	r3, r5, r1
   20bcc:	bmi	20c0c <ftello64@plt+0xf5cc>
   20bd0:	ldr	r2, [r4, #8]
   20bd4:	cmp	r3, r2
   20bd8:	bge	20c0c <ftello64@plt+0xf5cc>
   20bdc:	sub	r2, r2, #1
   20be0:	cmp	r3, r2
   20be4:	str	r2, [r4, #8]
   20be8:	bge	20c0c <ftello64@plt+0xf5cc>
   20bec:	ldr	r2, [r4, #12]
   20bf0:	add	r2, r2, r3, lsl #2
   20bf4:	ldr	r0, [r2, #4]
   20bf8:	add	r3, r3, #1
   20bfc:	str	r0, [r2], #4
   20c00:	ldr	r0, [r4, #8]
   20c04:	cmp	r3, r0
   20c08:	blt	20bf4 <ftello64@plt+0xf5b4>
   20c0c:	add	r1, r1, #1
   20c10:	ldr	lr, [r6, #4]
   20c14:	add	r5, r5, #1
   20c18:	cmp	r5, lr
   20c1c:	blt	20b08 <ftello64@plt+0xf4c8>
   20c20:	mov	r2, r7
   20c24:	mov	r0, r9
   20c28:	mov	r1, r4
   20c2c:	bl	1a928 <ftello64@plt+0x92e8>
   20c30:	cmp	r0, #0
   20c34:	bne	20d3c <ftello64@plt+0xf6fc>
   20c38:	mov	r0, r4
   20c3c:	add	sp, sp, #20
   20c40:	ldrd	r4, [sp]
   20c44:	ldrd	r6, [sp, #8]
   20c48:	ldrd	r8, [sp, #16]
   20c4c:	ldrd	sl, [sp, #24]
   20c50:	add	sp, sp, #32
   20c54:	pop	{pc}		; (ldr pc, [sp], #4)
   20c58:	ldr	r9, [r2, #8]
   20c5c:	ldr	sl, [fp, #8]
   20c60:	ldr	r9, [r9, r5, lsl #2]
   20c64:	ldr	sl, [sl, r5, lsl #2]
   20c68:	cmp	sl, r9
   20c6c:	bne	20a18 <ftello64@plt+0xf3d8>
   20c70:	subs	r5, r5, #1
   20c74:	bpl	20c58 <ftello64@plt+0xf618>
   20c78:	b	20c38 <ftello64@plt+0xf5f8>
   20c7c:	mov	r3, #0
   20c80:	str	r3, [r4, #4]
   20c84:	str	r3, [fp, #4]
   20c88:	str	r3, [fp, #8]
   20c8c:	ldrb	r3, [r4, #52]	; 0x34
   20c90:	str	fp, [r4, #40]	; 0x28
   20c94:	bfi	r3, sl, #0, #4
   20c98:	strb	r3, [r4, #52]	; 0x34
   20c9c:	b	20c20 <ftello64@plt+0xf5e0>
   20ca0:	tst	sl, #2
   20ca4:	beq	20ba0 <ftello64@plt+0xf560>
   20ca8:	cmp	r8, #0
   20cac:	beq	20ba0 <ftello64@plt+0xf560>
   20cb0:	b	20bc8 <ftello64@plt+0xf588>
   20cb4:	mov	r0, #12
   20cb8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20cbc:	subs	r3, r0, #0
   20cc0:	beq	20d3c <ftello64@plt+0xf6fc>
   20cc4:	ldr	r2, [r6, #4]
   20cc8:	str	r3, [r4, #40]	; 0x28
   20ccc:	cmp	r2, #0
   20cd0:	str	r2, [r3, #4]
   20cd4:	ble	20d1c <ftello64@plt+0xf6dc>
   20cd8:	lsl	r0, r2, #2
   20cdc:	str	r2, [r3]
   20ce0:	str	r3, [sp, #12]
   20ce4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20ce8:	ldr	r3, [sp, #12]
   20cec:	cmp	r0, #0
   20cf0:	str	r0, [r3, #8]
   20cf4:	beq	20d30 <ftello64@plt+0xf6f0>
   20cf8:	ldr	r2, [r6, #4]
   20cfc:	ldr	r1, [r6, #8]
   20d00:	lsl	r2, r2, #2
   20d04:	bl	1131c <memcpy@plt>
   20d08:	ldrb	r3, [r4, #52]	; 0x34
   20d0c:	mov	r1, #0
   20d10:	orr	r3, r3, #128	; 0x80
   20d14:	strb	r3, [r4, #52]	; 0x34
   20d18:	b	20b88 <ftello64@plt+0xf548>
   20d1c:	mov	r2, #0
   20d20:	str	r2, [r3]
   20d24:	str	r2, [r3, #4]
   20d28:	str	r2, [r3, #8]
   20d2c:	b	20d08 <ftello64@plt+0xf6c8>
   20d30:	mov	r8, r3
   20d34:	str	r0, [r8]
   20d38:	str	r0, [r8, #4]
   20d3c:	ldr	r0, [r4, #24]
   20d40:	bl	15568 <ftello64@plt+0x3f28>
   20d44:	ldr	r0, [r4, #36]	; 0x24
   20d48:	bl	15568 <ftello64@plt+0x3f28>
   20d4c:	ldr	r3, [r4, #40]	; 0x28
   20d50:	cmp	fp, r3
   20d54:	beq	20d68 <ftello64@plt+0xf728>
   20d58:	ldr	r0, [r3, #8]
   20d5c:	bl	15568 <ftello64@plt+0x3f28>
   20d60:	ldr	r0, [r4, #40]	; 0x28
   20d64:	bl	15568 <ftello64@plt+0x3f28>
   20d68:	ldr	r0, [r4, #12]
   20d6c:	bl	15568 <ftello64@plt+0x3f28>
   20d70:	ldr	r0, [r4, #48]	; 0x30
   20d74:	bl	15568 <ftello64@plt+0x3f28>
   20d78:	ldr	r0, [r4, #44]	; 0x2c
   20d7c:	bl	15568 <ftello64@plt+0x3f28>
   20d80:	mov	r0, r4
   20d84:	bl	15568 <ftello64@plt+0x3f28>
   20d88:	ldr	r2, [sp, #8]
   20d8c:	mov	r3, #12
   20d90:	mov	r4, #0
   20d94:	str	r3, [r2]
   20d98:	b	20c38 <ftello64@plt+0xf5f8>
   20d9c:	mov	r0, r4
   20da0:	str	r3, [r4, #4]
   20da4:	str	r3, [r4, #8]
   20da8:	bl	15568 <ftello64@plt+0x3f28>
   20dac:	b	20d88 <ftello64@plt+0xf748>
   20db0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   20db4:	mov	ip, r1
   20db8:	strd	r6, [sp, #8]
   20dbc:	strd	r8, [sp, #16]
   20dc0:	ldr	r8, [r1, #8]
   20dc4:	strd	sl, [sp, #24]
   20dc8:	str	lr, [sp, #32]
   20dcc:	sub	sp, sp, #14528	; 0x38c0
   20dd0:	sub	sp, sp, #60	; 0x3c
   20dd4:	add	r9, sp, #2288	; 0x8f0
   20dd8:	add	r9, r9, #8
   20ddc:	str	r1, [sp, #100]	; 0x64
   20de0:	mov	r1, #0
   20de4:	cmp	r8, r1
   20de8:	str	r1, [r9]
   20dec:	str	r1, [r9, #4]
   20df0:	str	r1, [r9, #8]
   20df4:	str	r1, [r9, #12]
   20df8:	str	r1, [r9, #16]
   20dfc:	str	r1, [r9, #20]
   20e00:	str	r1, [r9, #24]
   20e04:	str	r1, [r9, #28]
   20e08:	str	r1, [ip, #44]	; 0x2c
   20e0c:	str	r1, [ip, #48]	; 0x30
   20e10:	ble	21d88 <ftello64@plt+0x10748>
   20e14:	mov	r3, r1
   20e18:	mov	r2, r1
   20e1c:	str	r1, [sp, #48]	; 0x30
   20e20:	mov	fp, r0
   20e24:	mov	r6, r8
   20e28:	str	r1, [sp, #104]	; 0x68
   20e2c:	str	r0, [sp, #116]	; 0x74
   20e30:	strd	r2, [sp, #128]	; 0x80
   20e34:	sub	r3, r9, #2080	; 0x820
   20e38:	str	r3, [sp, #124]	; 0x7c
   20e3c:	ldr	r3, [sp, #100]	; 0x64
   20e40:	ldr	r1, [sp, #104]	; 0x68
   20e44:	ldr	r3, [r3, #12]
   20e48:	lsl	r2, r1, #2
   20e4c:	str	r2, [sp, #112]	; 0x70
   20e50:	ldr	r2, [sp, #116]	; 0x74
   20e54:	ldr	r1, [r3, r1, lsl #2]
   20e58:	ldr	r2, [r2]
   20e5c:	add	r3, r2, r1, lsl #3
   20e60:	ldrb	r0, [r3, #4]
   20e64:	str	r3, [sp, #96]	; 0x60
   20e68:	cmp	r0, #1
   20e6c:	ldr	r3, [r3, #4]
   20e70:	str	r0, [sp, #52]	; 0x34
   20e74:	ubfx	r3, r3, #8, #10
   20e78:	beq	21184 <ftello64@plt+0xfb44>
   20e7c:	cmp	r0, #3
   20e80:	beq	21b34 <ftello64@plt+0x104f4>
   20e84:	cmp	r0, #5
   20e88:	beq	2185c <ftello64@plt+0x1021c>
   20e8c:	cmp	r0, #7
   20e90:	beq	21a70 <ftello64@plt+0x10430>
   20e94:	ldr	r3, [sp, #104]	; 0x68
   20e98:	add	r3, r3, #1
   20e9c:	cmp	r3, r6
   20ea0:	str	r3, [sp, #104]	; 0x68
   20ea4:	blt	20e3c <ftello64@plt+0xf7fc>
   20ea8:	ldr	r3, [sp, #48]	; 0x30
   20eac:	ldr	fp, [sp, #116]	; 0x74
   20eb0:	cmp	r3, #0
   20eb4:	ble	21d84 <ftello64@plt+0x10744>
   20eb8:	add	r3, r3, #1
   20ebc:	mov	r5, #0
   20ec0:	lsl	r0, r3, #2
   20ec4:	str	r3, [r9, #-2156]	; 0xfffff794
   20ec8:	str	r5, [r9, #-2152]	; 0xfffff798
   20ecc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   20ed0:	cmp	r0, r5
   20ed4:	str	r0, [r9, #-2148]	; 0xfffff79c
   20ed8:	beq	21d34 <ftello64@plt+0x106f4>
   20edc:	mov	r3, #0
   20ee0:	mov	r2, #0
   20ee4:	str	r5, [r9, #-2160]	; 0xfffff790
   20ee8:	add	r1, sp, #3312	; 0xcf0
   20eec:	mov	sl, r5
   20ef0:	str	r5, [sp]
   20ef4:	add	r1, r1, #8
   20ef8:	mov	r8, r5
   20efc:	str	r5, [sp, #8]
   20f00:	strd	r2, [sp, #152]	; 0x98
   20f04:	mov	r4, r1
   20f08:	strd	r2, [sp, #160]	; 0xa0
   20f0c:	strd	r2, [sp, #168]	; 0xa8
   20f10:	strd	r2, [sp, #176]	; 0xb0
   20f14:	add	r3, sp, #136	; 0x88
   20f18:	str	r5, [sp, #12]
   20f1c:	str	r5, [sp, #16]
   20f20:	str	r3, [sp, #40]	; 0x28
   20f24:	add	r3, sp, #6336	; 0x18c0
   20f28:	add	r3, r3, #56	; 0x38
   20f2c:	str	r5, [sp, #24]
   20f30:	mov	r6, r3
   20f34:	str	r5, [sp, #32]
   20f38:	str	r5, [sp, #52]	; 0x34
   20f3c:	str	r3, [sp, #56]	; 0x38
   20f40:	str	r1, [sp, #60]	; 0x3c
   20f44:	str	r1, [sp, #108]	; 0x6c
   20f48:	ldr	ip, [r4, #4]
   20f4c:	mov	r3, #0
   20f50:	str	r3, [r9, #-2152]	; 0xfffff798
   20f54:	cmp	ip, r3
   20f58:	movgt	r7, #0
   20f5c:	ble	20fa8 <ftello64@plt+0xf968>
   20f60:	ldr	r2, [r4, #8]
   20f64:	add	r0, sp, #140	; 0x8c
   20f68:	ldr	r3, [fp, #12]
   20f6c:	ldr	r2, [r2, r7, lsl #2]
   20f70:	add	r7, r7, #1
   20f74:	ldr	r3, [r3, r2, lsl #2]
   20f78:	cmn	r3, #1
   20f7c:	add	r2, r3, r3, lsl #1
   20f80:	beq	20fa0 <ftello64@plt+0xf960>
   20f84:	ldr	r1, [fp, #24]
   20f88:	add	r1, r1, r2, lsl #2
   20f8c:	bl	1b980 <ftello64@plt+0xa340>
   20f90:	cmp	r0, #0
   20f94:	str	r0, [r9, #-2160]	; 0xfffff790
   20f98:	bne	21c50 <ftello64@plt+0x10610>
   20f9c:	ldr	ip, [r4, #4]
   20fa0:	cmp	r7, ip
   20fa4:	blt	20f60 <ftello64@plt+0xf920>
   20fa8:	mov	r3, #0
   20fac:	add	r2, sp, #140	; 0x8c
   20fb0:	ldr	r0, [sp, #40]	; 0x28
   20fb4:	mov	r1, fp
   20fb8:	bl	20994 <ftello64@plt+0xf354>
   20fbc:	add	r3, sp, #248	; 0xf8
   20fc0:	cmp	r0, #0
   20fc4:	mov	r7, r0
   20fc8:	str	r0, [r3, r8, lsl #2]
   20fcc:	beq	21d24 <ftello64@plt+0x106e4>
   20fd0:	ldrsb	r3, [r7, #52]	; 0x34
   20fd4:	cmp	r3, #0
   20fd8:	blt	21c80 <ftello64@plt+0x10640>
   20fdc:	add	r3, sp, #1264	; 0x4f0
   20fe0:	str	r7, [r9, r8, lsl #2]
   20fe4:	add	r3, r3, #8
   20fe8:	str	r7, [r3, r8, lsl #2]
   20fec:	add	r8, r8, #1
   20ff0:	ldr	r0, [sp]
   20ff4:	add	r4, r4, #12
   20ff8:	add	r6, r6, #32
   20ffc:	ldr	r3, [sp, #48]	; 0x30
   21000:	ldr	r2, [r6, #-32]	; 0xffffffe0
   21004:	ldr	r1, [r6, #-24]	; 0xffffffe8
   21008:	cmp	r8, r3
   2100c:	ldr	r3, [r6, #-28]	; 0xffffffe4
   21010:	orr	sl, sl, r2
   21014:	ldr	r2, [r6, #-20]	; 0xffffffec
   21018:	str	sl, [r9, #-2144]	; 0xfffff7a0
   2101c:	ldr	ip, [sp, #8]
   21020:	orr	r0, r0, r3
   21024:	ldr	r3, [r6, #-16]
   21028:	str	r0, [r9, #-2140]	; 0xfffff7a4
   2102c:	str	r0, [sp]
   21030:	ldr	r0, [sp, #12]
   21034:	orr	ip, ip, r1
   21038:	str	ip, [r9, #-2136]	; 0xfffff7a8
   2103c:	str	ip, [sp, #8]
   21040:	ldr	r1, [r6, #-12]
   21044:	orr	r0, r0, r2
   21048:	ldr	ip, [sp, #16]
   2104c:	str	r0, [r9, #-2132]	; 0xfffff7ac
   21050:	str	r0, [sp, #12]
   21054:	ldr	r0, [sp, #24]
   21058:	orr	ip, ip, r3
   2105c:	ldrd	r2, [r6, #-8]
   21060:	str	ip, [r9, #-2128]	; 0xfffff7b0
   21064:	orr	r1, r0, r1
   21068:	ldr	r0, [sp, #32]
   2106c:	str	ip, [sp, #16]
   21070:	orr	r5, r5, r3
   21074:	str	r1, [r9, #-2124]	; 0xfffff7b4
   21078:	str	r1, [sp, #24]
   2107c:	str	r5, [r9, #-2116]	; 0xfffff7bc
   21080:	orr	r2, r0, r2
   21084:	str	r2, [r9, #-2120]	; 0xfffff7b8
   21088:	str	r2, [sp, #32]
   2108c:	bne	20f48 <ftello64@plt+0xf908>
   21090:	ldr	r3, [sp, #52]	; 0x34
   21094:	cmp	r3, #0
   21098:	bne	21dcc <ftello64@plt+0x1078c>
   2109c:	mov	r1, #256	; 0x100
   210a0:	mov	r0, #4
   210a4:	bl	2eaa0 <ftello64@plt+0x1d460>
   210a8:	ldr	r3, [sp, #100]	; 0x64
   210ac:	cmp	r0, #0
   210b0:	mov	r7, r0
   210b4:	str	r0, [r3, #44]	; 0x2c
   210b8:	beq	21c50 <ftello64@plt+0x10610>
   210bc:	ldr	lr, [sp, #56]	; 0x38
   210c0:	add	ip, sp, #148	; 0x94
   210c4:	add	r5, fp, #96	; 0x60
   210c8:	mov	r4, r0
   210cc:	add	r6, r0, #1024	; 0x400
   210d0:	ldr	r3, [ip, #4]!
   210d4:	cmp	r3, #0
   210d8:	movne	r0, r4
   210dc:	movne	r1, #1
   210e0:	beq	210fc <ftello64@plt+0xfabc>
   210e4:	tst	r3, #1
   210e8:	bne	21d4c <ftello64@plt+0x1070c>
   210ec:	lsrs	r3, r3, #1
   210f0:	add	r0, r0, #4
   210f4:	lsl	r1, r1, #1
   210f8:	bne	210e4 <ftello64@plt+0xfaa4>
   210fc:	add	r4, r4, #128	; 0x80
   21100:	add	r5, r5, #4
   21104:	cmp	r6, r4
   21108:	add	lr, lr, #4
   2110c:	bne	210d0 <ftello64@plt+0xfa90>
   21110:	ubfx	r3, sl, #10, #1
   21114:	cmp	r3, #0
   21118:	beq	2114c <ftello64@plt+0xfb0c>
   2111c:	ldr	ip, [sp, #48]	; 0x30
   21120:	add	r2, sp, #6336	; 0x18c0
   21124:	add	r1, r3, #1
   21128:	add	r2, r2, #56	; 0x38
   2112c:	sub	r0, r3, #1
   21130:	add	r2, r2, r3, lsl #5
   21134:	ldr	r2, [r2, #-32]	; 0xffffffe0
   21138:	tst	r2, #1024	; 0x400
   2113c:	bne	21db4 <ftello64@plt+0x10774>
   21140:	cmp	ip, r3
   21144:	mov	r3, r1
   21148:	bne	21120 <ftello64@plt+0xfae0>
   2114c:	ldr	r0, [r9, #-2148]	; 0xfffff79c
   21150:	bl	15568 <ftello64@plt+0x3f28>
   21154:	ldr	r3, [sp, #48]	; 0x30
   21158:	ldr	r5, [sp, #60]	; 0x3c
   2115c:	add	r1, r3, r3, lsl #1
   21160:	ldr	r3, [sp, #108]	; 0x6c
   21164:	add	r4, r3, r1, lsl #2
   21168:	add	r5, r5, #12
   2116c:	ldr	r0, [r5, #-4]
   21170:	bl	15568 <ftello64@plt+0x3f28>
   21174:	cmp	r4, r5
   21178:	bne	21168 <ftello64@plt+0xfb28>
   2117c:	mov	r0, #1
   21180:	b	219a4 <ftello64@plt+0x10364>
   21184:	ldrb	r2, [r2, r1, lsl #3]
   21188:	mov	ip, r0
   2118c:	asr	r1, r2, #5
   21190:	and	r2, r2, #31
   21194:	ldr	r0, [r9, r1, lsl #2]
   21198:	orr	r2, r0, ip, lsl r2
   2119c:	str	r2, [r9, r1, lsl #2]
   211a0:	cmp	r3, #0
   211a4:	beq	21464 <ftello64@plt+0xfe24>
   211a8:	tst	r3, #32
   211ac:	bne	2190c <ftello64@plt+0x102cc>
   211b0:	tst	r3, #128	; 0x80
   211b4:	bne	2194c <ftello64@plt+0x1030c>
   211b8:	tst	r3, #4
   211bc:	beq	21324 <ftello64@plt+0xfce4>
   211c0:	ldr	r2, [sp, #52]	; 0x34
   211c4:	cmp	r2, #1
   211c8:	beq	21c30 <ftello64@plt+0x105f0>
   211cc:	ldr	r1, [sp, #116]	; 0x74
   211d0:	ldrd	r4, [r9]
   211d4:	ldr	lr, [r9, #16]
   211d8:	ldr	r2, [r1, #92]	; 0x5c
   211dc:	ldr	r0, [r9, #24]
   211e0:	ldr	ip, [r9, #28]
   211e4:	cmp	r2, #1
   211e8:	ldr	r2, [r9, #8]
   211ec:	str	lr, [sp, #56]	; 0x38
   211f0:	ldr	sl, [r9, #12]
   211f4:	str	r2, [sp]
   211f8:	ldr	r2, [r9, #20]
   211fc:	str	r0, [sp, #16]
   21200:	str	ip, [sp, #32]
   21204:	str	r2, [sp, #12]
   21208:	mov	r2, r1
   2120c:	ldr	r1, [r1, #96]	; 0x60
   21210:	ldr	r7, [r2, #120]	; 0x78
   21214:	ldr	r8, [r2, #108]	; 0x6c
   21218:	ldr	ip, [r2, #100]	; 0x64
   2121c:	ldr	r0, [r2, #104]	; 0x68
   21220:	str	r7, [sp, #24]
   21224:	str	r8, [sp, #8]
   21228:	ldr	r7, [r2, #124]	; 0x7c
   2122c:	ldr	r8, [r2, #112]	; 0x70
   21230:	ldr	fp, [r2, #116]	; 0x74
   21234:	str	r7, [sp, #40]	; 0x28
   21238:	ble	21abc <ftello64@plt+0x1047c>
   2123c:	ldr	r2, [sp, #116]	; 0x74
   21240:	ldr	lr, [r2, #60]	; 0x3c
   21244:	ldr	r2, [lr]
   21248:	mvn	r2, r2
   2124c:	orr	r2, r2, r1
   21250:	ldr	r1, [lr, #4]
   21254:	and	r2, r2, r4
   21258:	str	r2, [r9]
   2125c:	mvn	r1, r1
   21260:	orr	r1, r1, ip
   21264:	ldr	ip, [lr, #8]
   21268:	and	r1, r1, r5
   2126c:	orr	r2, r2, r1
   21270:	mvn	r4, ip
   21274:	ldr	ip, [lr, #20]
   21278:	orr	r4, r4, r0
   2127c:	ldr	r0, [lr, #12]
   21280:	mvn	ip, ip
   21284:	orr	ip, ip, fp
   21288:	mvn	r5, r0
   2128c:	ldr	r0, [sp]
   21290:	and	r4, r4, r0
   21294:	ldr	r0, [lr, #24]
   21298:	orr	r2, r2, r4
   2129c:	stmib	r9, {r1, r4}
   212a0:	ldr	r1, [sp, #8]
   212a4:	ldr	r4, [sp, #56]	; 0x38
   212a8:	mvn	r0, r0
   212ac:	orr	r5, r5, r1
   212b0:	ldr	r1, [lr, #16]
   212b4:	and	r5, r5, sl
   212b8:	orr	r2, r2, r5
   212bc:	ldr	lr, [lr, #28]
   212c0:	str	r5, [r9, #12]
   212c4:	mvn	r1, r1
   212c8:	orr	r1, r1, r8
   212cc:	and	r1, r1, r4
   212d0:	ldr	r4, [sp, #12]
   212d4:	mvn	lr, lr
   212d8:	orr	r2, r2, r1
   212dc:	str	r1, [r9, #16]
   212e0:	ldr	r1, [sp, #24]
   212e4:	and	ip, ip, r4
   212e8:	orr	r2, r2, ip
   212ec:	str	ip, [r9, #20]
   212f0:	orr	r0, r0, r1
   212f4:	ldr	r1, [sp, #16]
   212f8:	and	r0, r0, r1
   212fc:	ldr	r1, [sp, #40]	; 0x28
   21300:	orr	ip, r2, r0
   21304:	ldr	r2, [sp, #32]
   21308:	str	r0, [r9, #24]
   2130c:	orr	lr, lr, r1
   21310:	and	lr, lr, r2
   21314:	orr	ip, ip, lr
   21318:	str	lr, [r9, #28]
   2131c:	cmp	ip, #0
   21320:	beq	20e94 <ftello64@plt+0xf854>
   21324:	tst	r3, #8
   21328:	beq	21464 <ftello64@plt+0xfe24>
   2132c:	ldr	r3, [sp, #52]	; 0x34
   21330:	cmp	r3, #1
   21334:	beq	21c1c <ftello64@plt+0x105dc>
   21338:	ldr	r2, [sp, #116]	; 0x74
   2133c:	ldr	r5, [r9]
   21340:	ldr	r1, [r9, #24]
   21344:	add	r7, r2, #112	; 0x70
   21348:	ldr	r3, [r2, #92]	; 0x5c
   2134c:	ldm	r7, {r7, sl, lr}
   21350:	str	r1, [sp, #12]
   21354:	cmp	r3, #1
   21358:	ldr	ip, [r9, #28]
   2135c:	ldr	r3, [r9, #8]
   21360:	ldr	r0, [r2, #100]	; 0x64
   21364:	str	lr, [sp, #32]
   21368:	ldr	r1, [r2, #104]	; 0x68
   2136c:	str	r3, [sp]
   21370:	str	ip, [sp, #16]
   21374:	ldr	r3, [r9, #20]
   21378:	ldr	ip, [r2, #96]	; 0x60
   2137c:	ldr	r4, [r9, #4]
   21380:	str	r3, [sp, #8]
   21384:	ldr	r3, [r2, #108]	; 0x6c
   21388:	ldr	r2, [r2, #124]	; 0x7c
   2138c:	ldr	r8, [r9, #12]
   21390:	ldr	fp, [r9, #16]
   21394:	str	r2, [sp, #24]
   21398:	ble	21bb0 <ftello64@plt+0x10570>
   2139c:	ldr	r2, [sp, #116]	; 0x74
   213a0:	ldr	r2, [r2, #60]	; 0x3c
   213a4:	ldr	lr, [r2]
   213a8:	and	ip, ip, lr
   213ac:	ldr	lr, [r2, #4]
   213b0:	bic	ip, r5, ip
   213b4:	str	ip, [r9]
   213b8:	and	r0, r0, lr
   213bc:	ldr	lr, [r2, #16]
   213c0:	bic	r4, r4, r0
   213c4:	ldr	r0, [r2, #8]
   213c8:	orr	r5, ip, r4
   213cc:	str	r4, [r9, #4]
   213d0:	ldr	ip, [sp]
   213d4:	and	r7, r7, lr
   213d8:	bic	r7, fp, r7
   213dc:	and	r1, r1, r0
   213e0:	ldr	r0, [r2, #20]
   213e4:	str	r7, [r9, #16]
   213e8:	bic	r1, ip, r1
   213ec:	ldr	ip, [r2, #12]
   213f0:	orr	r5, r5, r1
   213f4:	str	r1, [r9, #8]
   213f8:	and	r0, r0, sl
   213fc:	and	r3, r3, ip
   21400:	ldr	ip, [r2, #24]
   21404:	bic	r3, r8, r3
   21408:	orr	r5, r5, r3
   2140c:	ldr	r2, [r2, #28]
   21410:	str	r3, [r9, #12]
   21414:	orr	r5, r5, r7
   21418:	ldr	r3, [sp, #8]
   2141c:	bic	r0, r3, r0
   21420:	ldr	r3, [sp, #32]
   21424:	orr	r5, r5, r0
   21428:	str	r0, [r9, #20]
   2142c:	and	r3, r3, ip
   21430:	mov	ip, r3
   21434:	ldr	r3, [sp, #12]
   21438:	bic	ip, r3, ip
   2143c:	ldr	r3, [sp, #24]
   21440:	orr	r5, r5, ip
   21444:	str	ip, [r9, #24]
   21448:	and	r3, r3, r2
   2144c:	ldr	r2, [sp, #16]
   21450:	bic	r3, r2, r3
   21454:	orr	r2, r5, r3
   21458:	str	r3, [r9, #28]
   2145c:	cmp	r2, #0
   21460:	beq	20e94 <ftello64@plt+0xf854>
   21464:	ldr	r3, [sp, #48]	; 0x30
   21468:	cmp	r3, #0
   2146c:	movle	fp, #0
   21470:	ble	21828 <ftello64@plt+0x101e8>
   21474:	add	r3, sp, #3312	; 0xcf0
   21478:	mov	fp, #0
   2147c:	add	r3, r3, #8
   21480:	add	r4, sp, #6336	; 0x18c0
   21484:	add	r4, r4, #56	; 0x38
   21488:	str	fp, [sp]
   2148c:	mov	r6, r4
   21490:	str	r3, [sp, #8]
   21494:	str	r3, [sp, #108]	; 0x6c
   21498:	b	214f8 <ftello64@plt+0xfeb8>
   2149c:	ldr	r3, [sp, #96]	; 0x60
   214a0:	add	r0, sp, #14528	; 0x38c0
   214a4:	add	r0, r0, #56	; 0x38
   214a8:	ldrb	r2, [r3]
   214ac:	asr	r3, r2, #5
   214b0:	and	r2, r2, #31
   214b4:	add	r3, r0, r3, lsl #2
   214b8:	add	r3, r3, r1
   214bc:	sub	r3, r3, #8192	; 0x2000
   214c0:	ldr	r3, [r3]
   214c4:	lsr	r2, r3, r2
   214c8:	tst	r2, #1
   214cc:	bne	2150c <ftello64@plt+0xfecc>
   214d0:	ldr	r3, [sp]
   214d4:	add	r6, r6, #32
   214d8:	add	r2, r3, #1
   214dc:	ldr	r3, [sp, #48]	; 0x30
   214e0:	str	r2, [sp]
   214e4:	cmp	r2, r3
   214e8:	ldr	r3, [sp, #8]
   214ec:	add	r3, r3, #12
   214f0:	str	r3, [sp, #8]
   214f4:	bge	219c4 <ftello64@plt+0x10384>
   214f8:	ldr	r3, [sp, #52]	; 0x34
   214fc:	cmp	r3, #1
   21500:	ldr	r3, [sp]
   21504:	lsl	r1, r3, #5
   21508:	beq	2149c <ftello64@plt+0xfe5c>
   2150c:	ldr	fp, [r6]
   21510:	ldm	r9, {r2, r4, lr}
   21514:	ldr	sl, [r6, #4]
   21518:	and	r3, r2, fp
   2151c:	str	fp, [sp, #56]	; 0x38
   21520:	ldr	r8, [r6, #8]
   21524:	str	r3, [sp, #64]	; 0x40
   21528:	ldr	r7, [r6, #12]
   2152c:	and	r1, r4, sl
   21530:	orr	r3, r3, r1
   21534:	ldr	ip, [r9, #12]
   21538:	and	r0, lr, r8
   2153c:	str	r1, [sp, #68]	; 0x44
   21540:	mov	r5, r0
   21544:	ldr	r1, [r6, #16]
   21548:	orr	r3, r3, r5
   2154c:	ldr	r0, [r9, #16]
   21550:	and	fp, ip, r7
   21554:	orr	r3, r3, fp
   21558:	str	r5, [sp, #72]	; 0x48
   2155c:	ldr	r5, [r9, #20]
   21560:	str	fp, [sp, #76]	; 0x4c
   21564:	ldr	fp, [r9, #24]
   21568:	str	r5, [sp, #12]
   2156c:	ldr	r5, [r6, #20]
   21570:	str	r1, [sp, #60]	; 0x3c
   21574:	str	r5, [sp, #16]
   21578:	and	r5, r0, r1
   2157c:	orr	r3, r3, r5
   21580:	ldr	r1, [sp, #12]
   21584:	str	fp, [sp, #24]
   21588:	str	r5, [sp, #80]	; 0x50
   2158c:	ldr	r5, [sp, #16]
   21590:	ldr	fp, [r6, #24]
   21594:	and	r1, r1, r5
   21598:	ldr	r5, [r9, #28]
   2159c:	orr	r3, r3, r1
   215a0:	str	fp, [sp, #32]
   215a4:	ldr	fp, [sp, #24]
   215a8:	str	r5, [sp, #40]	; 0x28
   215ac:	str	r1, [sp, #84]	; 0x54
   215b0:	ldr	r1, [r6, #28]
   215b4:	ldr	r5, [sp, #32]
   215b8:	and	fp, fp, r5
   215bc:	ldr	r5, [sp, #40]	; 0x28
   215c0:	orr	r3, r3, fp
   215c4:	str	fp, [sp, #88]	; 0x58
   215c8:	and	r5, r5, r1
   215cc:	orrs	r3, r3, r5
   215d0:	str	r5, [sp, #92]	; 0x5c
   215d4:	beq	214d0 <ftello64@plt+0xfe90>
   215d8:	ldr	fp, [sp, #56]	; 0x38
   215dc:	bic	r5, sl, r4
   215e0:	bic	r4, r4, sl
   215e4:	str	r5, [sp, #120]	; 0x78
   215e8:	bic	r3, fp, r2
   215ec:	bic	r2, r2, fp
   215f0:	ldr	fp, [sp, #32]
   215f4:	mov	sl, r3
   215f8:	str	r3, [sp, #56]	; 0x38
   215fc:	orr	r3, sl, r5
   21600:	bic	sl, r8, lr
   21604:	bic	lr, lr, r8
   21608:	stm	r9, {r2, r4}
   2160c:	orr	r2, r2, r4
   21610:	orr	r2, r2, lr
   21614:	bic	r8, r7, ip
   21618:	ldr	r5, [sp, #16]
   2161c:	str	lr, [r9, #8]
   21620:	bic	ip, ip, r7
   21624:	orr	r3, r3, sl
   21628:	ldr	lr, [sp, #60]	; 0x3c
   2162c:	orr	r2, r2, ip
   21630:	orr	r3, r3, r8
   21634:	str	ip, [r9, #12]
   21638:	ldr	ip, [sp, #24]
   2163c:	bic	r7, lr, r0
   21640:	bic	r0, r0, lr
   21644:	ldr	lr, [sp, #12]
   21648:	orr	r2, r2, r0
   2164c:	orr	r3, r3, r7
   21650:	str	r0, [r9, #16]
   21654:	bic	r0, ip, fp
   21658:	bic	r4, r5, lr
   2165c:	bic	r5, lr, r5
   21660:	bic	lr, fp, ip
   21664:	ldr	fp, [sp, #40]	; 0x28
   21668:	orr	r3, r3, r4
   2166c:	orr	r2, r2, r5
   21670:	orr	r3, r3, lr
   21674:	str	r5, [r9, #20]
   21678:	orr	r2, r2, r0
   2167c:	bic	ip, r1, fp
   21680:	bic	r1, fp, r1
   21684:	orrs	r3, r3, ip
   21688:	orr	r5, r2, r1
   2168c:	strd	r0, [r9, #24]
   21690:	beq	217fc <ftello64@plt+0x101bc>
   21694:	ldr	r2, [sp, #48]	; 0x30
   21698:	str	sl, [r9, #-2072]	; 0xfffff7e8
   2169c:	ldr	r3, [sp, #64]	; 0x40
   216a0:	str	ip, [r9, #-2052]	; 0xfffff7fc
   216a4:	ldr	r1, [sp, #68]	; 0x44
   216a8:	ldr	r0, [sp, #72]	; 0x48
   216ac:	str	r3, [r9, #-2112]	; 0xfffff7c0
   216b0:	ldr	fp, [sp, #76]	; 0x4c
   216b4:	str	r1, [r9, #-2108]	; 0xfffff7c4
   216b8:	lsl	r1, r2, #1
   216bc:	ldr	ip, [sp, #124]	; 0x7c
   216c0:	str	r0, [r9, #-2104]	; 0xfffff7c8
   216c4:	add	r0, sp, #14528	; 0x38c0
   216c8:	add	r0, r0, #56	; 0x38
   216cc:	str	r1, [sp, #60]	; 0x3c
   216d0:	add	r3, r0, r2, lsl #5
   216d4:	add	r2, r1, r2
   216d8:	ldr	r1, [sp, #80]	; 0x50
   216dc:	str	fp, [r9, #-2100]	; 0xfffff7cc
   216e0:	ldr	fp, [sp, #88]	; 0x58
   216e4:	sub	r3, r3, #8192	; 0x2000
   216e8:	ldr	r0, [sp, #108]	; 0x6c
   216ec:	str	r1, [r9, #-2096]	; 0xfffff7d0
   216f0:	ldr	r1, [sp, #84]	; 0x54
   216f4:	str	r8, [r9, #-2068]	; 0xfffff7ec
   216f8:	add	r0, r0, r2, lsl #2
   216fc:	str	r1, [r9, #-2092]	; 0xfffff7d4
   21700:	ldr	r1, [sp, #92]	; 0x5c
   21704:	str	r7, [r9, #-2064]	; 0xfffff7f0
   21708:	str	r4, [r9, #-2060]	; 0xfffff7f4
   2170c:	str	lr, [r9, #-2056]	; 0xfffff7f8
   21710:	str	r0, [sp, #12]
   21714:	str	fp, [r9, #-2088]	; 0xfffff7d8
   21718:	str	r1, [r9, #-2084]	; 0xfffff7dc
   2171c:	ldr	r1, [sp, #56]	; 0x38
   21720:	str	r1, [r9, #-2080]	; 0xfffff7e0
   21724:	ldr	r1, [sp, #120]	; 0x78
   21728:	str	r1, [r9, #-2076]	; 0xfffff7e4
   2172c:	ldrd	r0, [ip]
   21730:	ldrd	sl, [sp, #184]	; 0xb8
   21734:	ldr	r4, [sp, #12]
   21738:	strd	r0, [r3]
   2173c:	ldrd	r0, [sp, #192]	; 0xc0
   21740:	strd	sl, [sp, #24]
   21744:	ldrd	sl, [ip, #8]
   21748:	strd	r0, [sp, #32]
   2174c:	ldrd	r0, [ip, #16]
   21750:	strd	r0, [sp, #16]
   21754:	mov	r0, sl
   21758:	mov	r1, fp
   2175c:	ldrd	sl, [sp, #200]	; 0xc8
   21760:	strd	r0, [r3, #8]
   21764:	ldrd	r0, [sp, #16]
   21768:	strd	sl, [sp, #40]	; 0x28
   2176c:	ldrd	sl, [ip, #24]
   21770:	strd	r0, [r3, #16]
   21774:	ldrd	r0, [sp, #208]	; 0xd0
   21778:	strd	r0, [sp, #16]
   2177c:	mov	r0, sl
   21780:	mov	r1, fp
   21784:	ldrd	sl, [sp, #24]
   21788:	strd	r0, [r3, #24]
   2178c:	ldr	r3, [sp, #8]
   21790:	ldrd	r0, [sp, #32]
   21794:	strd	sl, [r6]
   21798:	ldrd	sl, [sp, #40]	; 0x28
   2179c:	ldr	r3, [r3, #4]
   217a0:	strd	r0, [r6, #8]
   217a4:	ldrd	r0, [sp, #16]
   217a8:	strd	sl, [r6, #16]
   217ac:	cmp	r3, #0
   217b0:	str	r3, [r4, #4]
   217b4:	strd	r0, [r6, #24]
   217b8:	ble	21840 <ftello64@plt+0x10200>
   217bc:	ldr	r1, [sp, #108]	; 0x6c
   217c0:	lsl	r0, r3, #2
   217c4:	str	r3, [r1, r2, lsl #2]
   217c8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   217cc:	cmp	r0, #0
   217d0:	str	r0, [r4, #8]
   217d4:	ldr	r1, [sp, #60]	; 0x3c
   217d8:	beq	21cf4 <ftello64@plt+0x106b4>
   217dc:	ldr	r3, [sp, #8]
   217e0:	ldr	r2, [r3, #4]
   217e4:	ldr	r1, [r3, #8]
   217e8:	lsl	r2, r2, #2
   217ec:	bl	1131c <memcpy@plt>
   217f0:	ldr	r3, [sp, #48]	; 0x30
   217f4:	add	r3, r3, #1
   217f8:	str	r3, [sp, #48]	; 0x30
   217fc:	ldr	r0, [sp, #8]
   21800:	ldr	r3, [sp, #100]	; 0x64
   21804:	ldr	r2, [sp, #112]	; 0x70
   21808:	ldr	r3, [r3, #12]
   2180c:	ldr	r1, [r3, r2]
   21810:	bl	1b584 <ftello64@plt+0x9f44>
   21814:	cmp	r0, #0
   21818:	beq	2196c <ftello64@plt+0x1032c>
   2181c:	cmp	r5, #0
   21820:	bne	214d0 <ftello64@plt+0xfe90>
   21824:	ldr	fp, [sp]
   21828:	ldr	r3, [sp, #48]	; 0x30
   2182c:	cmp	r3, fp
   21830:	beq	219d4 <ftello64@plt+0x10394>
   21834:	ldr	r3, [sp, #100]	; 0x64
   21838:	ldr	r6, [r3, #8]
   2183c:	b	20e94 <ftello64@plt+0xf854>
   21840:	ldr	r1, [sp, #108]	; 0x6c
   21844:	mov	r3, #0
   21848:	str	r3, [r1, r2, lsl #2]
   2184c:	ldr	r2, [sp, #12]
   21850:	str	r3, [r2, #4]
   21854:	str	r3, [r2, #8]
   21858:	b	217f0 <ftello64@plt+0x101b0>
   2185c:	ldr	r1, [sp, #116]	; 0x74
   21860:	ldr	r2, [r1, #92]	; 0x5c
   21864:	cmp	r2, #1
   21868:	ble	21aa0 <ftello64@plt+0x10460>
   2186c:	ldr	r2, [r1, #60]	; 0x3c
   21870:	ldm	r9, {r1, ip}
   21874:	ldm	r2, {r0, lr}
   21878:	ldr	r4, [r2, #8]
   2187c:	orr	r1, r1, r0
   21880:	orr	ip, ip, lr
   21884:	ldr	r0, [r9, #8]
   21888:	stm	r9, {r1, ip}
   2188c:	ldr	lr, [r2, #12]
   21890:	ldr	r1, [r9, #12]
   21894:	orr	r0, r0, r4
   21898:	str	r0, [r9, #8]
   2189c:	ldr	r4, [r2, #16]
   218a0:	orr	r1, r1, lr
   218a4:	ldr	r0, [r9, #16]
   218a8:	ldr	ip, [r2, #20]
   218ac:	str	r1, [r9, #12]
   218b0:	ldr	lr, [r9, #20]
   218b4:	orr	r0, r0, r4
   218b8:	ldr	r1, [r2, #24]
   218bc:	str	r0, [r9, #16]
   218c0:	ldr	r0, [r9, #24]
   218c4:	orr	ip, lr, ip
   218c8:	ldr	r2, [r2, #28]
   218cc:	str	ip, [r9, #20]
   218d0:	ldr	ip, [r9, #28]
   218d4:	orr	r1, r0, r1
   218d8:	str	r1, [r9, #24]
   218dc:	orr	r2, ip, r2
   218e0:	str	r2, [r9, #28]
   218e4:	ldr	r2, [sp, #116]	; 0x74
   218e8:	ldr	r2, [r2, #128]	; 0x80
   218ec:	tst	r2, #64	; 0x40
   218f0:	beq	21a90 <ftello64@plt+0x10450>
   218f4:	tst	r2, #128	; 0x80
   218f8:	beq	211a0 <ftello64@plt+0xfb60>
   218fc:	ldr	r2, [r9]
   21900:	bic	r2, r2, #1
   21904:	str	r2, [r9]
   21908:	b	211a0 <ftello64@plt+0xfb60>
   2190c:	ldr	r2, [r9]
   21910:	ldr	r1, [sp, #128]	; 0x80
   21914:	ldr	r0, [sp, #132]	; 0x84
   21918:	tst	r2, #1024	; 0x400
   2191c:	str	r1, [r9]
   21920:	strd	r0, [r9, #4]
   21924:	str	r0, [r9, #12]
   21928:	str	r1, [r9, #16]
   2192c:	str	r0, [r9, #20]
   21930:	str	r1, [r9, #24]
   21934:	str	r0, [r9, #28]
   21938:	beq	20e94 <ftello64@plt+0xf854>
   2193c:	mov	r2, #1024	; 0x400
   21940:	tst	r3, #128	; 0x80
   21944:	str	r2, [r9]
   21948:	beq	211b8 <ftello64@plt+0xfb78>
   2194c:	ldr	r3, [sp, #128]	; 0x80
   21950:	ldr	r2, [sp, #132]	; 0x84
   21954:	str	r3, [r9]
   21958:	strd	r2, [r9, #4]
   2195c:	strd	r2, [r9, #12]
   21960:	strd	r2, [r9, #20]
   21964:	str	r2, [r9, #28]
   21968:	b	20e94 <ftello64@plt+0xf854>
   2196c:	ldr	r3, [sp, #48]	; 0x30
   21970:	lsl	r3, r3, #1
   21974:	mov	r2, r3
   21978:	mov	r3, r2
   2197c:	ldr	r2, [sp, #48]	; 0x30
   21980:	ldr	r4, [sp, #108]	; 0x6c
   21984:	add	r1, r3, r2
   21988:	add	r5, r4, r1, lsl #2
   2198c:	add	r4, r4, #12
   21990:	ldr	r0, [r4, #-4]
   21994:	bl	15568 <ftello64@plt+0x3f28>
   21998:	cmp	r5, r4
   2199c:	bne	2198c <ftello64@plt+0x1034c>
   219a0:	mov	r0, #0
   219a4:	add	sp, sp, #14528	; 0x38c0
   219a8:	add	sp, sp, #60	; 0x3c
   219ac:	ldrd	r4, [sp]
   219b0:	ldrd	r6, [sp, #8]
   219b4:	ldrd	r8, [sp, #16]
   219b8:	ldrd	sl, [sp, #24]
   219bc:	add	sp, sp, #32
   219c0:	pop	{pc}		; (ldr pc, [sp], #4)
   219c4:	ldr	r3, [sp, #48]	; 0x30
   219c8:	mov	fp, r2
   219cc:	cmp	r3, fp
   219d0:	bne	21834 <ftello64@plt+0x101f4>
   219d4:	ldr	r2, [sp, #100]	; 0x64
   219d8:	lsl	sl, r3, #1
   219dc:	add	ip, sp, #3312	; 0xcf0
   219e0:	add	ip, ip, #8
   219e4:	ldrd	r6, [r9]
   219e8:	add	r1, sl, r3
   219ec:	add	r5, ip, r1, lsl #2
   219f0:	str	ip, [sp, #108]	; 0x6c
   219f4:	ldr	lr, [sp, #112]	; 0x70
   219f8:	ldr	r0, [r2, #12]
   219fc:	add	r2, sp, #14528	; 0x38c0
   21a00:	add	r2, r2, #56	; 0x38
   21a04:	add	r3, r2, r3, lsl #5
   21a08:	mov	r2, #1
   21a0c:	sub	r3, r3, #8192	; 0x2000
   21a10:	ldr	r4, [r0, lr]
   21a14:	mov	r0, #4
   21a18:	strd	r6, [r3]
   21a1c:	ldrd	r6, [r9, #16]
   21a20:	str	r2, [ip, r1, lsl #2]
   21a24:	str	r2, [r5, #4]
   21a28:	strd	r6, [sp]
   21a2c:	ldrd	r6, [r9, #8]
   21a30:	strd	r6, [r3, #8]
   21a34:	ldrd	r6, [sp]
   21a38:	strd	r6, [r3, #16]
   21a3c:	ldrd	r6, [r9, #24]
   21a40:	strd	r6, [r3, #24]
   21a44:	bl	2eb14 <ftello64@plt+0x1d4d4>
   21a48:	cmp	r0, #0
   21a4c:	str	r0, [r5, #8]
   21a50:	beq	21d08 <ftello64@plt+0x106c8>
   21a54:	ldr	r3, [sp, #100]	; 0x64
   21a58:	str	r4, [r0]
   21a5c:	ldr	r6, [r3, #8]
   21a60:	ldr	r3, [sp, #48]	; 0x30
   21a64:	add	r3, r3, #1
   21a68:	str	r3, [sp, #48]	; 0x30
   21a6c:	b	2194c <ftello64@plt+0x1030c>
   21a70:	ldr	r2, [sp, #116]	; 0x74
   21a74:	mvn	r0, #0
   21a78:	mvn	r1, #0
   21a7c:	strd	r0, [r9]
   21a80:	strd	r0, [r9, #8]
   21a84:	ldr	r2, [r2, #128]	; 0x80
   21a88:	tst	r2, #64	; 0x40
   21a8c:	bne	218f4 <ftello64@plt+0x102b4>
   21a90:	ldr	r1, [r9]
   21a94:	bic	r1, r1, #1024	; 0x400
   21a98:	str	r1, [r9]
   21a9c:	b	218f4 <ftello64@plt+0x102b4>
   21aa0:	mvn	r0, #0
   21aa4:	mvn	r1, #0
   21aa8:	strd	r0, [r9]
   21aac:	strd	r0, [r9, #8]
   21ab0:	strd	r0, [r9, #16]
   21ab4:	strd	r0, [r9, #24]
   21ab8:	b	218e4 <ftello64@plt+0x102a4>
   21abc:	and	r2, r4, r1
   21ac0:	ldr	r4, [sp]
   21ac4:	and	r1, r5, ip
   21ac8:	orr	ip, r2, r1
   21acc:	and	lr, lr, r8
   21ad0:	ldr	r5, [sp, #8]
   21ad4:	mov	r8, lr
   21ad8:	str	r2, [r9]
   21adc:	ldr	r2, [sp, #12]
   21ae0:	and	r4, r4, r0
   21ae4:	ldr	r0, [sp, #16]
   21ae8:	orr	ip, ip, r4
   21aec:	and	r5, r5, sl
   21af0:	ldr	r7, [sp, #24]
   21af4:	orr	ip, ip, r5
   21af8:	and	r2, r2, fp
   21afc:	orr	ip, ip, lr
   21b00:	stmib	r9, {r1, r4, r5, r8}
   21b04:	mov	fp, r2
   21b08:	orr	ip, ip, r2
   21b0c:	ldr	r2, [sp, #32]
   21b10:	and	r0, r0, r7
   21b14:	str	fp, [r9, #20]
   21b18:	ldr	r7, [sp, #40]	; 0x28
   21b1c:	orr	ip, ip, r0
   21b20:	str	r0, [r9, #24]
   21b24:	and	r2, r2, r7
   21b28:	orr	ip, ip, r2
   21b2c:	str	r2, [r9, #28]
   21b30:	b	2131c <ftello64@plt+0xfcdc>
   21b34:	ldr	r2, [r2, r1, lsl #3]
   21b38:	ldm	r9, {r1, ip}
   21b3c:	ldm	r2, {r0, lr}
   21b40:	ldr	r4, [r2, #8]
   21b44:	orr	r1, r1, r0
   21b48:	orr	ip, ip, lr
   21b4c:	ldr	r0, [r9, #8]
   21b50:	stm	r9, {r1, ip}
   21b54:	ldr	lr, [r2, #12]
   21b58:	ldr	r1, [r9, #12]
   21b5c:	orr	r0, r0, r4
   21b60:	str	r0, [r9, #8]
   21b64:	ldr	r4, [r2, #16]
   21b68:	orr	r1, r1, lr
   21b6c:	ldr	r0, [r9, #16]
   21b70:	ldr	ip, [r2, #20]
   21b74:	str	r1, [r9, #12]
   21b78:	ldr	lr, [r9, #20]
   21b7c:	orr	r0, r0, r4
   21b80:	ldr	r1, [r2, #24]
   21b84:	str	r0, [r9, #16]
   21b88:	ldr	r0, [r9, #24]
   21b8c:	orr	ip, lr, ip
   21b90:	ldr	r2, [r2, #28]
   21b94:	str	ip, [r9, #20]
   21b98:	ldr	ip, [r9, #28]
   21b9c:	orr	r1, r0, r1
   21ba0:	str	r1, [r9, #24]
   21ba4:	orr	r2, ip, r2
   21ba8:	str	r2, [r9, #28]
   21bac:	b	211a0 <ftello64@plt+0xfb60>
   21bb0:	ldr	r2, [sp]
   21bb4:	bic	ip, r5, ip
   21bb8:	bic	r0, r4, r0
   21bbc:	bic	r3, r8, r3
   21bc0:	bic	r7, fp, r7
   21bc4:	str	ip, [r9]
   21bc8:	str	r3, [r9, #12]
   21bcc:	str	r7, [r9, #16]
   21bd0:	bic	r1, r2, r1
   21bd4:	orr	r2, ip, r0
   21bd8:	orr	r2, r2, r1
   21bdc:	strd	r0, [r9, #4]
   21be0:	orr	r2, r2, r3
   21be4:	ldrd	r0, [sp, #8]
   21be8:	orr	r2, r2, r7
   21bec:	ldr	r3, [sp, #16]
   21bf0:	bic	ip, r1, lr
   21bf4:	ldr	r1, [sp, #24]
   21bf8:	bic	sl, r0, sl
   21bfc:	orr	r2, r2, sl
   21c00:	orr	r2, r2, ip
   21c04:	str	sl, [r9, #20]
   21c08:	str	ip, [r9, #24]
   21c0c:	bic	r3, r3, r1
   21c10:	orr	r2, r2, r3
   21c14:	str	r3, [r9, #28]
   21c18:	b	2145c <ftello64@plt+0xfe1c>
   21c1c:	ldr	r3, [sp, #96]	; 0x60
   21c20:	ldrb	r3, [r3, #6]
   21c24:	tst	r3, #64	; 0x40
   21c28:	beq	21338 <ftello64@plt+0xfcf8>
   21c2c:	b	2194c <ftello64@plt+0x1030c>
   21c30:	ldr	r2, [sp, #96]	; 0x60
   21c34:	ldrb	r2, [r2, #6]
   21c38:	tst	r2, #64	; 0x40
   21c3c:	bne	211cc <ftello64@plt+0xfb8c>
   21c40:	b	2194c <ftello64@plt+0x1030c>
   21c44:	ldr	r3, [r9, #-2160]	; 0xfffff790
   21c48:	cmp	r3, #0
   21c4c:	beq	21cb0 <ftello64@plt+0x10670>
   21c50:	ldr	r0, [r9, #-2148]	; 0xfffff79c
   21c54:	ldr	r4, [sp, #108]	; 0x6c
   21c58:	bl	15568 <ftello64@plt+0x3f28>
   21c5c:	ldr	r3, [sp, #48]	; 0x30
   21c60:	add	r5, r3, r3, lsl #1
   21c64:	add	r5, r4, r5, lsl #2
   21c68:	add	r4, r4, #12
   21c6c:	ldr	r0, [r4, #-4]
   21c70:	bl	15568 <ftello64@plt+0x3f28>
   21c74:	cmp	r4, r5
   21c78:	bne	21c68 <ftello64@plt+0x10628>
   21c7c:	b	219a0 <ftello64@plt+0x10360>
   21c80:	mov	r3, #1
   21c84:	add	r2, sp, #140	; 0x8c
   21c88:	ldr	r0, [sp, #40]	; 0x28
   21c8c:	mov	r1, fp
   21c90:	bl	20994 <ftello64@plt+0xf354>
   21c94:	add	r3, sp, #1264	; 0x4f0
   21c98:	cmp	r0, #0
   21c9c:	add	r3, r3, #8
   21ca0:	str	r0, [r3, r8, lsl #2]
   21ca4:	beq	21c44 <ftello64@plt+0x10604>
   21ca8:	cmp	r7, r0
   21cac:	beq	21cc4 <ftello64@plt+0x10684>
   21cb0:	ldr	r3, [fp, #92]	; 0x5c
   21cb4:	cmp	r3, #2
   21cb8:	ldr	r3, [sp, #52]	; 0x34
   21cbc:	movge	r3, #1
   21cc0:	str	r3, [sp, #52]	; 0x34
   21cc4:	mov	r3, #2
   21cc8:	add	r2, sp, #140	; 0x8c
   21ccc:	ldr	r0, [sp, #40]	; 0x28
   21cd0:	mov	r1, fp
   21cd4:	bl	20994 <ftello64@plt+0xf354>
   21cd8:	cmp	r0, #0
   21cdc:	str	r0, [r9, r8, lsl #2]
   21ce0:	bne	20fec <ftello64@plt+0xf9ac>
   21ce4:	ldr	r3, [r9, #-2160]	; 0xfffff790
   21ce8:	cmp	r3, #0
   21cec:	beq	20fec <ftello64@plt+0xf9ac>
   21cf0:	b	21c50 <ftello64@plt+0x10610>
   21cf4:	mov	r2, r1
   21cf8:	ldr	r1, [sp, #12]
   21cfc:	str	r0, [r1]
   21d00:	str	r0, [r1, #4]
   21d04:	b	21978 <ftello64@plt+0x10338>
   21d08:	ldr	r3, [sp, #48]	; 0x30
   21d0c:	mov	r2, sl
   21d10:	str	r0, [r5]
   21d14:	str	r0, [r5, #4]
   21d18:	cmp	r3, #0
   21d1c:	beq	219a0 <ftello64@plt+0x10360>
   21d20:	b	21978 <ftello64@plt+0x10338>
   21d24:	ldr	r3, [r9, #-2160]	; 0xfffff790
   21d28:	cmp	r3, #0
   21d2c:	beq	20fd0 <ftello64@plt+0xf990>
   21d30:	b	21c50 <ftello64@plt+0x10610>
   21d34:	add	r2, sp, #3312	; 0xcf0
   21d38:	mov	r3, #12
   21d3c:	add	r2, r2, #8
   21d40:	str	r3, [r9, #-2160]	; 0xfffff790
   21d44:	str	r2, [sp, #108]	; 0x6c
   21d48:	b	21c54 <ftello64@plt+0x10614>
   21d4c:	ldr	r2, [lr]
   21d50:	ands	r2, r1, r2
   21d54:	bne	21dac <ftello64@plt+0x1076c>
   21d58:	add	r2, r2, #1
   21d5c:	ldr	r8, [lr, r2, lsl #5]
   21d60:	tst	r1, r8
   21d64:	beq	21d58 <ftello64@plt+0x10718>
   21d68:	ldr	r8, [r5]
   21d6c:	add	r2, r9, r2, lsl #2
   21d70:	tst	r1, r8
   21d74:	ldrne	r2, [r2, #-1024]	; 0xfffffc00
   21d78:	ldreq	r2, [r2, #-2048]	; 0xfffff800
   21d7c:	str	r2, [r0]
   21d80:	b	210ec <ftello64@plt+0xfaac>
   21d84:	bne	219a0 <ftello64@plt+0x10360>
   21d88:	mov	r1, #256	; 0x100
   21d8c:	mov	r0, #4
   21d90:	bl	2eaa0 <ftello64@plt+0x1d460>
   21d94:	ldr	r2, [sp, #100]	; 0x64
   21d98:	mov	r3, r0
   21d9c:	adds	r0, r0, #0
   21da0:	movne	r0, #1
   21da4:	str	r3, [r2, #44]	; 0x2c
   21da8:	b	219a4 <ftello64@plt+0x10364>
   21dac:	mov	r2, #0
   21db0:	b	21d68 <ftello64@plt+0x10728>
   21db4:	ldr	r2, [sp, #52]	; 0x34
   21db8:	ldr	r3, [r9, r0, lsl #2]
   21dbc:	cmp	r2, #0
   21dc0:	strne	r3, [r7, #1064]	; 0x428
   21dc4:	str	r3, [r7, #40]	; 0x28
   21dc8:	b	2114c <ftello64@plt+0xfb0c>
   21dcc:	mov	r1, #512	; 0x200
   21dd0:	mov	r0, #4
   21dd4:	bl	2eaa0 <ftello64@plt+0x1d460>
   21dd8:	ldr	r3, [sp, #100]	; 0x64
   21ddc:	cmp	r0, #0
   21de0:	mov	r7, r0
   21de4:	str	r0, [r3, #48]	; 0x30
   21de8:	beq	21c50 <ftello64@plt+0x10610>
   21dec:	ldr	ip, [sp, #56]	; 0x38
   21df0:	add	r4, sp, #148	; 0x94
   21df4:	mov	lr, r0
   21df8:	add	r5, r0, #1024	; 0x400
   21dfc:	ldr	r3, [r4, #4]!
   21e00:	cmp	r3, #0
   21e04:	movne	r0, lr
   21e08:	movne	r1, #1
   21e0c:	beq	21e28 <ftello64@plt+0x107e8>
   21e10:	tst	r3, #1
   21e14:	bne	21e3c <ftello64@plt+0x107fc>
   21e18:	lsrs	r3, r3, #1
   21e1c:	add	r0, r0, #4
   21e20:	lsl	r1, r1, #1
   21e24:	bne	21e10 <ftello64@plt+0x107d0>
   21e28:	add	lr, lr, #128	; 0x80
   21e2c:	add	ip, ip, #4
   21e30:	cmp	r5, lr
   21e34:	bne	21dfc <ftello64@plt+0x107bc>
   21e38:	b	21110 <ftello64@plt+0xfad0>
   21e3c:	ldr	r2, [ip]
   21e40:	ands	r2, r1, r2
   21e44:	bne	21e70 <ftello64@plt+0x10830>
   21e48:	add	r2, r2, #1
   21e4c:	ldr	r6, [ip, r2, lsl #5]
   21e50:	tst	r1, r6
   21e54:	beq	21e48 <ftello64@plt+0x10808>
   21e58:	add	r2, r9, r2, lsl #2
   21e5c:	ldr	r6, [r2, #-2048]	; 0xfffff800
   21e60:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   21e64:	str	r6, [r0]
   21e68:	str	r2, [r0, #1024]	; 0x400
   21e6c:	b	21e18 <ftello64@plt+0x107d8>
   21e70:	mov	r2, #0
   21e74:	b	21e58 <ftello64@plt+0x10818>
   21e78:	strd	r4, [sp, #-36]!	; 0xffffffdc
   21e7c:	mov	r4, r0
   21e80:	ldr	r0, [r0, #84]	; 0x54
   21e84:	ldr	r5, [r1, #4]
   21e88:	strd	r6, [sp, #8]
   21e8c:	mov	r7, r3
   21e90:	mov	r6, #0
   21e94:	strd	r8, [sp, #16]
   21e98:	mov	r9, r2
   21e9c:	ldr	r3, [r0]
   21ea0:	strd	sl, [sp, #24]
   21ea4:	str	lr, [sp, #32]
   21ea8:	sub	sp, sp, #76	; 0x4c
   21eac:	ldr	r2, [r4, #120]	; 0x78
   21eb0:	str	r0, [sp, #16]
   21eb4:	str	r1, [sp, #28]
   21eb8:	ldr	r1, [sp, #116]	; 0x74
   21ebc:	ldr	r3, [r3, r9, lsl #3]
   21ec0:	add	r2, r1, r2
   21ec4:	cmp	r2, r5
   21ec8:	str	r3, [sp, #20]
   21ecc:	str	r6, [sp, #40]	; 0x28
   21ed0:	bge	2257c <ftello64@plt+0x10f3c>
   21ed4:	ldr	r3, [sp, #28]
   21ed8:	ldr	r2, [r4, #88]	; 0x58
   21edc:	ldr	r6, [r3]
   21ee0:	ldr	r5, [r3, #8]
   21ee4:	ldr	r3, [r4, #40]	; 0x28
   21ee8:	cmp	r6, #0
   21eec:	str	r3, [sp, #36]	; 0x24
   21ef0:	ldr	r3, [r4, #100]	; 0x64
   21ef4:	str	r3, [sp, #32]
   21ef8:	bne	22328 <ftello64@plt+0x10ce8>
   21efc:	sub	r1, r7, #1
   21f00:	mov	r0, r4
   21f04:	str	r7, [r4, #40]	; 0x28
   21f08:	str	r5, [r4, #100]	; 0x64
   21f0c:	bl	1bb44 <ftello64@plt+0xa504>
   21f10:	mov	r8, r0
   21f14:	mov	r2, #1
   21f18:	mov	r3, #1
   21f1c:	mov	r0, #4
   21f20:	strd	r2, [sp, #48]	; 0x30
   21f24:	bl	2eb14 <ftello64@plt+0x1d4d4>
   21f28:	cmp	r0, #0
   21f2c:	str	r0, [sp, #56]	; 0x38
   21f30:	beq	225ec <ftello64@plt+0x10fac>
   21f34:	mov	ip, #0
   21f38:	add	r5, sp, #48	; 0x30
   21f3c:	str	r9, [r0]
   21f40:	mov	r1, r5
   21f44:	ldr	r0, [sp, #16]
   21f48:	str	ip, [sp, #40]	; 0x28
   21f4c:	ldr	r2, [sp, #20]
   21f50:	ldr	r3, [sp, #120]	; 0x78
   21f54:	bl	1f784 <ftello64@plt+0xe144>
   21f58:	cmp	r0, #0
   21f5c:	str	r0, [sp, #40]	; 0x28
   21f60:	bne	22458 <ftello64@plt+0x10e18>
   21f64:	ldr	r3, [sp, #52]	; 0x34
   21f68:	mov	r6, r7
   21f6c:	cmp	r3, #0
   21f70:	beq	21f9c <ftello64@plt+0x1095c>
   21f74:	mov	r2, r6
   21f78:	mov	r0, r4
   21f7c:	ldr	r3, [sp, #20]
   21f80:	ldr	r1, [sp, #120]	; 0x78
   21f84:	str	r1, [sp]
   21f88:	mov	r1, r5
   21f8c:	bl	20468 <ftello64@plt+0xee28>
   21f90:	cmp	r0, #0
   21f94:	str	r0, [sp, #40]	; 0x28
   21f98:	bne	22458 <ftello64@plt+0x10e18>
   21f9c:	mov	r3, r8
   21fa0:	mov	r2, r5
   21fa4:	ldr	r1, [sp, #16]
   21fa8:	add	r0, sp, #40	; 0x28
   21fac:	bl	20994 <ftello64@plt+0xf354>
   21fb0:	subs	fp, r0, #0
   21fb4:	beq	225f4 <ftello64@plt+0x10fb4>
   21fb8:	ldr	r3, [r4, #100]	; 0x64
   21fbc:	str	fp, [r3, r6, lsl #2]
   21fc0:	ldr	r3, [sp, #116]	; 0x74
   21fc4:	cmp	r6, r3
   21fc8:	bge	22268 <ftello64@plt+0x10c28>
   21fcc:	ldr	r3, [r4, #120]	; 0x78
   21fd0:	cmp	r3, #0
   21fd4:	blt	22268 <ftello64@plt+0x10c28>
   21fd8:	ldr	r3, [r4, #100]	; 0x64
   21fdc:	mov	r2, #0
   21fe0:	add	r9, r6, #1
   21fe4:	str	r2, [sp, #8]
   21fe8:	ldr	r1, [r3, r9, lsl #2]
   21fec:	lsl	r3, r9, #2
   21ff0:	sub	r8, r9, #1
   21ff4:	str	r3, [sp, #12]
   21ff8:	mov	r3, #0
   21ffc:	cmp	r1, r3
   22000:	str	r3, [sp, #52]	; 0x34
   22004:	beq	22428 <ftello64@plt+0x10de8>
   22008:	add	r5, sp, #48	; 0x30
   2200c:	add	r1, r1, #4
   22010:	mov	r0, r5
   22014:	bl	1b980 <ftello64@plt+0xa340>
   22018:	cmp	r0, #0
   2201c:	str	r0, [sp, #40]	; 0x28
   22020:	bne	22458 <ftello64@plt+0x10e18>
   22024:	cmp	fp, #0
   22028:	beq	221b0 <ftello64@plt+0x10b70>
   2202c:	ldr	r3, [fp, #20]
   22030:	mov	r2, #0
   22034:	str	r2, [sp, #44]	; 0x2c
   22038:	str	r2, [sp, #60]	; 0x3c
   2203c:	str	r2, [sp, #64]	; 0x40
   22040:	cmp	r3, r2
   22044:	str	r2, [sp, #68]	; 0x44
   22048:	ldr	r7, [r4, #84]	; 0x54
   2204c:	ble	22624 <ftello64@plt+0x10fe4>
   22050:	str	r9, [sp, #24]
   22054:	mov	r9, r2
   22058:	ldr	r3, [fp, #24]
   2205c:	ldr	r0, [r7]
   22060:	ldr	r5, [r3]
   22064:	lsl	sl, r5, #3
   22068:	add	r1, r0, sl
   2206c:	b	220e0 <ftello64@plt+0x10aa0>
   22070:	mov	r2, r8
   22074:	mov	r0, r4
   22078:	bl	1bc5c <ftello64@plt+0xa61c>
   2207c:	cmp	r0, #0
   22080:	beq	220bc <ftello64@plt+0x10a7c>
   22084:	lsl	sl, r5, #2
   22088:	ldr	r3, [sp, #48]	; 0x30
   2208c:	ldr	r2, [r7, #12]
   22090:	cmp	r3, #0
   22094:	ldr	r5, [r2, sl]
   22098:	beq	223d8 <ftello64@plt+0x10d98>
   2209c:	ldr	r1, [sp, #52]	; 0x34
   220a0:	ldr	r6, [sp, #56]	; 0x38
   220a4:	cmp	r1, #0
   220a8:	bne	22480 <ftello64@plt+0x10e40>
   220ac:	str	r5, [r6]
   220b0:	ldr	r3, [sp, #52]	; 0x34
   220b4:	add	r3, r3, #1
   220b8:	str	r3, [sp, #52]	; 0x34
   220bc:	ldr	r3, [fp, #20]
   220c0:	add	r9, r9, #1
   220c4:	cmp	r9, r3
   220c8:	bge	2240c <ftello64@plt+0x10dcc>
   220cc:	ldr	r3, [fp, #24]
   220d0:	ldr	r0, [r7]
   220d4:	ldr	r5, [r3, r9, lsl #2]
   220d8:	lsl	sl, r5, #3
   220dc:	add	r1, r0, sl
   220e0:	ldrb	r3, [r1, #6]
   220e4:	tst	r3, #16
   220e8:	beq	22070 <ftello64@plt+0x10a30>
   220ec:	mov	r3, r4
   220f0:	mov	r2, r5
   220f4:	str	r8, [sp]
   220f8:	add	r1, r7, #128	; 0x80
   220fc:	bl	1e758 <ftello64@plt+0xd118>
   22100:	cmp	r0, #1
   22104:	ble	223c4 <ftello64@plt+0x10d84>
   22108:	ldr	r2, [r4, #100]	; 0x64
   2210c:	add	r6, r0, r8
   22110:	lsl	sl, r5, #2
   22114:	ldr	r3, [r7, #12]
   22118:	ldr	r1, [r2, r6, lsl #2]
   2211c:	ldr	r5, [r3, r5, lsl #2]
   22120:	mov	r3, #0
   22124:	str	r3, [sp, #64]	; 0x40
   22128:	cmp	r1, r3
   2212c:	beq	22148 <ftello64@plt+0x10b08>
   22130:	add	r1, r1, #4
   22134:	add	r0, sp, #60	; 0x3c
   22138:	bl	1b980 <ftello64@plt+0xa340>
   2213c:	cmp	r0, #0
   22140:	str	r0, [sp, #44]	; 0x2c
   22144:	bne	22190 <ftello64@plt+0x10b50>
   22148:	mov	r1, r5
   2214c:	add	r0, sp, #60	; 0x3c
   22150:	bl	1b584 <ftello64@plt+0x9f44>
   22154:	cmp	r0, #0
   22158:	beq	22448 <ftello64@plt+0x10e08>
   2215c:	add	r2, sp, #60	; 0x3c
   22160:	mov	r1, r7
   22164:	ldr	r5, [r4, #100]	; 0x64
   22168:	add	r0, sp, #44	; 0x2c
   2216c:	bl	20194 <ftello64@plt+0xeb54>
   22170:	ldr	r3, [r4, #100]	; 0x64
   22174:	str	r0, [r5, r6, lsl #2]
   22178:	ldr	r3, [r3, r6, lsl #2]
   2217c:	cmp	r3, #0
   22180:	bne	22088 <ftello64@plt+0x10a48>
   22184:	ldr	r3, [sp, #44]	; 0x2c
   22188:	cmp	r3, #0
   2218c:	beq	22088 <ftello64@plt+0x10a48>
   22190:	ldr	r9, [sp, #24]
   22194:	ldr	r0, [sp, #68]	; 0x44
   22198:	bl	15568 <ftello64@plt+0x3f28>
   2219c:	ldr	r3, [sp, #44]	; 0x2c
   221a0:	cmp	r3, #0
   221a4:	str	r3, [sp, #40]	; 0x28
   221a8:	bne	22458 <ftello64@plt+0x10e18>
   221ac:	add	r5, sp, #48	; 0x30
   221b0:	ldr	r3, [sp, #52]	; 0x34
   221b4:	mov	r6, r9
   221b8:	cmp	r3, #0
   221bc:	beq	22208 <ftello64@plt+0x10bc8>
   221c0:	mov	r1, r5
   221c4:	ldr	r0, [sp, #16]
   221c8:	ldr	r2, [sp, #20]
   221cc:	ldr	r3, [sp, #120]	; 0x78
   221d0:	bl	1f784 <ftello64@plt+0xe144>
   221d4:	cmp	r0, #0
   221d8:	str	r0, [sp, #40]	; 0x28
   221dc:	bne	22458 <ftello64@plt+0x10e18>
   221e0:	mov	r2, r9
   221e4:	mov	r0, r4
   221e8:	ldr	r3, [sp, #20]
   221ec:	ldr	r1, [sp, #120]	; 0x78
   221f0:	str	r1, [sp]
   221f4:	mov	r1, r5
   221f8:	bl	20468 <ftello64@plt+0xee28>
   221fc:	cmp	r0, #0
   22200:	str	r0, [sp, #40]	; 0x28
   22204:	bne	22458 <ftello64@plt+0x10e18>
   22208:	mov	r1, r8
   2220c:	mov	r0, r4
   22210:	ldr	r2, [r4, #88]	; 0x58
   22214:	bl	1bb44 <ftello64@plt+0xa504>
   22218:	mov	r3, r0
   2221c:	mov	r2, r5
   22220:	ldr	r1, [sp, #16]
   22224:	add	r0, sp, #40	; 0x28
   22228:	bl	20994 <ftello64@plt+0xf354>
   2222c:	subs	fp, r0, #0
   22230:	beq	22500 <ftello64@plt+0x10ec0>
   22234:	mov	r2, #0
   22238:	ldr	r3, [r4, #100]	; 0x64
   2223c:	str	r2, [sp, #8]
   22240:	ldr	r2, [sp, #12]
   22244:	str	fp, [r3, r2]
   22248:	ldr	r2, [sp, #116]	; 0x74
   2224c:	cmp	r2, r9
   22250:	ble	22268 <ftello64@plt+0x10c28>
   22254:	ldr	r1, [sp, #8]
   22258:	add	r9, r9, #1
   2225c:	ldr	r2, [r4, #120]	; 0x78
   22260:	cmp	r2, r1
   22264:	bge	21fe8 <ftello64@plt+0x109a8>
   22268:	ldr	r0, [sp, #56]	; 0x38
   2226c:	bl	15568 <ftello64@plt+0x3f28>
   22270:	ldr	r3, [r4, #100]	; 0x64
   22274:	ldr	r2, [sp, #116]	; 0x74
   22278:	ldr	r3, [r3, r2, lsl #2]
   2227c:	cmp	r3, #0
   22280:	beq	22604 <ftello64@plt+0x10fc4>
   22284:	ldr	r2, [sp, #28]
   22288:	ldr	r1, [sp, #32]
   2228c:	str	r6, [r2]
   22290:	ldr	r2, [sp, #36]	; 0x24
   22294:	str	r2, [r4, #40]	; 0x28
   22298:	ldr	r2, [r3, #8]
   2229c:	str	r1, [r4, #100]	; 0x64
   222a0:	cmp	r2, #0
   222a4:	ble	2262c <ftello64@plt+0x10fec>
   222a8:	subs	r2, r2, #1
   222ac:	ldr	ip, [r3, #12]
   222b0:	moveq	r1, r2
   222b4:	beq	22314 <ftello64@plt+0x10cd4>
   222b8:	ldr	lr, [sp, #112]	; 0x70
   222bc:	mov	r1, #0
   222c0:	add	r3, r1, r2
   222c4:	lsr	r3, r3, #1
   222c8:	ldr	r0, [ip, r3, lsl #2]
   222cc:	cmp	r0, lr
   222d0:	blt	225dc <ftello64@plt+0x10f9c>
   222d4:	cmp	r3, r1
   222d8:	bls	22314 <ftello64@plt+0x10cd4>
   222dc:	add	r2, r3, r1
   222e0:	lsr	r2, r2, #1
   222e4:	ldr	r0, [ip, r2, lsl #2]
   222e8:	cmp	lr, r0
   222ec:	ble	22304 <ftello64@plt+0x10cc4>
   222f0:	b	225d0 <ftello64@plt+0x10f90>
   222f4:	ldr	r0, [ip, r3, lsl #2]
   222f8:	cmp	lr, r0
   222fc:	bgt	225dc <ftello64@plt+0x10f9c>
   22300:	mov	r2, r3
   22304:	add	r3, r2, r1
   22308:	cmp	r2, r1
   2230c:	lsr	r3, r3, #1
   22310:	bhi	222f4 <ftello64@plt+0x10cb4>
   22314:	ldr	r0, [ip, r1, lsl #2]
   22318:	ldr	r3, [sp, #112]	; 0x70
   2231c:	subs	r0, r0, r3
   22320:	movne	r0, #1
   22324:	b	22464 <ftello64@plt+0x10e24>
   22328:	sub	r1, r6, #1
   2232c:	mov	r0, r4
   22330:	str	r6, [r4, #40]	; 0x28
   22334:	str	r5, [r4, #100]	; 0x64
   22338:	bl	1bb44 <ftello64@plt+0xa504>
   2233c:	cmp	r6, r7
   22340:	mov	r8, r0
   22344:	beq	21f14 <ftello64@plt+0x108d4>
   22348:	ldr	fp, [r5, r6, lsl #2]
   2234c:	cmp	fp, #0
   22350:	beq	2256c <ftello64@plt+0x10f2c>
   22354:	ldrb	r3, [fp, #52]	; 0x34
   22358:	ands	r3, r3, #64	; 0x40
   2235c:	streq	r3, [sp, #48]	; 0x30
   22360:	streq	r3, [sp, #52]	; 0x34
   22364:	streq	r3, [sp, #56]	; 0x38
   22368:	beq	21fc0 <ftello64@plt+0x10980>
   2236c:	ldr	r3, [fp, #8]
   22370:	cmp	r3, #0
   22374:	str	r3, [sp, #52]	; 0x34
   22378:	ble	22528 <ftello64@plt+0x10ee8>
   2237c:	lsl	r0, r3, #2
   22380:	str	r3, [sp, #48]	; 0x30
   22384:	bl	2eb14 <ftello64@plt+0x1d4d4>
   22388:	cmp	r0, #0
   2238c:	str	r0, [sp, #56]	; 0x38
   22390:	beq	225ec <ftello64@plt+0x10fac>
   22394:	ldr	r2, [fp, #8]
   22398:	ldr	r1, [fp, #12]
   2239c:	lsl	r2, r2, #2
   223a0:	bl	1131c <memcpy@plt>
   223a4:	ldrb	r3, [fp, #52]	; 0x34
   223a8:	mov	r2, #0
   223ac:	str	r2, [sp, #40]	; 0x28
   223b0:	tst	r3, #64	; 0x40
   223b4:	beq	21fc0 <ftello64@plt+0x10980>
   223b8:	add	r5, sp, #48	; 0x30
   223bc:	ldr	r3, [sp, #52]	; 0x34
   223c0:	b	21f6c <ftello64@plt+0x1092c>
   223c4:	cmp	r0, #0
   223c8:	bne	22084 <ftello64@plt+0x10a44>
   223cc:	ldr	r0, [r7]
   223d0:	add	r1, r0, sl
   223d4:	b	22070 <ftello64@plt+0x10a30>
   223d8:	mov	r2, #1
   223dc:	mov	r3, #1
   223e0:	mov	r0, #4
   223e4:	strd	r2, [sp, #48]	; 0x30
   223e8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   223ec:	cmp	r0, #0
   223f0:	str	r0, [sp, #56]	; 0x38
   223f4:	beq	2243c <ftello64@plt+0x10dfc>
   223f8:	str	r5, [r0]
   223fc:	add	r9, r9, #1
   22400:	ldr	r3, [fp, #20]
   22404:	cmp	r9, r3
   22408:	blt	220cc <ftello64@plt+0x10a8c>
   2240c:	ldr	r9, [sp, #24]
   22410:	ldr	r0, [sp, #68]	; 0x44
   22414:	bl	15568 <ftello64@plt+0x3f28>
   22418:	mov	r3, #0
   2241c:	add	r5, sp, #48	; 0x30
   22420:	str	r3, [sp, #40]	; 0x28
   22424:	b	221b0 <ftello64@plt+0x10b70>
   22428:	cmp	fp, #0
   2242c:	bne	2202c <ftello64@plt+0x109ec>
   22430:	mov	r6, r9
   22434:	add	r5, sp, #48	; 0x30
   22438:	b	22208 <ftello64@plt+0x10bc8>
   2243c:	mov	r2, #0
   22440:	mov	r3, #0
   22444:	strd	r2, [sp, #48]	; 0x30
   22448:	ldr	r0, [sp, #68]	; 0x44
   2244c:	bl	15568 <ftello64@plt+0x3f28>
   22450:	mov	r3, #12
   22454:	str	r3, [sp, #40]	; 0x28
   22458:	ldr	r0, [sp, #56]	; 0x38
   2245c:	bl	15568 <ftello64@plt+0x3f28>
   22460:	ldr	r0, [sp, #40]	; 0x28
   22464:	add	sp, sp, #76	; 0x4c
   22468:	ldrd	r4, [sp]
   2246c:	ldrd	r6, [sp, #8]
   22470:	ldrd	r8, [sp, #16]
   22474:	ldrd	sl, [sp, #24]
   22478:	add	sp, sp, #32
   2247c:	pop	{pc}		; (ldr pc, [sp], #4)
   22480:	cmp	r3, r1
   22484:	beq	22544 <ftello64@plt+0x10f04>
   22488:	ldr	r3, [r6]
   2248c:	mov	r2, r1
   22490:	cmp	r5, r3
   22494:	bge	224c8 <ftello64@plt+0x10e88>
   22498:	cmp	r1, #0
   2249c:	ble	224b4 <ftello64@plt+0x10e74>
   224a0:	lsl	r2, r1, #2
   224a4:	add	r0, r6, #4
   224a8:	mov	r1, r6
   224ac:	bl	112e0 <memmove@plt>
   224b0:	mov	r2, #0
   224b4:	str	r5, [r6, r2, lsl #2]
   224b8:	ldr	r3, [sp, #52]	; 0x34
   224bc:	add	r3, r3, #1
   224c0:	str	r3, [sp, #52]	; 0x34
   224c4:	b	220bc <ftello64@plt+0x10a7c>
   224c8:	sub	r3, r1, #-1073741823	; 0xc0000001
   224cc:	ldr	r0, [r6, r3, lsl #2]
   224d0:	lsl	r3, r3, #2
   224d4:	cmp	r0, r5
   224d8:	ble	224b4 <ftello64@plt+0x10e74>
   224dc:	add	r3, r3, #4
   224e0:	add	r3, r6, r3
   224e4:	str	r0, [r3], #-4
   224e8:	sub	r1, r1, #1
   224ec:	ldr	r0, [r3, #-4]
   224f0:	mov	r2, r1
   224f4:	cmp	r5, r0
   224f8:	blt	224e4 <ftello64@plt+0x10ea4>
   224fc:	b	224b4 <ftello64@plt+0x10e74>
   22500:	ldr	r3, [sp, #40]	; 0x28
   22504:	cmp	r3, #0
   22508:	bne	22458 <ftello64@plt+0x10e18>
   2250c:	ldr	r2, [sp, #8]
   22510:	ldr	r3, [r4, #100]	; 0x64
   22514:	add	r2, r2, #1
   22518:	str	r2, [sp, #8]
   2251c:	ldr	r2, [sp, #12]
   22520:	str	fp, [r3, r2]
   22524:	b	22248 <ftello64@plt+0x10c08>
   22528:	mov	r3, #0
   2252c:	add	r5, sp, #48	; 0x30
   22530:	str	r3, [sp, #40]	; 0x28
   22534:	str	r3, [sp, #48]	; 0x30
   22538:	str	r3, [r5, #4]
   2253c:	str	r3, [r5, #8]
   22540:	b	21f9c <ftello64@plt+0x1095c>
   22544:	lsl	r3, r1, #1
   22548:	mov	r0, r6
   2254c:	lsl	r1, r1, #3
   22550:	str	r3, [sp, #48]	; 0x30
   22554:	bl	2eb50 <ftello64@plt+0x1d510>
   22558:	subs	r6, r0, #0
   2255c:	beq	22448 <ftello64@plt+0x10e08>
   22560:	str	r6, [sp, #56]	; 0x38
   22564:	ldr	r1, [sp, #52]	; 0x34
   22568:	b	22488 <ftello64@plt+0x10e48>
   2256c:	str	fp, [sp, #48]	; 0x30
   22570:	str	fp, [sp, #52]	; 0x34
   22574:	str	fp, [sp, #56]	; 0x38
   22578:	b	21fc0 <ftello64@plt+0x10980>
   2257c:	mvn	r3, #-2147483648	; 0x80000000
   22580:	add	sl, r2, #1
   22584:	sub	r3, r3, r5
   22588:	cmp	r3, sl
   2258c:	blt	225ec <ftello64@plt+0x10fac>
   22590:	add	r8, r5, sl
   22594:	cmn	r8, #-1073741823	; 0xc0000001
   22598:	bhi	225ec <ftello64@plt+0x10fac>
   2259c:	ldr	fp, [sp, #28]
   225a0:	lsl	r1, r8, #2
   225a4:	ldr	r0, [fp, #8]
   225a8:	bl	2eb50 <ftello64@plt+0x1d510>
   225ac:	subs	r3, r0, #0
   225b0:	beq	225ec <ftello64@plt+0x10fac>
   225b4:	lsl	r2, sl, #2
   225b8:	mov	r1, r6
   225bc:	str	r8, [fp, #4]
   225c0:	add	r0, r3, r5, lsl #2
   225c4:	str	r3, [fp, #8]
   225c8:	bl	11520 <memset@plt>
   225cc:	b	21ed4 <ftello64@plt+0x10894>
   225d0:	mov	r1, r2
   225d4:	mov	r2, r3
   225d8:	mov	r3, r1
   225dc:	add	r1, r3, #1
   225e0:	cmp	r1, r2
   225e4:	bcc	222c0 <ftello64@plt+0x10c80>
   225e8:	b	22314 <ftello64@plt+0x10cd4>
   225ec:	mov	r0, #12
   225f0:	b	22464 <ftello64@plt+0x10e24>
   225f4:	ldr	r3, [sp, #40]	; 0x28
   225f8:	cmp	r3, #0
   225fc:	beq	21fb8 <ftello64@plt+0x10978>
   22600:	b	22458 <ftello64@plt+0x10e18>
   22604:	ldr	r3, [sp, #28]
   22608:	mov	r0, #1
   2260c:	str	r6, [r3]
   22610:	ldr	r3, [sp, #36]	; 0x24
   22614:	str	r3, [r4, #40]	; 0x28
   22618:	ldr	r3, [sp, #32]
   2261c:	str	r3, [r4, #100]	; 0x64
   22620:	b	22464 <ftello64@plt+0x10e24>
   22624:	mov	r0, #0
   22628:	b	22414 <ftello64@plt+0x10dd4>
   2262c:	mov	r0, #1
   22630:	b	22464 <ftello64@plt+0x10e24>
   22634:	mov	ip, r2
   22638:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2263c:	mov	r4, r0
   22640:	strd	r6, [sp, #8]
   22644:	mov	r6, r2
   22648:	mov	r7, r3
   2264c:	strd	r8, [sp, #16]
   22650:	mov	r3, #8
   22654:	mov	r8, r1
   22658:	strd	sl, [sp, #24]
   2265c:	str	lr, [sp, #32]
   22660:	sub	sp, sp, #20
   22664:	ldr	r2, [ip], #8
   22668:	str	r7, [sp]
   2266c:	ldr	r5, [sp, #56]	; 0x38
   22670:	mov	r1, ip
   22674:	str	r5, [sp, #4]
   22678:	str	r3, [sp, #8]
   2267c:	ldr	r3, [r6, #4]
   22680:	bl	21e78 <ftello64@plt+0x10838>
   22684:	subs	fp, r0, #0
   22688:	beq	226ac <ftello64@plt+0x1106c>
   2268c:	mov	r0, fp
   22690:	add	sp, sp, #20
   22694:	ldrd	r4, [sp]
   22698:	ldrd	r6, [sp, #8]
   2269c:	ldrd	r8, [sp, #16]
   226a0:	ldrd	sl, [sp, #24]
   226a4:	add	sp, sp, #32
   226a8:	pop	{pc}		; (ldr pc, [sp], #4)
   226ac:	ldr	r3, [r4, #108]	; 0x6c
   226b0:	ldr	r1, [r4, #112]	; 0x70
   226b4:	ldr	r9, [r6, #4]
   226b8:	ldr	sl, [r8]
   226bc:	cmp	r3, r1
   226c0:	ldr	r0, [r4, #116]	; 0x74
   226c4:	movlt	lr, r9
   226c8:	bge	22764 <ftello64@plt+0x11124>
   226cc:	add	r2, r3, r3, lsl #1
   226d0:	cmp	r3, #0
   226d4:	lsl	r2, r2, #3
   226d8:	ble	226f4 <ftello64@plt+0x110b4>
   226dc:	sub	r1, r2, #24
   226e0:	add	r1, r0, r1
   226e4:	ldr	ip, [r1, #4]
   226e8:	cmp	r5, ip
   226ec:	moveq	ip, #1
   226f0:	strbeq	ip, [r1, #20]
   226f4:	cmp	sl, r9
   226f8:	add	ip, r0, r2
   226fc:	str	r7, [r0, r2]
   22700:	add	r3, r3, #1
   22704:	movne	r0, #0
   22708:	mvneq	r0, #0
   2270c:	mov	r1, #0
   22710:	stmib	ip, {r5, sl}
   22714:	str	r9, [ip, #12]
   22718:	sub	r2, r9, sl
   2271c:	add	r5, r5, lr
   22720:	str	r0, [ip, #16]
   22724:	mov	r0, r4
   22728:	str	r3, [r4, #108]	; 0x6c
   2272c:	strb	r1, [ip, #20]
   22730:	ldr	r3, [r4, #120]	; 0x78
   22734:	cmp	r3, r2
   22738:	strlt	r2, [r4, #120]	; 0x78
   2273c:	ldr	r1, [r8]
   22740:	sub	r1, r5, r1
   22744:	add	sp, sp, #20
   22748:	ldrd	r4, [sp]
   2274c:	ldrd	r6, [sp, #8]
   22750:	ldrd	r8, [sp, #16]
   22754:	ldrd	sl, [sp, #24]
   22758:	ldr	lr, [sp, #32]
   2275c:	add	sp, sp, #36	; 0x24
   22760:	b	1f434 <ftello64@plt+0xddf4>
   22764:	add	r1, r1, r1, lsl #1
   22768:	lsl	r1, r1, #4
   2276c:	bl	2eb50 <ftello64@plt+0x1d510>
   22770:	cmp	r0, #0
   22774:	beq	227b8 <ftello64@plt+0x11178>
   22778:	ldr	r3, [r4, #108]	; 0x6c
   2277c:	mov	r1, fp
   22780:	str	r0, [r4, #116]	; 0x74
   22784:	ldr	r2, [r4, #112]	; 0x70
   22788:	add	r3, r3, r3, lsl #1
   2278c:	add	r2, r2, r2, lsl #1
   22790:	add	r0, r0, r3, lsl #3
   22794:	lsl	r2, r2, #3
   22798:	bl	11520 <memset@plt>
   2279c:	ldr	lr, [r6, #4]
   227a0:	ldr	r2, [r4, #112]	; 0x70
   227a4:	ldr	r3, [r4, #108]	; 0x6c
   227a8:	ldr	r0, [r4, #116]	; 0x74
   227ac:	lsl	r2, r2, #1
   227b0:	str	r2, [r4, #112]	; 0x70
   227b4:	b	226cc <ftello64@plt+0x1108c>
   227b8:	ldr	r0, [r4, #116]	; 0x74
   227bc:	mov	fp, #12
   227c0:	bl	15568 <ftello64@plt+0x3f28>
   227c4:	b	2268c <ftello64@plt+0x1104c>
   227c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   227cc:	ldr	r4, [r2, #4]
   227d0:	ldrb	ip, [r1, #28]
   227d4:	ldr	r5, [r1]
   227d8:	adds	r3, r4, #0
   227dc:	strd	r6, [sp, #8]
   227e0:	movne	r3, #1
   227e4:	strd	r8, [sp, #16]
   227e8:	ands	r3, r3, ip, lsr #4
   227ec:	strd	sl, [sp, #24]
   227f0:	str	lr, [sp, #32]
   227f4:	sub	sp, sp, #20
   227f8:	bne	22a70 <ftello64@plt+0x11430>
   227fc:	mov	sl, r2
   22800:	ldr	r2, [r5, #64]	; 0x40
   22804:	mov	r6, #0
   22808:	mov	r7, #0
   2280c:	mov	r1, r0
   22810:	strd	r6, [sp, #8]
   22814:	cmp	r2, #31
   22818:	beq	22aa0 <ftello64@plt+0x11460>
   2281c:	ldr	r0, [r5, #56]	; 0x38
   22820:	lsl	r3, r2, #5
   22824:	add	r2, r2, #1
   22828:	add	r8, r3, #4
   2282c:	mov	lr, #8
   22830:	add	ip, r0, r3
   22834:	str	r2, [r5, #64]	; 0x40
   22838:	add	r3, r3, #16
   2283c:	add	r8, r0, r8
   22840:	strb	lr, [sp, #12]
   22844:	add	r0, r0, r3
   22848:	mov	lr, #0
   2284c:	ldrd	r2, [sp, #8]
   22850:	mvn	r6, #0
   22854:	str	lr, [ip, #4]
   22858:	str	lr, [ip, #8]
   2285c:	str	lr, [ip, #12]
   22860:	strd	r2, [ip, #24]
   22864:	ldrb	r3, [r0, #14]
   22868:	bic	r3, r3, #12
   2286c:	strb	r3, [r0, #14]
   22870:	str	lr, [ip, #16]
   22874:	str	lr, [ip, #20]
   22878:	str	r6, [ip, #32]
   2287c:	ldr	r0, [r5, #64]	; 0x40
   22880:	mov	r2, #0
   22884:	mov	r3, #0
   22888:	strd	r2, [sp, #8]
   2288c:	cmp	r0, #31
   22890:	beq	22ad4 <ftello64@plt+0x11494>
   22894:	lsl	r3, r0, #5
   22898:	add	r2, r0, #1
   2289c:	ldr	r0, [r5, #56]	; 0x38
   228a0:	add	r9, r3, #4
   228a4:	mov	lr, #9
   228a8:	add	ip, r0, r3
   228ac:	str	r2, [r5, #64]	; 0x40
   228b0:	add	r3, r3, #16
   228b4:	add	r9, r0, r9
   228b8:	strb	lr, [sp, #12]
   228bc:	add	r0, r0, r3
   228c0:	mov	lr, #0
   228c4:	ldrd	r2, [sp, #8]
   228c8:	mvn	r6, #0
   228cc:	str	lr, [ip, #4]
   228d0:	str	lr, [ip, #8]
   228d4:	str	lr, [ip, #12]
   228d8:	strd	r2, [ip, #24]
   228dc:	ldrb	r3, [r0, #14]
   228e0:	bic	r3, r3, #12
   228e4:	strb	r3, [r0, #14]
   228e8:	str	lr, [ip, #16]
   228ec:	str	lr, [ip, #20]
   228f0:	str	r6, [ip, #32]
   228f4:	cmp	r4, #0
   228f8:	ldr	r0, [r5, #64]	; 0x40
   228fc:	moveq	fp, r9
   22900:	beq	22988 <ftello64@plt+0x11348>
   22904:	mov	r2, #0
   22908:	mov	r3, #0
   2290c:	cmp	r0, #31
   22910:	strd	r2, [sp, #8]
   22914:	beq	22b3c <ftello64@plt+0x114fc>
   22918:	ldr	r2, [r5, #56]	; 0x38
   2291c:	lsl	r3, r0, #5
   22920:	add	r0, r0, #1
   22924:	add	fp, r3, #4
   22928:	mov	lr, #16
   2292c:	str	r0, [r5, #64]	; 0x40
   22930:	add	ip, r2, r3
   22934:	add	r0, r3, lr
   22938:	add	fp, r2, fp
   2293c:	strb	lr, [sp, #12]
   22940:	add	r0, r2, r0
   22944:	mov	lr, #0
   22948:	ldrd	r2, [sp, #8]
   2294c:	mvn	r6, #0
   22950:	cmp	r9, lr
   22954:	str	lr, [ip, #4]
   22958:	str	r4, [ip, #8]
   2295c:	str	r9, [ip, #12]
   22960:	strd	r2, [ip, #24]
   22964:	ldrb	r3, [r0, #14]
   22968:	bic	r3, r3, #12
   2296c:	strb	r3, [r0, #14]
   22970:	str	lr, [ip, #16]
   22974:	str	lr, [ip, #20]
   22978:	str	r6, [ip, #32]
   2297c:	str	fp, [r4]
   22980:	strne	fp, [r9]
   22984:	ldr	r0, [r5, #64]	; 0x40
   22988:	mov	r2, #0
   2298c:	mov	r3, #0
   22990:	cmp	r0, #31
   22994:	strd	r2, [sp, #8]
   22998:	beq	22b08 <ftello64@plt+0x114c8>
   2299c:	ldr	r4, [r5, #56]	; 0x38
   229a0:	lsl	r3, r0, #5
   229a4:	add	r0, r0, #1
   229a8:	add	r2, r3, #4
   229ac:	mov	ip, #16
   229b0:	str	r0, [r5, #64]	; 0x40
   229b4:	add	r0, r4, r3
   229b8:	add	r3, r3, ip
   229bc:	cmp	r8, #0
   229c0:	strb	ip, [sp, #12]
   229c4:	mov	ip, #0
   229c8:	add	r3, r4, r3
   229cc:	ldrd	r6, [sp, #8]
   229d0:	add	r4, r4, r2
   229d4:	mvn	lr, #0
   229d8:	str	ip, [r0, #4]
   229dc:	str	r8, [r0, #8]
   229e0:	str	fp, [r0, #12]
   229e4:	strd	r6, [r0, #24]
   229e8:	ldrb	r2, [r3, #14]
   229ec:	bic	r2, r2, #12
   229f0:	strb	r2, [r3, #14]
   229f4:	str	ip, [r0, #16]
   229f8:	str	ip, [r0, #20]
   229fc:	str	lr, [r0, #32]
   22a00:	strne	r4, [r8]
   22a04:	cmp	fp, #0
   22a08:	beq	22a90 <ftello64@plt+0x11450>
   22a0c:	cmp	r4, #0
   22a10:	str	r4, [fp]
   22a14:	beq	22a90 <ftello64@plt+0x11450>
   22a18:	cmp	r9, #0
   22a1c:	cmpne	r8, #0
   22a20:	beq	22a90 <ftello64@plt+0x11450>
   22a24:	ldr	r2, [sl, #20]
   22a28:	ldrb	r3, [sl, #26]
   22a2c:	str	r2, [r9, #20]
   22a30:	str	r2, [r8, #20]
   22a34:	ldrb	r2, [r9, #26]
   22a38:	ubfx	r3, r3, #3, #1
   22a3c:	bfi	r2, r3, #3, #1
   22a40:	strb	r2, [r9, #26]
   22a44:	ldrb	r2, [r8, #26]
   22a48:	bfi	r2, r3, #3, #1
   22a4c:	strb	r2, [r8, #26]
   22a50:	mov	r0, r4
   22a54:	add	sp, sp, #20
   22a58:	ldrd	r4, [sp]
   22a5c:	ldrd	r6, [sp, #8]
   22a60:	ldrd	r8, [sp, #16]
   22a64:	ldrd	sl, [sp, #24]
   22a68:	add	sp, sp, #32
   22a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   22a70:	ldr	r3, [r2, #20]
   22a74:	cmp	r3, #31
   22a78:	bgt	22a50 <ftello64@plt+0x11410>
   22a7c:	ldr	r1, [r5, #80]	; 0x50
   22a80:	lsr	r3, r1, r3
   22a84:	tst	r3, #1
   22a88:	bne	227fc <ftello64@plt+0x111bc>
   22a8c:	b	22a50 <ftello64@plt+0x11410>
   22a90:	mov	r3, #12
   22a94:	mov	r4, #0
   22a98:	str	r3, [r1]
   22a9c:	b	22a50 <ftello64@plt+0x11410>
   22aa0:	mov	r0, #996	; 0x3e4
   22aa4:	str	r1, [sp, #4]
   22aa8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   22aac:	cmp	r0, #0
   22ab0:	ldr	r1, [sp, #4]
   22ab4:	beq	22b78 <ftello64@plt+0x11538>
   22ab8:	ldr	ip, [r5, #56]	; 0x38
   22abc:	mov	r2, #1
   22ac0:	mov	r8, #4
   22ac4:	mov	r3, #0
   22ac8:	str	ip, [r0]
   22acc:	str	r0, [r5, #56]	; 0x38
   22ad0:	b	2282c <ftello64@plt+0x111ec>
   22ad4:	mov	r0, #996	; 0x3e4
   22ad8:	str	r1, [sp, #4]
   22adc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   22ae0:	cmp	r0, #0
   22ae4:	ldr	r1, [sp, #4]
   22ae8:	beq	22b70 <ftello64@plt+0x11530>
   22aec:	ldr	ip, [r5, #56]	; 0x38
   22af0:	mov	r2, #1
   22af4:	mov	r9, #4
   22af8:	mov	r3, #0
   22afc:	str	ip, [r0]
   22b00:	str	r0, [r5, #56]	; 0x38
   22b04:	b	228a4 <ftello64@plt+0x11264>
   22b08:	mov	r0, #996	; 0x3e4
   22b0c:	str	r1, [sp, #4]
   22b10:	bl	2eb14 <ftello64@plt+0x1d4d4>
   22b14:	subs	r4, r0, #0
   22b18:	ldr	r1, [sp, #4]
   22b1c:	beq	22a90 <ftello64@plt+0x11450>
   22b20:	ldr	ip, [r5, #56]	; 0x38
   22b24:	mov	r0, #1
   22b28:	mov	r2, #4
   22b2c:	mov	r3, #0
   22b30:	str	ip, [r4]
   22b34:	str	r4, [r5, #56]	; 0x38
   22b38:	b	229ac <ftello64@plt+0x1136c>
   22b3c:	mov	r0, #996	; 0x3e4
   22b40:	str	r1, [sp, #4]
   22b44:	bl	2eb14 <ftello64@plt+0x1d4d4>
   22b48:	subs	r2, r0, #0
   22b4c:	ldr	r1, [sp, #4]
   22b50:	beq	22b80 <ftello64@plt+0x11540>
   22b54:	ldr	ip, [r5, #56]	; 0x38
   22b58:	mov	fp, #4
   22b5c:	mov	r0, #1
   22b60:	mov	r3, #0
   22b64:	str	ip, [r2]
   22b68:	str	r2, [r5, #56]	; 0x38
   22b6c:	b	22928 <ftello64@plt+0x112e8>
   22b70:	mov	r9, r0
   22b74:	b	228f4 <ftello64@plt+0x112b4>
   22b78:	mov	r8, r0
   22b7c:	b	2287c <ftello64@plt+0x1123c>
   22b80:	mov	fp, r2
   22b84:	b	22984 <ftello64@plt+0x11344>
   22b88:	strd	r4, [sp, #-36]!	; 0xffffffdc
   22b8c:	mov	r5, r0
   22b90:	mov	r0, #32
   22b94:	strd	r6, [sp, #8]
   22b98:	mov	r7, r3
   22b9c:	strd	r8, [sp, #16]
   22ba0:	mov	r9, #0
   22ba4:	strd	sl, [sp, #24]
   22ba8:	mov	fp, r1
   22bac:	mov	r1, #1
   22bb0:	str	lr, [sp, #32]
   22bb4:	sub	sp, sp, #44	; 0x2c
   22bb8:	mov	sl, r2
   22bbc:	ldrb	r8, [sp, #80]	; 0x50
   22bc0:	str	r9, [sp, #20]
   22bc4:	bl	2eaa0 <ftello64@plt+0x1d460>
   22bc8:	subs	r4, r0, #0
   22bcc:	beq	22f88 <ftello64@plt+0x11948>
   22bd0:	mov	r1, #1
   22bd4:	mov	r0, #40	; 0x28
   22bd8:	bl	2eaa0 <ftello64@plt+0x1d460>
   22bdc:	subs	r6, r0, #0
   22be0:	beq	22fc8 <ftello64@plt+0x11988>
   22be4:	ldrb	ip, [r6, #16]
   22be8:	add	lr, sp, #20
   22bec:	mov	r0, fp
   22bf0:	add	r3, r6, #36	; 0x24
   22bf4:	add	r2, r6, #12
   22bf8:	mov	r1, r4
   22bfc:	bfi	ip, r8, #0, #1
   22c00:	strb	ip, [r6, #16]
   22c04:	str	lr, [sp]
   22c08:	str	sl, [sp, #4]
   22c0c:	str	r9, [sp, #8]
   22c10:	bl	1cae8 <ftello64@plt+0xb4a8>
   22c14:	subs	sl, r0, #0
   22c18:	bne	23068 <ftello64@plt+0x11a28>
   22c1c:	ldrb	r3, [r7]
   22c20:	cmp	r3, #0
   22c24:	beq	22c4c <ftello64@plt+0x1160c>
   22c28:	mov	ip, #1
   22c2c:	asr	r1, r3, #5
   22c30:	and	r0, r3, #31
   22c34:	ldrb	r3, [r7, #1]!
   22c38:	ldr	r2, [r4, r1, lsl #2]
   22c3c:	cmp	r3, #0
   22c40:	orr	r2, r2, ip, lsl r0
   22c44:	str	r2, [r4, r1, lsl #2]
   22c48:	bne	22c2c <ftello64@plt+0x115ec>
   22c4c:	cmp	r8, #0
   22c50:	beq	22ce4 <ftello64@plt+0x116a4>
   22c54:	ubfx	r1, r4, #2, #1
   22c58:	cmp	r1, #0
   22c5c:	moveq	r3, r1
   22c60:	beq	22c74 <ftello64@plt+0x11634>
   22c64:	ldr	r2, [r4]
   22c68:	mov	r3, #1
   22c6c:	mvn	r2, r2
   22c70:	str	r2, [r4]
   22c74:	ldr	ip, [r4, r1, lsl #2]
   22c78:	rsb	lr, r1, #8
   22c7c:	add	r2, r4, r1, lsl #2
   22c80:	lsr	lr, lr, #1
   22c84:	ldr	r0, [r2, #4]
   22c88:	cmp	lr, #4
   22c8c:	mvn	ip, ip
   22c90:	str	ip, [r4, r1, lsl #2]
   22c94:	mvn	r1, r0
   22c98:	ldr	lr, [r2, #8]
   22c9c:	ldr	ip, [r2, #12]
   22ca0:	ldr	r0, [r2, #16]
   22ca4:	mvn	lr, lr
   22ca8:	stmib	r2, {r1, lr}
   22cac:	mvn	ip, ip
   22cb0:	ldr	r1, [r2, #20]
   22cb4:	mvn	r0, r0
   22cb8:	str	ip, [r2, #12]
   22cbc:	str	r0, [r2, #16]
   22cc0:	mvn	r1, r1
   22cc4:	str	r1, [r2, #20]
   22cc8:	bne	22f34 <ftello64@plt+0x118f4>
   22ccc:	ldr	r1, [r2, #24]
   22cd0:	ldr	r3, [r2, #28]
   22cd4:	mvn	r1, r1
   22cd8:	mvn	r3, r3
   22cdc:	str	r1, [r2, #24]
   22ce0:	str	r3, [r2, #28]
   22ce4:	ldr	r3, [r5, #92]	; 0x5c
   22ce8:	cmp	r3, #1
   22cec:	ble	22d94 <ftello64@plt+0x11754>
   22cf0:	ldr	r3, [r5, #60]	; 0x3c
   22cf4:	add	r2, r4, #8
   22cf8:	add	r0, r3, #8
   22cfc:	orr	r1, r3, r4
   22d00:	cmp	r4, r0
   22d04:	cmpcc	r3, r2
   22d08:	movcs	r2, #1
   22d0c:	movcc	r2, #0
   22d10:	tst	r1, #7
   22d14:	movne	r2, #0
   22d18:	cmp	r2, #0
   22d1c:	beq	22fe4 <ftello64@plt+0x119a4>
   22d20:	ldr	ip, [r3]
   22d24:	ldr	r1, [r4]
   22d28:	ldr	r2, [r3, #4]
   22d2c:	ldr	r0, [r4, #4]
   22d30:	and	r1, r1, ip
   22d34:	ldr	ip, [r4, #8]
   22d38:	ldr	lr, [r4, #12]
   22d3c:	and	r2, r2, r0
   22d40:	stm	r4, {r1, r2}
   22d44:	ldrd	r0, [r3, #8]
   22d48:	and	r0, r0, ip
   22d4c:	and	r1, r1, lr
   22d50:	ldr	ip, [r4, #16]
   22d54:	strd	r0, [r4, #8]
   22d58:	ldr	r2, [r3, #16]
   22d5c:	ldr	r0, [r3, #20]
   22d60:	ldr	lr, [r4, #20]
   22d64:	and	r2, r2, ip
   22d68:	ldr	ip, [r4, #24]
   22d6c:	str	r2, [r4, #16]
   22d70:	ldr	r2, [r4, #28]
   22d74:	and	r0, r0, lr
   22d78:	str	r0, [r4, #20]
   22d7c:	ldr	r1, [r3, #24]
   22d80:	ldr	r3, [r3, #28]
   22d84:	and	r1, r1, ip
   22d88:	and	r3, r3, r2
   22d8c:	str	r1, [r4, #24]
   22d90:	str	r3, [r4, #28]
   22d94:	ldr	r2, [r5, #64]	; 0x40
   22d98:	mov	r7, #0
   22d9c:	str	r7, [sp, #28]
   22da0:	cmp	r2, #31
   22da4:	beq	230a8 <ftello64@plt+0x11a68>
   22da8:	ldr	r0, [r5, #56]	; 0x38
   22dac:	lsl	r3, r2, #5
   22db0:	add	r2, r2, #1
   22db4:	add	r9, r3, #4
   22db8:	mov	r1, #3
   22dbc:	add	r8, r0, r3
   22dc0:	str	r4, [sp, #24]
   22dc4:	add	r3, r3, #16
   22dc8:	str	r2, [r5, #64]	; 0x40
   22dcc:	mov	r7, #0
   22dd0:	strb	r1, [sp, #28]
   22dd4:	add	r1, r0, r3
   22dd8:	mvn	ip, #0
   22ddc:	ldrd	r2, [sp, #24]
   22de0:	adds	r9, r0, r9
   22de4:	str	r7, [r8, #4]
   22de8:	str	r7, [r8, #8]
   22dec:	str	r7, [r8, #12]
   22df0:	strd	r2, [r8, #24]
   22df4:	ldrb	r3, [r1, #14]
   22df8:	bic	r3, r3, #12
   22dfc:	strb	r3, [r1, #14]
   22e00:	str	r7, [r8, #16]
   22e04:	str	r7, [r8, #20]
   22e08:	str	ip, [r8, #32]
   22e0c:	beq	22f54 <ftello64@plt+0x11914>
   22e10:	ldr	r3, [r5, #92]	; 0x5c
   22e14:	cmp	r3, #1
   22e18:	ble	22f98 <ftello64@plt+0x11958>
   22e1c:	ldrb	r2, [r5, #88]	; 0x58
   22e20:	ldr	r3, [r5, #64]	; 0x40
   22e24:	orr	r2, r2, #2
   22e28:	cmp	r3, #31
   22e2c:	strb	r2, [r5, #88]	; 0x58
   22e30:	beq	230d4 <ftello64@plt+0x11a94>
   22e34:	lsl	r7, r3, #5
   22e38:	add	r3, r3, #1
   22e3c:	add	fp, r7, #4
   22e40:	mov	r2, #6
   22e44:	str	r6, [sp, #24]
   22e48:	add	sl, r0, r7
   22e4c:	str	r3, [r5, #64]	; 0x40
   22e50:	add	r7, r7, #16
   22e54:	mvn	ip, #0
   22e58:	strb	r2, [sp, #28]
   22e5c:	add	r1, r0, r7
   22e60:	mov	r7, #0
   22e64:	ldrd	r2, [sp, #24]
   22e68:	adds	fp, r0, fp
   22e6c:	str	r7, [sl, #4]
   22e70:	str	r7, [sl, #8]
   22e74:	str	r7, [sl, #12]
   22e78:	strd	r2, [sl, #24]
   22e7c:	ldrb	r3, [r1, #14]
   22e80:	bic	r3, r3, #12
   22e84:	strb	r3, [r1, #14]
   22e88:	str	r7, [sl, #16]
   22e8c:	str	r7, [sl, #20]
   22e90:	str	ip, [sl, #32]
   22e94:	beq	22f54 <ftello64@plt+0x11914>
   22e98:	ldr	r1, [r5, #64]	; 0x40
   22e9c:	mov	r2, #0
   22ea0:	mov	r3, #0
   22ea4:	strd	r2, [sp, #32]
   22ea8:	cmp	r1, #31
   22eac:	beq	230fc <ftello64@plt+0x11abc>
   22eb0:	lsl	r7, r1, #5
   22eb4:	add	r1, r1, #1
   22eb8:	add	r4, r7, #4
   22ebc:	mov	r3, #10
   22ec0:	mov	ip, #0
   22ec4:	str	r1, [r5, #64]	; 0x40
   22ec8:	add	r1, r0, r7
   22ecc:	add	r7, r7, #16
   22ed0:	strb	r3, [sp, #36]	; 0x24
   22ed4:	add	r4, r0, r4
   22ed8:	add	r0, r0, r7
   22edc:	ldrd	r2, [sp, #32]
   22ee0:	mvn	lr, #0
   22ee4:	str	ip, [r1, #4]
   22ee8:	str	r9, [r1, #8]
   22eec:	str	fp, [r1, #12]
   22ef0:	strd	r2, [r1, #24]
   22ef4:	ldrb	r3, [r0, #14]
   22ef8:	bic	r3, r3, #12
   22efc:	strb	r3, [r0, #14]
   22f00:	str	ip, [r1, #16]
   22f04:	str	ip, [r1, #20]
   22f08:	str	lr, [r1, #32]
   22f0c:	str	r4, [r8, #4]
   22f10:	str	r4, [sl, #4]
   22f14:	mov	r0, r4
   22f18:	add	sp, sp, #44	; 0x2c
   22f1c:	ldrd	r4, [sp]
   22f20:	ldrd	r6, [sp, #8]
   22f24:	ldrd	r8, [sp, #16]
   22f28:	ldrd	sl, [sp, #24]
   22f2c:	add	sp, sp, #32
   22f30:	pop	{pc}		; (ldr pc, [sp], #4)
   22f34:	add	r3, r3, #6
   22f38:	ldr	r2, [r4, r3, lsl #2]
   22f3c:	mvn	r2, r2
   22f40:	str	r2, [r4, r3, lsl #2]
   22f44:	ldr	r3, [r5, #92]	; 0x5c
   22f48:	cmp	r3, #1
   22f4c:	bgt	22cf0 <ftello64@plt+0x116b0>
   22f50:	b	22d94 <ftello64@plt+0x11754>
   22f54:	mov	r0, r4
   22f58:	mov	r4, #0
   22f5c:	bl	15568 <ftello64@plt+0x3f28>
   22f60:	ldr	r0, [r6]
   22f64:	bl	15568 <ftello64@plt+0x3f28>
   22f68:	ldr	r0, [r6, #4]
   22f6c:	bl	15568 <ftello64@plt+0x3f28>
   22f70:	ldr	r0, [r6, #8]
   22f74:	bl	15568 <ftello64@plt+0x3f28>
   22f78:	ldr	r0, [r6, #12]
   22f7c:	bl	15568 <ftello64@plt+0x3f28>
   22f80:	mov	r0, r6
   22f84:	bl	15568 <ftello64@plt+0x3f28>
   22f88:	ldr	r2, [sp, #84]	; 0x54
   22f8c:	mov	r3, #12
   22f90:	str	r3, [r2]
   22f94:	b	22f14 <ftello64@plt+0x118d4>
   22f98:	ldr	r0, [r6]
   22f9c:	mov	r4, r9
   22fa0:	bl	15568 <ftello64@plt+0x3f28>
   22fa4:	ldr	r0, [r6, #4]
   22fa8:	bl	15568 <ftello64@plt+0x3f28>
   22fac:	ldr	r0, [r6, #8]
   22fb0:	bl	15568 <ftello64@plt+0x3f28>
   22fb4:	ldr	r0, [r6, #12]
   22fb8:	bl	15568 <ftello64@plt+0x3f28>
   22fbc:	mov	r0, r6
   22fc0:	bl	15568 <ftello64@plt+0x3f28>
   22fc4:	b	22f14 <ftello64@plt+0x118d4>
   22fc8:	mov	r0, r4
   22fcc:	mov	r4, r6
   22fd0:	bl	15568 <ftello64@plt+0x3f28>
   22fd4:	ldr	r2, [sp, #84]	; 0x54
   22fd8:	mov	r3, #12
   22fdc:	str	r3, [r2]
   22fe0:	b	22f14 <ftello64@plt+0x118d4>
   22fe4:	ldr	r1, [r3]
   22fe8:	ldr	r2, [r4]
   22fec:	ldr	r0, [r4, #4]
   22ff0:	and	r2, r2, r1
   22ff4:	ldr	r1, [r4, #8]
   22ff8:	str	r2, [r4]
   22ffc:	ldr	ip, [r3, #4]
   23000:	ldr	r2, [r4, #12]
   23004:	and	r0, r0, ip
   23008:	ldr	ip, [r4, #16]
   2300c:	str	r0, [r4, #4]
   23010:	ldr	lr, [r3, #8]
   23014:	ldr	r0, [r4, #20]
   23018:	and	r1, r1, lr
   2301c:	str	r1, [r4, #8]
   23020:	ldr	lr, [r3, #12]
   23024:	ldr	r1, [r4, #24]
   23028:	and	r2, r2, lr
   2302c:	str	r2, [r4, #12]
   23030:	ldr	lr, [r3, #16]
   23034:	ldr	r2, [r4, #28]
   23038:	and	ip, ip, lr
   2303c:	str	ip, [r4, #16]
   23040:	ldr	ip, [r3, #20]
   23044:	and	r0, r0, ip
   23048:	str	r0, [r4, #20]
   2304c:	ldr	r0, [r3, #24]
   23050:	and	r1, r1, r0
   23054:	str	r1, [r4, #24]
   23058:	ldr	r3, [r3, #28]
   2305c:	and	r3, r3, r2
   23060:	str	r3, [r4, #28]
   23064:	b	22d94 <ftello64@plt+0x11754>
   23068:	mov	r0, r4
   2306c:	mov	r4, r9
   23070:	bl	15568 <ftello64@plt+0x3f28>
   23074:	ldr	r0, [r6]
   23078:	bl	15568 <ftello64@plt+0x3f28>
   2307c:	ldr	r0, [r6, #4]
   23080:	bl	15568 <ftello64@plt+0x3f28>
   23084:	ldr	r0, [r6, #8]
   23088:	bl	15568 <ftello64@plt+0x3f28>
   2308c:	ldr	r0, [r6, #12]
   23090:	bl	15568 <ftello64@plt+0x3f28>
   23094:	mov	r0, r6
   23098:	bl	15568 <ftello64@plt+0x3f28>
   2309c:	ldr	r3, [sp, #84]	; 0x54
   230a0:	str	sl, [r3]
   230a4:	b	22f14 <ftello64@plt+0x118d4>
   230a8:	mov	r0, #996	; 0x3e4
   230ac:	bl	2eb14 <ftello64@plt+0x1d4d4>
   230b0:	cmp	r0, #0
   230b4:	beq	22f54 <ftello64@plt+0x11914>
   230b8:	ldr	r1, [r5, #56]	; 0x38
   230bc:	mov	r3, r7
   230c0:	mov	r2, #1
   230c4:	mov	r9, #4
   230c8:	str	r0, [r5, #56]	; 0x38
   230cc:	str	r1, [r0]
   230d0:	b	22db8 <ftello64@plt+0x11778>
   230d4:	mov	r0, #996	; 0x3e4
   230d8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   230dc:	cmp	r0, #0
   230e0:	beq	22f54 <ftello64@plt+0x11914>
   230e4:	ldr	r2, [r5, #56]	; 0x38
   230e8:	mov	r3, #1
   230ec:	mov	fp, #4
   230f0:	str	r0, [r5, #56]	; 0x38
   230f4:	str	r2, [r0]
   230f8:	b	22e40 <ftello64@plt+0x11800>
   230fc:	mov	r0, #996	; 0x3e4
   23100:	bl	2eb14 <ftello64@plt+0x1d4d4>
   23104:	cmp	r0, #0
   23108:	beq	23124 <ftello64@plt+0x11ae4>
   2310c:	ldr	r3, [r5, #56]	; 0x38
   23110:	mov	r4, #4
   23114:	mov	r1, #1
   23118:	str	r0, [r5, #56]	; 0x38
   2311c:	str	r3, [r0]
   23120:	b	22ebc <ftello64@plt+0x1187c>
   23124:	mov	r4, r0
   23128:	b	22f14 <ftello64@plt+0x118d4>
   2312c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   23130:	mov	r4, r0
   23134:	mov	r5, r2
   23138:	strd	r6, [sp, #8]
   2313c:	subs	r6, r1, #0
   23140:	strd	r8, [sp, #16]
   23144:	str	sl, [sp, #24]
   23148:	str	lr, [sp, #28]
   2314c:	beq	23168 <ftello64@plt+0x11b28>
   23150:	ldr	r3, [r6, #4]
   23154:	cmp	r2, #0
   23158:	cmpne	r3, #0
   2315c:	bgt	231a8 <ftello64@plt+0x11b68>
   23160:	cmp	r3, #0
   23164:	bgt	231b4 <ftello64@plt+0x11b74>
   23168:	cmp	r5, #0
   2316c:	beq	2317c <ftello64@plt+0x11b3c>
   23170:	ldr	r3, [r5, #4]
   23174:	cmp	r3, #0
   23178:	bgt	231e8 <ftello64@plt+0x11ba8>
   2317c:	mov	r3, #0
   23180:	mov	r0, r3
   23184:	str	r3, [r4]
   23188:	str	r3, [r4, #4]
   2318c:	str	r3, [r4, #8]
   23190:	ldrd	r4, [sp]
   23194:	ldrd	r6, [sp, #8]
   23198:	ldrd	r8, [sp, #16]
   2319c:	ldr	sl, [sp, #24]
   231a0:	add	sp, sp, #28
   231a4:	pop	{pc}		; (ldr pc, [sp], #4)
   231a8:	ldr	r2, [r2, #4]
   231ac:	cmp	r2, #0
   231b0:	bgt	2321c <ftello64@plt+0x11bdc>
   231b4:	lsl	r0, r3, #2
   231b8:	str	r3, [r4]
   231bc:	str	r3, [r4, #4]
   231c0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   231c4:	cmp	r0, #0
   231c8:	str	r0, [r4, #8]
   231cc:	beq	23308 <ftello64@plt+0x11cc8>
   231d0:	ldr	r2, [r6, #4]
   231d4:	ldr	r1, [r6, #8]
   231d8:	lsl	r2, r2, #2
   231dc:	bl	1131c <memcpy@plt>
   231e0:	mov	r0, #0
   231e4:	b	23190 <ftello64@plt+0x11b50>
   231e8:	lsl	r0, r3, #2
   231ec:	str	r3, [r4]
   231f0:	str	r3, [r4, #4]
   231f4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   231f8:	cmp	r0, #0
   231fc:	str	r0, [r4, #8]
   23200:	beq	23308 <ftello64@plt+0x11cc8>
   23204:	ldr	r2, [r5, #4]
   23208:	ldr	r1, [r5, #8]
   2320c:	lsl	r2, r2, #2
   23210:	bl	1131c <memcpy@plt>
   23214:	mov	r0, #0
   23218:	b	23190 <ftello64@plt+0x11b50>
   2321c:	add	r3, r3, r2
   23220:	lsl	r0, r3, #2
   23224:	str	r3, [r4]
   23228:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2322c:	cmp	r0, #0
   23230:	str	r0, [r4, #8]
   23234:	beq	2331c <ftello64@plt+0x11cdc>
   23238:	ldr	r7, [r6, #4]
   2323c:	ldr	r8, [r5, #4]
   23240:	cmp	r7, #0
   23244:	ble	23324 <ftello64@plt+0x11ce4>
   23248:	ldr	r1, [r6, #8]
   2324c:	cmp	r8, #0
   23250:	movle	r6, #0
   23254:	movle	lr, r0
   23258:	movle	r3, r6
   2325c:	mov	r9, r1
   23260:	ble	232f0 <ftello64@plt+0x11cb0>
   23264:	mov	r6, #0
   23268:	mov	lr, r0
   2326c:	ldr	sl, [r5, #8]
   23270:	mov	ip, r6
   23274:	mov	r3, r6
   23278:	b	23284 <ftello64@plt+0x11c44>
   2327c:	cmp	r8, ip
   23280:	ble	232f0 <ftello64@plt+0x11cb0>
   23284:	ldr	r2, [r1]
   23288:	add	r6, r6, #1
   2328c:	ldr	r1, [sl, ip, lsl #2]
   23290:	cmp	r2, r1
   23294:	addgt	ip, ip, #1
   23298:	strgt	r1, [lr]
   2329c:	bgt	232ac <ftello64@plt+0x11c6c>
   232a0:	add	r3, r3, #1
   232a4:	addeq	ip, ip, #1
   232a8:	str	r2, [lr]
   232ac:	cmp	r7, r3
   232b0:	add	r1, r9, r3, lsl #2
   232b4:	add	lr, lr, #4
   232b8:	bgt	2327c <ftello64@plt+0x11c3c>
   232bc:	cmp	r8, ip
   232c0:	bgt	232d0 <ftello64@plt+0x11c90>
   232c4:	mov	r0, #0
   232c8:	str	r6, [r4, #4]
   232cc:	b	23190 <ftello64@plt+0x11b50>
   232d0:	ldr	r1, [r5, #8]
   232d4:	sub	r2, r8, ip
   232d8:	add	r0, r0, r6, lsl #2
   232dc:	add	r6, r6, r2
   232e0:	lsl	r2, r2, #2
   232e4:	add	r1, r1, ip, lsl #2
   232e8:	bl	1131c <memcpy@plt>
   232ec:	b	232c4 <ftello64@plt+0x11c84>
   232f0:	sub	r3, r7, r3
   232f4:	mov	r0, lr
   232f8:	lsl	r2, r3, #2
   232fc:	add	r6, r6, r3
   23300:	bl	1131c <memcpy@plt>
   23304:	b	232c4 <ftello64@plt+0x11c84>
   23308:	mov	r3, #0
   2330c:	mov	r0, #12
   23310:	str	r3, [r4]
   23314:	str	r3, [r4, #4]
   23318:	b	23190 <ftello64@plt+0x11b50>
   2331c:	mov	r0, #12
   23320:	b	23190 <ftello64@plt+0x11b50>
   23324:	mov	r6, #0
   23328:	mov	ip, r6
   2332c:	b	232bc <ftello64@plt+0x11c7c>
   23330:	strd	r4, [sp, #-24]!	; 0xffffffe8
   23334:	strd	r6, [sp, #8]
   23338:	subs	r7, r3, #0
   2333c:	subgt	r4, r1, #4
   23340:	subgt	r6, r2, #4
   23344:	str	r8, [sp, #16]
   23348:	movgt	r5, #0
   2334c:	movgt	r8, r0
   23350:	str	lr, [sp, #20]
   23354:	sub	sp, sp, #16
   23358:	bgt	23388 <ftello64@plt+0x11d48>
   2335c:	b	233ec <ftello64@plt+0x11dac>
   23360:	bl	20194 <ftello64@plt+0xeb54>
   23364:	str	r0, [r4]
   23368:	ldr	r0, [sp, #12]
   2336c:	bl	15568 <ftello64@plt+0x3f28>
   23370:	ldr	r3, [sp]
   23374:	cmp	r3, #0
   23378:	bne	233d0 <ftello64@plt+0x11d90>
   2337c:	add	r5, r5, #1
   23380:	cmp	r7, r5
   23384:	beq	233ec <ftello64@plt+0x11dac>
   23388:	ldr	r1, [r4, #4]!
   2338c:	ldr	ip, [r6, #4]!
   23390:	cmp	r1, #0
   23394:	streq	ip, [r4]
   23398:	beq	2337c <ftello64@plt+0x11d3c>
   2339c:	cmp	ip, #0
   233a0:	add	r2, ip, #4
   233a4:	add	r1, r1, #4
   233a8:	add	r0, sp, #4
   233ac:	beq	2337c <ftello64@plt+0x11d3c>
   233b0:	bl	2312c <ftello64@plt+0x11aec>
   233b4:	mov	r3, r0
   233b8:	add	r2, sp, #4
   233bc:	cmp	r3, #0
   233c0:	mov	r1, r8
   233c4:	mov	r0, sp
   233c8:	str	r3, [sp]
   233cc:	beq	23360 <ftello64@plt+0x11d20>
   233d0:	mov	r0, r3
   233d4:	add	sp, sp, #16
   233d8:	ldrd	r4, [sp]
   233dc:	ldrd	r6, [sp, #8]
   233e0:	ldr	r8, [sp, #16]
   233e4:	add	sp, sp, #20
   233e8:	pop	{pc}		; (ldr pc, [sp], #4)
   233ec:	mov	r3, #0
   233f0:	b	233d0 <ftello64@plt+0x11d90>
   233f4:	lsl	ip, r2, #2
   233f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   233fc:	mov	r4, r3
   23400:	strd	r6, [sp, #8]
   23404:	strd	r8, [sp, #16]
   23408:	mov	r8, r2
   2340c:	ldr	r9, [r3, #4]
   23410:	strd	sl, [sp, #24]
   23414:	mov	sl, r0
   23418:	mov	fp, r1
   2341c:	ldr	r2, [r0, #100]	; 0x64
   23420:	str	lr, [sp, #32]
   23424:	sub	sp, sp, #100	; 0x64
   23428:	ldr	r6, [r0, #84]	; 0x54
   2342c:	mov	r0, #0
   23430:	str	ip, [sp, #28]
   23434:	ldr	r3, [r2, r8, lsl #2]
   23438:	add	r2, r2, ip
   2343c:	cmp	r3, r0
   23440:	str	r3, [sp, #20]
   23444:	str	r0, [sp, #60]	; 0x3c
   23448:	beq	237fc <ftello64@plt+0x121bc>
   2344c:	cmp	r9, #0
   23450:	bne	2348c <ftello64@plt+0x11e4c>
   23454:	ldr	r3, [r1]
   23458:	str	r9, [r3, r8, lsl #2]
   2345c:	ldr	r3, [r2]
   23460:	ldrb	r9, [r3, #52]	; 0x34
   23464:	ands	r9, r9, #64	; 0x40
   23468:	bne	235b0 <ftello64@plt+0x11f70>
   2346c:	mov	r0, r9
   23470:	add	sp, sp, #100	; 0x64
   23474:	ldrd	r4, [sp]
   23478:	ldrd	r6, [sp, #8]
   2347c:	ldrd	r8, [sp, #16]
   23480:	ldrd	sl, [sp, #24]
   23484:	add	sp, sp, #32
   23488:	pop	{pc}		; (ldr pc, [sp], #4)
   2348c:	mov	r2, r4
   23490:	mov	r1, r6
   23494:	str	r0, [sp, #64]	; 0x40
   23498:	add	r0, sp, #64	; 0x40
   2349c:	bl	20194 <ftello64@plt+0xeb54>
   234a0:	ldr	r9, [sp, #64]	; 0x40
   234a4:	mov	r2, r0
   234a8:	cmp	r9, #0
   234ac:	bne	2346c <ftello64@plt+0x11e2c>
   234b0:	mov	r5, r0
   234b4:	ldr	r7, [r5, #28]!
   234b8:	cmp	r7, #0
   234bc:	bne	2353c <ftello64@plt+0x11efc>
   234c0:	ldr	r3, [r4, #4]
   234c4:	str	r2, [sp, #24]
   234c8:	lsl	r0, r3, #2
   234cc:	str	r3, [r2, #28]
   234d0:	str	r9, [r2, #32]
   234d4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   234d8:	ldr	r2, [sp, #24]
   234dc:	cmp	r0, #0
   234e0:	str	r0, [r2, #36]	; 0x24
   234e4:	beq	23534 <ftello64@plt+0x11ef4>
   234e8:	ldr	r3, [r4, #4]
   234ec:	str	r7, [sp, #64]	; 0x40
   234f0:	cmp	r3, #0
   234f4:	bgt	23508 <ftello64@plt+0x11ec8>
   234f8:	b	2353c <ftello64@plt+0x11efc>
   234fc:	ldr	r3, [r4, #4]
   23500:	cmp	r7, r3
   23504:	bge	2353c <ftello64@plt+0x11efc>
   23508:	ldr	r3, [r4, #8]
   2350c:	mov	r0, r5
   23510:	ldr	r1, [r6, #28]
   23514:	ldr	r3, [r3, r7, lsl #2]
   23518:	add	r7, r7, #1
   2351c:	add	r3, r3, r3, lsl #1
   23520:	add	r1, r1, r3, lsl #2
   23524:	bl	1b980 <ftello64@plt+0xa340>
   23528:	cmp	r0, #0
   2352c:	str	r0, [sp, #64]	; 0x40
   23530:	beq	234fc <ftello64@plt+0x11ebc>
   23534:	mov	r9, #12
   23538:	b	2346c <ftello64@plt+0x11e2c>
   2353c:	ldr	r3, [sp, #20]
   23540:	mov	r2, r5
   23544:	mov	r0, r4
   23548:	add	r3, r3, #4
   2354c:	mov	r1, r3
   23550:	str	r3, [sp, #36]	; 0x24
   23554:	bl	1b798 <ftello64@plt+0xa158>
   23558:	cmp	r0, #0
   2355c:	str	r0, [sp, #60]	; 0x3c
   23560:	bne	23d5c <ftello64@plt+0x1271c>
   23564:	ldr	r9, [fp, #20]
   23568:	cmp	r9, #0
   2356c:	bne	23a7c <ftello64@plt+0x1243c>
   23570:	mov	r2, r4
   23574:	mov	r1, r6
   23578:	ldr	r4, [fp]
   2357c:	add	r0, sp, #60	; 0x3c
   23580:	bl	20194 <ftello64@plt+0xeb54>
   23584:	ldr	r9, [sp, #60]	; 0x3c
   23588:	str	r0, [r4, r8, lsl #2]
   2358c:	cmp	r9, #0
   23590:	bne	2346c <ftello64@plt+0x11e2c>
   23594:	ldr	r3, [sp, #28]
   23598:	ldr	r2, [sl, #100]	; 0x64
   2359c:	add	r2, r2, r3
   235a0:	ldr	r3, [r2]
   235a4:	ldrb	r9, [r3, #52]	; 0x34
   235a8:	ands	r9, r9, #64	; 0x40
   235ac:	beq	2346c <ftello64@plt+0x11e2c>
   235b0:	ldr	ip, [sl, #108]	; 0x6c
   235b4:	cmp	ip, #0
   235b8:	ble	23834 <ftello64@plt+0x121f4>
   235bc:	ldr	r0, [sl, #116]	; 0x74
   235c0:	mov	r2, ip
   235c4:	mov	lr, #0
   235c8:	add	r3, r2, lr
   235cc:	asr	r3, r3, #1
   235d0:	add	r1, r3, r3, lsl #1
   235d4:	add	r1, r0, r1, lsl #3
   235d8:	ldr	r1, [r1, #4]
   235dc:	cmp	r8, r1
   235e0:	bgt	23a0c <ftello64@plt+0x123cc>
   235e4:	cmp	r3, lr
   235e8:	ble	23634 <ftello64@plt+0x11ff4>
   235ec:	add	r2, r3, lr
   235f0:	asr	r2, r2, #1
   235f4:	add	r1, r2, r2, lsl #1
   235f8:	add	r1, r0, r1, lsl #3
   235fc:	ldr	r1, [r1, #4]
   23600:	cmp	r8, r1
   23604:	ble	23624 <ftello64@plt+0x11fe4>
   23608:	b	23a00 <ftello64@plt+0x123c0>
   2360c:	add	r1, r3, r3, lsl #1
   23610:	add	r1, r0, r1, lsl #3
   23614:	ldr	r1, [r1, #4]
   23618:	cmp	r8, r1
   2361c:	bgt	23a0c <ftello64@plt+0x123cc>
   23620:	mov	r2, r3
   23624:	add	r3, lr, r2
   23628:	cmp	lr, r2
   2362c:	asr	r3, r3, #1
   23630:	blt	2360c <ftello64@plt+0x11fcc>
   23634:	cmp	ip, lr
   23638:	str	lr, [sp, #44]	; 0x2c
   2363c:	ble	23834 <ftello64@plt+0x121f4>
   23640:	add	r3, lr, lr, lsl #1
   23644:	lsl	r3, r3, #3
   23648:	add	r0, r0, r3
   2364c:	str	r3, [sp, #48]	; 0x30
   23650:	ldr	r3, [r0, #4]
   23654:	cmp	r8, r3
   23658:	bne	23834 <ftello64@plt+0x121f4>
   2365c:	ldr	r3, [sp, #20]
   23660:	ldr	r7, [sl, #84]	; 0x54
   23664:	ldr	r0, [r3, #8]
   23668:	mov	r3, #0
   2366c:	str	r3, [sp, #64]	; 0x40
   23670:	cmp	r0, r3
   23674:	ble	23834 <ftello64@plt+0x121f4>
   23678:	add	r2, fp, #24
   2367c:	mov	r9, r8
   23680:	mov	r8, r3
   23684:	str	r2, [sp, #36]	; 0x24
   23688:	add	r2, fp, #20
   2368c:	str	r2, [sp, #40]	; 0x28
   23690:	b	236a8 <ftello64@plt+0x12068>
   23694:	cmp	r3, #4
   23698:	beq	236e0 <ftello64@plt+0x120a0>
   2369c:	add	r8, r8, #1
   236a0:	cmp	r8, r0
   236a4:	bge	23828 <ftello64@plt+0x121e8>
   236a8:	ldr	r3, [sp, #20]
   236ac:	ldr	r2, [fp, #8]
   236b0:	ldr	r1, [r3, #12]
   236b4:	ldr	r3, [r7]
   236b8:	ldr	r6, [r1, r8, lsl #2]
   236bc:	add	r3, r3, r6, lsl #3
   236c0:	cmp	r6, r2
   236c4:	ldrb	r3, [r3, #4]
   236c8:	bne	23694 <ftello64@plt+0x12054>
   236cc:	ldr	r2, [fp, #12]
   236d0:	cmp	r9, r2
   236d4:	beq	2369c <ftello64@plt+0x1205c>
   236d8:	cmp	r3, #4
   236dc:	bne	2369c <ftello64@plt+0x1205c>
   236e0:	add	r3, r6, r6, lsl #1
   236e4:	ldr	r4, [sl, #116]	; 0x74
   236e8:	lsl	r2, r6, #2
   236ec:	str	r8, [sp, #52]	; 0x34
   236f0:	lsl	r3, r3, #2
   236f4:	ldr	r5, [sp, #44]	; 0x2c
   236f8:	mov	r8, r2
   236fc:	str	r3, [sp, #32]
   23700:	ldr	r3, [sp, #48]	; 0x30
   23704:	add	r4, r4, r3
   23708:	ldr	r3, [r4]
   2370c:	cmp	r6, r3
   23710:	bne	237d8 <ftello64@plt+0x12198>
   23714:	ldr	r3, [r4, #8]
   23718:	ldr	ip, [r4, #12]
   2371c:	sub	ip, ip, r3
   23720:	cmp	ip, #0
   23724:	add	ip, r9, ip
   23728:	beq	23858 <ftello64@plt+0x12218>
   2372c:	ldr	r3, [r7, #12]
   23730:	ldr	r0, [r3, r8]
   23734:	ldr	r3, [fp, #12]
   23738:	cmp	ip, r3
   2373c:	bgt	237d8 <ftello64@plt+0x12198>
   23740:	ldr	r3, [fp]
   23744:	ldr	r2, [r3, ip, lsl #2]
   23748:	cmp	r2, #0
   2374c:	beq	237d8 <ftello64@plt+0x12198>
   23750:	ldr	r3, [r2, #8]
   23754:	cmp	r3, #0
   23758:	ble	237d8 <ftello64@plt+0x12198>
   2375c:	subs	r3, r3, #1
   23760:	ldr	lr, [r2, #12]
   23764:	moveq	r1, r3
   23768:	beq	237cc <ftello64@plt+0x1218c>
   2376c:	mov	r1, #0
   23770:	str	ip, [sp, #24]
   23774:	add	r2, r3, r1
   23778:	lsr	r2, r2, #1
   2377c:	ldr	ip, [lr, r2, lsl #2]
   23780:	cmp	r0, ip
   23784:	bgt	23848 <ftello64@plt+0x12208>
   23788:	cmp	r2, r1
   2378c:	bls	237c8 <ftello64@plt+0x12188>
   23790:	add	r3, r2, r1
   23794:	lsr	r3, r3, #1
   23798:	ldr	ip, [lr, r3, lsl #2]
   2379c:	cmp	r0, ip
   237a0:	ble	237b8 <ftello64@plt+0x12178>
   237a4:	b	2383c <ftello64@plt+0x121fc>
   237a8:	ldr	ip, [lr, r2, lsl #2]
   237ac:	cmp	r0, ip
   237b0:	bgt	23848 <ftello64@plt+0x12208>
   237b4:	mov	r3, r2
   237b8:	add	r2, r1, r3
   237bc:	cmp	r1, r3
   237c0:	lsr	r2, r2, #1
   237c4:	bcc	237a8 <ftello64@plt+0x12168>
   237c8:	ldr	ip, [sp, #24]
   237cc:	ldr	r3, [lr, r1, lsl #2]
   237d0:	cmp	r0, r3
   237d4:	beq	23870 <ftello64@plt+0x12230>
   237d8:	ldrb	r3, [r4, #20]
   237dc:	add	r5, r5, #1
   237e0:	add	r4, r4, #24
   237e4:	cmp	r3, #0
   237e8:	bne	23708 <ftello64@plt+0x120c8>
   237ec:	ldr	r3, [sp, #20]
   237f0:	ldr	r8, [sp, #52]	; 0x34
   237f4:	ldr	r0, [r3, #8]
   237f8:	b	2369c <ftello64@plt+0x1205c>
   237fc:	ldr	r5, [r1]
   23800:	cmp	r9, r0
   23804:	streq	r9, [r5, r8, lsl #2]
   23808:	beq	2346c <ftello64@plt+0x11e2c>
   2380c:	mov	r2, r4
   23810:	mov	r1, r6
   23814:	add	r0, sp, #60	; 0x3c
   23818:	bl	20194 <ftello64@plt+0xeb54>
   2381c:	str	r0, [r5, r8, lsl #2]
   23820:	ldr	r9, [sp, #60]	; 0x3c
   23824:	b	2346c <ftello64@plt+0x11e2c>
   23828:	ldr	r3, [sp, #64]	; 0x40
   2382c:	cmp	r3, #0
   23830:	bne	23e3c <ftello64@plt+0x127fc>
   23834:	mov	r9, #0
   23838:	b	2346c <ftello64@plt+0x11e2c>
   2383c:	mov	r1, r3
   23840:	mov	r3, r2
   23844:	mov	r2, r1
   23848:	add	r1, r2, #1
   2384c:	cmp	r3, r1
   23850:	bhi	23774 <ftello64@plt+0x12134>
   23854:	b	237c8 <ftello64@plt+0x12188>
   23858:	ldr	r3, [r7, #20]
   2385c:	ldr	r2, [sp, #32]
   23860:	add	r3, r3, r2
   23864:	ldr	r3, [r3, #8]
   23868:	ldr	r0, [r3]
   2386c:	b	23734 <ftello64@plt+0x120f4>
   23870:	mov	r3, r6
   23874:	str	r9, [sp]
   23878:	stmib	sp, {r0, ip}
   2387c:	mov	r0, sl
   23880:	ldr	r2, [sp, #36]	; 0x24
   23884:	ldr	r1, [sp, #40]	; 0x28
   23888:	bl	1e160 <ftello64@plt+0xcb20>
   2388c:	cmp	r0, #0
   23890:	bne	237d8 <ftello64@plt+0x12198>
   23894:	ldr	r1, [sp, #64]	; 0x40
   23898:	cmp	r1, #0
   2389c:	beq	23a1c <ftello64@plt+0x123dc>
   238a0:	add	r4, sp, #64	; 0x40
   238a4:	add	r0, sp, #80	; 0x50
   238a8:	mov	r1, r5
   238ac:	str	r6, [sp, #72]	; 0x48
   238b0:	str	r9, [sp, #76]	; 0x4c
   238b4:	bl	1b584 <ftello64@plt+0x9f44>
   238b8:	cmp	r0, #0
   238bc:	beq	23dcc <ftello64@plt+0x1278c>
   238c0:	ldr	r2, [sp, #28]
   238c4:	mov	r1, r4
   238c8:	mov	r0, sl
   238cc:	ldr	r3, [sp, #64]	; 0x40
   238d0:	ldr	r4, [r3, r2]
   238d4:	bl	23e44 <ftello64@plt+0x12804>
   238d8:	cmp	r0, #0
   238dc:	bne	23d64 <ftello64@plt+0x12724>
   238e0:	ldr	r1, [fp, #4]
   238e4:	ldr	r2, [sp, #64]	; 0x40
   238e8:	cmp	r1, #0
   238ec:	beq	23908 <ftello64@plt+0x122c8>
   238f0:	add	r3, r9, #1
   238f4:	mov	r0, r7
   238f8:	bl	23330 <ftello64@plt+0x11cf0>
   238fc:	cmp	r0, #0
   23900:	bne	23d64 <ftello64@plt+0x12724>
   23904:	ldr	r2, [sp, #64]	; 0x40
   23908:	ldr	r3, [sp, #28]
   2390c:	ldr	lr, [sp, #84]	; 0x54
   23910:	str	r4, [r2, r3]
   23914:	cmp	lr, #0
   23918:	ble	23998 <ftello64@plt+0x12358>
   2391c:	sub	r4, lr, #1
   23920:	ldr	r1, [sp, #88]	; 0x58
   23924:	cmp	r4, #0
   23928:	mov	r0, r4
   2392c:	movne	r2, #0
   23930:	beq	23e14 <ftello64@plt+0x127d4>
   23934:	add	r3, r0, r2
   23938:	lsr	r3, r3, #1
   2393c:	ldr	ip, [r1, r3, lsl #2]
   23940:	cmp	r5, ip
   23944:	bgt	239f0 <ftello64@plt+0x123b0>
   23948:	cmp	r3, r2
   2394c:	bls	23988 <ftello64@plt+0x12348>
   23950:	add	r0, r3, r2
   23954:	lsr	r0, r0, #1
   23958:	ldr	ip, [r1, r0, lsl #2]
   2395c:	cmp	r5, ip
   23960:	ble	23978 <ftello64@plt+0x12338>
   23964:	b	239e4 <ftello64@plt+0x123a4>
   23968:	ldr	ip, [r1, r3, lsl #2]
   2396c:	cmp	r5, ip
   23970:	bgt	239f0 <ftello64@plt+0x123b0>
   23974:	mov	r0, r3
   23978:	add	r3, r2, r0
   2397c:	cmp	r2, r0
   23980:	lsr	r3, r3, #1
   23984:	bcc	23968 <ftello64@plt+0x12328>
   23988:	lsl	r3, r2, #2
   2398c:	ldr	r3, [r1, r3]!
   23990:	cmp	r5, r3
   23994:	beq	239a8 <ftello64@plt+0x12368>
   23998:	ldr	r4, [sl, #116]	; 0x74
   2399c:	add	r3, r5, r5, lsl #1
   239a0:	add	r4, r4, r3, lsl #3
   239a4:	b	237d8 <ftello64@plt+0x12198>
   239a8:	cmp	lr, r2
   239ac:	movgt	lr, #0
   239b0:	movle	lr, #1
   239b4:	orrs	r3, lr, r2, lsr #31
   239b8:	bne	23998 <ftello64@plt+0x12358>
   239bc:	cmp	r2, r4
   239c0:	str	r4, [sp, #84]	; 0x54
   239c4:	bge	23998 <ftello64@plt+0x12358>
   239c8:	ldr	r3, [r1, #4]
   239cc:	add	r2, r2, #1
   239d0:	str	r3, [r1], #4
   239d4:	ldr	r3, [sp, #84]	; 0x54
   239d8:	cmp	r2, r3
   239dc:	blt	239c8 <ftello64@plt+0x12388>
   239e0:	b	23998 <ftello64@plt+0x12358>
   239e4:	mov	r2, r0
   239e8:	mov	r0, r3
   239ec:	mov	r3, r2
   239f0:	add	r2, r3, #1
   239f4:	cmp	r2, r0
   239f8:	bcc	23934 <ftello64@plt+0x122f4>
   239fc:	b	23988 <ftello64@plt+0x12348>
   23a00:	mov	r1, r2
   23a04:	mov	r2, r3
   23a08:	mov	r3, r1
   23a0c:	add	lr, r3, #1
   23a10:	cmp	lr, r2
   23a14:	blt	235c8 <ftello64@plt+0x11f88>
   23a18:	b	23634 <ftello64@plt+0x11ff4>
   23a1c:	ldrd	r2, [fp]
   23a20:	add	r4, sp, #64	; 0x40
   23a24:	ldr	ip, [fp, #20]
   23a28:	ldr	r0, [fp, #24]
   23a2c:	strd	r2, [sp, #64]	; 0x40
   23a30:	ldrd	r2, [fp, #8]
   23a34:	cmp	ip, #0
   23a38:	strd	r2, [r4, #8]
   23a3c:	ldrd	r2, [fp, #16]
   23a40:	str	r0, [r4, #24]
   23a44:	strd	r2, [r4, #16]
   23a48:	ble	23d80 <ftello64@plt+0x12740>
   23a4c:	lsl	r0, ip, #2
   23a50:	str	ip, [sp, #80]	; 0x50
   23a54:	bl	2eb14 <ftello64@plt+0x1d4d4>
   23a58:	cmp	r0, #0
   23a5c:	str	r0, [sp, #88]	; 0x58
   23a60:	beq	23e28 <ftello64@plt+0x127e8>
   23a64:	ldr	r2, [fp, #20]
   23a68:	ldr	r1, [fp, #24]
   23a6c:	lsl	r2, r2, #2
   23a70:	bl	1131c <memcpy@plt>
   23a74:	add	r0, sp, #80	; 0x50
   23a78:	b	238a8 <ftello64@plt+0x12268>
   23a7c:	ldr	r3, [sl, #116]	; 0x74
   23a80:	str	r3, [sp, #32]
   23a84:	ble	23b74 <ftello64@plt+0x12534>
   23a88:	mov	r7, r0
   23a8c:	str	r9, [sp, #24]
   23a90:	mov	r9, r8
   23a94:	str	sl, [sp, #48]	; 0x30
   23a98:	ldr	r3, [fp, #24]
   23a9c:	ldr	r0, [sp, #32]
   23aa0:	ldr	r3, [r3, r7, lsl #2]
   23aa4:	add	r3, r3, r3, lsl #1
   23aa8:	add	r2, r0, r3, lsl #3
   23aac:	ldr	r1, [r2, #8]
   23ab0:	cmp	r9, r1
   23ab4:	ble	23b5c <ftello64@plt+0x1251c>
   23ab8:	ldr	r1, [r2, #4]
   23abc:	cmp	r9, r1
   23ac0:	bgt	23b5c <ftello64@plt+0x1251c>
   23ac4:	ldr	r1, [r2, #12]
   23ac8:	ldr	r2, [r0, r3, lsl #3]
   23acc:	ldr	r3, [r6]
   23ad0:	cmp	r9, r1
   23ad4:	ldr	r0, [r4, #4]
   23ad8:	ldr	r8, [r3, r2, lsl #3]
   23adc:	str	r0, [sp, #40]	; 0x28
   23ae0:	beq	23b80 <ftello64@plt+0x12540>
   23ae4:	cmp	r0, #0
   23ae8:	ble	23b5c <ftello64@plt+0x1251c>
   23aec:	mov	r5, #0
   23af0:	ldr	sl, [sp, #36]	; 0x24
   23af4:	b	23b04 <ftello64@plt+0x124c4>
   23af8:	cmp	r5, r0
   23afc:	bge	23b54 <ftello64@plt+0x12514>
   23b00:	ldr	r3, [r6]
   23b04:	ldr	r2, [r4, #8]
   23b08:	ldr	r1, [r2, r5, lsl #2]
   23b0c:	add	r5, r5, #1
   23b10:	add	r2, r3, r1, lsl #3
   23b14:	ldrb	r2, [r2, #4]
   23b18:	sub	r2, r2, #8
   23b1c:	cmp	r2, #1
   23b20:	bhi	23af8 <ftello64@plt+0x124b8>
   23b24:	ldr	r3, [r3, r1, lsl #3]
   23b28:	cmp	r8, r3
   23b2c:	bne	23af8 <ftello64@plt+0x124b8>
   23b30:	mov	r3, sl
   23b34:	mov	r2, r4
   23b38:	mov	r0, r6
   23b3c:	bl	1f8d4 <ftello64@plt+0xe294>
   23b40:	cmp	r0, #0
   23b44:	bne	23d5c <ftello64@plt+0x1271c>
   23b48:	ldr	r0, [r4, #4]
   23b4c:	cmp	r5, r0
   23b50:	blt	23b00 <ftello64@plt+0x124c0>
   23b54:	ldr	r3, [fp, #20]
   23b58:	str	r3, [sp, #24]
   23b5c:	ldr	r3, [sp, #24]
   23b60:	add	r7, r7, #1
   23b64:	cmp	r7, r3
   23b68:	blt	23a98 <ftello64@plt+0x12458>
   23b6c:	ldr	sl, [sp, #48]	; 0x30
   23b70:	mov	r8, r9
   23b74:	mov	r3, #0
   23b78:	str	r3, [sp, #60]	; 0x3c
   23b7c:	b	23570 <ftello64@plt+0x11f30>
   23b80:	cmp	r0, #0
   23b84:	ble	23b5c <ftello64@plt+0x1251c>
   23b88:	ldr	sl, [r4, #8]
   23b8c:	mvn	r5, #0
   23b90:	mov	r1, r5
   23b94:	str	r6, [sp, #44]	; 0x2c
   23b98:	add	r2, sl, r0, lsl #2
   23b9c:	mov	r0, sl
   23ba0:	mov	r6, r2
   23ba4:	b	23bc4 <ftello64@plt+0x12584>
   23ba8:	cmp	ip, #9
   23bac:	bne	23bbc <ftello64@plt+0x1257c>
   23bb0:	ldr	ip, [lr]
   23bb4:	cmp	r8, ip
   23bb8:	moveq	r5, r2
   23bbc:	cmp	r6, r0
   23bc0:	beq	23bec <ftello64@plt+0x125ac>
   23bc4:	ldr	r2, [r0], #4
   23bc8:	add	lr, r3, r2, lsl #3
   23bcc:	ldrb	ip, [lr, #4]
   23bd0:	cmp	ip, #8
   23bd4:	bne	23ba8 <ftello64@plt+0x12568>
   23bd8:	ldr	ip, [r3, r2, lsl #3]
   23bdc:	cmp	r8, ip
   23be0:	moveq	r1, r2
   23be4:	cmp	r6, r0
   23be8:	bne	23bc4 <ftello64@plt+0x12584>
   23bec:	cmp	r1, #0
   23bf0:	ldr	r6, [sp, #44]	; 0x2c
   23bf4:	bge	23d94 <ftello64@plt+0x12754>
   23bf8:	cmp	r5, #0
   23bfc:	blt	23b5c <ftello64@plt+0x1251c>
   23c00:	mov	r3, sl
   23c04:	ldr	sl, [sp, #40]	; 0x28
   23c08:	mov	r8, #0
   23c0c:	ldr	r1, [r3, r8, lsl #2]
   23c10:	ldr	r3, [r6, #28]
   23c14:	add	lr, r1, r1, lsl #1
   23c18:	lsl	lr, lr, #2
   23c1c:	add	r3, r3, lr
   23c20:	ldr	r2, [r3, #4]
   23c24:	cmp	r2, #0
   23c28:	ble	23ca8 <ftello64@plt+0x12668>
   23c2c:	subs	r2, r2, #1
   23c30:	ldr	ip, [r3, #8]
   23c34:	moveq	r0, r2
   23c38:	beq	23c9c <ftello64@plt+0x1265c>
   23c3c:	mov	r0, #0
   23c40:	str	r1, [sp, #24]
   23c44:	add	r3, r2, r0
   23c48:	lsr	r3, r3, #1
   23c4c:	ldr	r1, [ip, r3, lsl #2]
   23c50:	cmp	r5, r1
   23c54:	bgt	23de0 <ftello64@plt+0x127a0>
   23c58:	cmp	r3, r0
   23c5c:	bls	23c98 <ftello64@plt+0x12658>
   23c60:	add	r2, r3, r0
   23c64:	lsr	r2, r2, #1
   23c68:	ldr	r1, [ip, r2, lsl #2]
   23c6c:	cmp	r5, r1
   23c70:	ble	23c88 <ftello64@plt+0x12648>
   23c74:	b	23dd4 <ftello64@plt+0x12794>
   23c78:	ldr	r1, [ip, r3, lsl #2]
   23c7c:	cmp	r5, r1
   23c80:	bgt	23de0 <ftello64@plt+0x127a0>
   23c84:	mov	r2, r3
   23c88:	add	r3, r0, r2
   23c8c:	cmp	r0, r2
   23c90:	lsr	r3, r3, #1
   23c94:	bcc	23c78 <ftello64@plt+0x12638>
   23c98:	ldr	r1, [sp, #24]
   23c9c:	ldr	r3, [ip, r0, lsl #2]
   23ca0:	cmp	r5, r3
   23ca4:	beq	23df0 <ftello64@plt+0x127b0>
   23ca8:	ldr	r3, [r6, #24]
   23cac:	add	lr, r3, lr
   23cb0:	ldr	r2, [lr, #4]
   23cb4:	cmp	r2, #0
   23cb8:	ble	23d30 <ftello64@plt+0x126f0>
   23cbc:	subs	r2, r2, #1
   23cc0:	ldr	ip, [lr, #8]
   23cc4:	moveq	r0, r2
   23cc8:	beq	23d24 <ftello64@plt+0x126e4>
   23ccc:	mov	r0, #0
   23cd0:	add	r3, r2, r0
   23cd4:	lsr	r3, r3, #1
   23cd8:	ldr	lr, [ip, r3, lsl #2]
   23cdc:	cmp	lr, r5
   23ce0:	blt	23e04 <ftello64@plt+0x127c4>
   23ce4:	cmp	r3, r0
   23ce8:	bls	23d24 <ftello64@plt+0x126e4>
   23cec:	add	r2, r3, r0
   23cf0:	lsr	r2, r2, #1
   23cf4:	ldr	lr, [ip, r2, lsl #2]
   23cf8:	cmp	r5, lr
   23cfc:	ble	23d14 <ftello64@plt+0x126d4>
   23d00:	b	23df8 <ftello64@plt+0x127b8>
   23d04:	ldr	lr, [ip, r3, lsl #2]
   23d08:	cmp	r5, lr
   23d0c:	bgt	23e04 <ftello64@plt+0x127c4>
   23d10:	mov	r2, r3
   23d14:	add	r3, r0, r2
   23d18:	cmp	r0, r2
   23d1c:	lsr	r3, r3, #1
   23d20:	bcc	23d04 <ftello64@plt+0x126c4>
   23d24:	ldr	r3, [ip, r0, lsl #2]
   23d28:	cmp	r5, r3
   23d2c:	beq	23df0 <ftello64@plt+0x127b0>
   23d30:	mov	r2, r4
   23d34:	mov	r0, r6
   23d38:	ldr	r3, [sp, #36]	; 0x24
   23d3c:	bl	1f8d4 <ftello64@plt+0xe294>
   23d40:	cmp	r0, #0
   23d44:	bne	23d5c <ftello64@plt+0x1271c>
   23d48:	ldr	sl, [r4, #4]
   23d4c:	cmp	sl, r8
   23d50:	ble	23b54 <ftello64@plt+0x12514>
   23d54:	ldr	r3, [r4, #8]
   23d58:	b	23c0c <ftello64@plt+0x125cc>
   23d5c:	mov	r9, r0
   23d60:	b	2346c <ftello64@plt+0x11e2c>
   23d64:	mov	r9, r0
   23d68:	ldr	r3, [sp, #64]	; 0x40
   23d6c:	cmp	r3, #0
   23d70:	beq	2346c <ftello64@plt+0x11e2c>
   23d74:	ldr	r0, [sp, #88]	; 0x58
   23d78:	bl	15568 <ftello64@plt+0x3f28>
   23d7c:	b	2346c <ftello64@plt+0x11e2c>
   23d80:	add	r0, sp, #80	; 0x50
   23d84:	str	r1, [sp, #80]	; 0x50
   23d88:	str	r1, [r0, #4]
   23d8c:	str	r1, [r0, #8]
   23d90:	b	238a8 <ftello64@plt+0x12268>
   23d94:	mov	r2, r4
   23d98:	mov	r0, r6
   23d9c:	ldr	r3, [sp, #36]	; 0x24
   23da0:	bl	1f8d4 <ftello64@plt+0xe294>
   23da4:	cmp	r0, #0
   23da8:	bne	23d5c <ftello64@plt+0x1271c>
   23dac:	cmp	r5, #0
   23db0:	blt	23b54 <ftello64@plt+0x12514>
   23db4:	ldr	r3, [r4, #4]
   23db8:	cmp	r3, #0
   23dbc:	str	r3, [sp, #40]	; 0x28
   23dc0:	ble	23b54 <ftello64@plt+0x12514>
   23dc4:	ldr	sl, [r4, #8]
   23dc8:	b	23c00 <ftello64@plt+0x125c0>
   23dcc:	mov	r9, #12
   23dd0:	b	23d68 <ftello64@plt+0x12728>
   23dd4:	mov	r0, r2
   23dd8:	mov	r2, r3
   23ddc:	mov	r3, r0
   23de0:	add	r0, r3, #1
   23de4:	cmp	r0, r2
   23de8:	bcc	23c44 <ftello64@plt+0x12604>
   23dec:	b	23c98 <ftello64@plt+0x12658>
   23df0:	add	r8, r8, #1
   23df4:	b	23d4c <ftello64@plt+0x1270c>
   23df8:	mov	r0, r2
   23dfc:	mov	r2, r3
   23e00:	mov	r3, r0
   23e04:	add	r0, r3, #1
   23e08:	cmp	r0, r2
   23e0c:	bcc	23cd0 <ftello64@plt+0x12690>
   23e10:	b	23d24 <ftello64@plt+0x126e4>
   23e14:	ldr	r3, [r1]
   23e18:	cmp	r3, r5
   23e1c:	bne	23998 <ftello64@plt+0x12358>
   23e20:	mov	r2, r4
   23e24:	b	239bc <ftello64@plt+0x1237c>
   23e28:	mov	r2, #0
   23e2c:	mov	r3, #0
   23e30:	mov	r9, #12
   23e34:	strd	r2, [sp, #80]	; 0x50
   23e38:	b	23d68 <ftello64@plt+0x12728>
   23e3c:	mov	r9, #0
   23e40:	b	23d74 <ftello64@plt+0x12734>
   23e44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   23e48:	ldr	r4, [r1, #8]
   23e4c:	strd	r6, [sp, #8]
   23e50:	mov	r6, #1
   23e54:	strd	r8, [sp, #16]
   23e58:	strd	sl, [sp, #24]
   23e5c:	mov	sl, r0
   23e60:	mov	r0, #4
   23e64:	str	lr, [sp, #32]
   23e68:	sub	sp, sp, #68	; 0x44
   23e6c:	mov	fp, r1
   23e70:	ldr	r9, [r1, #12]
   23e74:	str	r6, [sp, #48]	; 0x30
   23e78:	str	r6, [sp, #52]	; 0x34
   23e7c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   23e80:	cmp	r0, #0
   23e84:	str	r0, [sp, #56]	; 0x38
   23e88:	beq	24350 <ftello64@plt+0x12d10>
   23e8c:	mov	r2, r9
   23e90:	add	r3, sp, #48	; 0x30
   23e94:	str	r4, [r0]
   23e98:	mov	r1, fp
   23e9c:	mov	r0, sl
   23ea0:	bl	233f4 <ftello64@plt+0x11db4>
   23ea4:	subs	r4, r0, #0
   23ea8:	bne	2432c <ftello64@plt+0x12cec>
   23eac:	cmp	r9, #0
   23eb0:	movgt	r5, r6
   23eb4:	strgt	r4, [sp, #24]
   23eb8:	strgt	r6, [sp, #40]	; 0x28
   23ebc:	strgt	r5, [sp, #44]	; 0x2c
   23ec0:	ble	2432c <ftello64@plt+0x12cec>
   23ec4:	ldr	r0, [fp]
   23ec8:	lsl	r3, r9, #2
   23ecc:	str	r3, [sp, #20]
   23ed0:	ldr	r3, [r0, r9, lsl #2]
   23ed4:	cmp	r3, #0
   23ed8:	ldreq	r3, [sp, #24]
   23edc:	movne	r3, #0
   23ee0:	addeq	r3, r3, #1
   23ee4:	mov	r2, r3
   23ee8:	str	r3, [sp, #24]
   23eec:	ldr	r3, [sl, #120]	; 0x78
   23ef0:	cmp	r3, r2
   23ef4:	blt	24334 <ftello64@plt+0x12cf4>
   23ef8:	mov	r2, #0
   23efc:	ldr	r3, [sl, #100]	; 0x64
   23f00:	sub	r9, r9, #1
   23f04:	str	r2, [sp, #52]	; 0x34
   23f08:	ldr	r2, [sp, #20]
   23f0c:	add	r3, r3, r2
   23f10:	ldr	r5, [r3, #-4]
   23f14:	cmp	r5, #0
   23f18:	beq	241d0 <ftello64@plt+0x12b90>
   23f1c:	ldr	r3, [r5, #20]
   23f20:	ldr	r7, [sl, #84]	; 0x54
   23f24:	cmp	r3, #0
   23f28:	ble	241d0 <ftello64@plt+0x12b90>
   23f2c:	ldr	r3, [r5, #24]
   23f30:	add	r2, fp, #24
   23f34:	mov	r8, #0
   23f38:	ldr	r1, [r7]
   23f3c:	str	r2, [sp, #32]
   23f40:	add	r2, fp, #20
   23f44:	ldr	r4, [r3]
   23f48:	str	r2, [sp, #36]	; 0x24
   23f4c:	lsl	r6, r4, #3
   23f50:	add	r1, r1, r6
   23f54:	ldrb	r3, [r1, #6]
   23f58:	str	r6, [sp, #16]
   23f5c:	mov	r6, r8
   23f60:	mov	r8, r5
   23f64:	tst	r3, #16
   23f68:	bne	24050 <ftello64@plt+0x12a10>
   23f6c:	mov	r2, r9
   23f70:	mov	r0, sl
   23f74:	bl	1bc5c <ftello64@plt+0xa61c>
   23f78:	cmp	r0, #0
   23f7c:	beq	2401c <ftello64@plt+0x129dc>
   23f80:	ldr	r3, [fp]
   23f84:	ldr	r2, [sp, #20]
   23f88:	ldr	r2, [r3, r2]
   23f8c:	cmp	r2, #0
   23f90:	beq	2401c <ftello64@plt+0x129dc>
   23f94:	ldr	r3, [r2, #8]
   23f98:	cmp	r3, #0
   23f9c:	ble	2401c <ftello64@plt+0x129dc>
   23fa0:	ldr	r1, [r7, #12]
   23fa4:	subs	r3, r3, #1
   23fa8:	ldr	ip, [r2, #12]
   23fac:	ldr	r0, [r1, r4, lsl #2]
   23fb0:	moveq	r1, r3
   23fb4:	beq	24010 <ftello64@plt+0x129d0>
   23fb8:	mov	r1, #0
   23fbc:	add	r2, r3, r1
   23fc0:	lsr	r2, r2, #1
   23fc4:	ldr	lr, [ip, r2, lsl #2]
   23fc8:	cmp	r0, lr
   23fcc:	bgt	24140 <ftello64@plt+0x12b00>
   23fd0:	cmp	r2, r1
   23fd4:	bls	24010 <ftello64@plt+0x129d0>
   23fd8:	add	r3, r2, r1
   23fdc:	lsr	r3, r3, #1
   23fe0:	ldr	lr, [ip, r3, lsl #2]
   23fe4:	cmp	r0, lr
   23fe8:	ble	24000 <ftello64@plt+0x129c0>
   23fec:	b	24134 <ftello64@plt+0x12af4>
   23ff0:	ldr	lr, [ip, r2, lsl #2]
   23ff4:	cmp	r0, lr
   23ff8:	bgt	24140 <ftello64@plt+0x12b00>
   23ffc:	mov	r3, r2
   24000:	add	r2, r1, r3
   24004:	cmp	r1, r3
   24008:	lsr	r2, r2, #1
   2400c:	bcc	23ff0 <ftello64@plt+0x129b0>
   24010:	ldr	r3, [ip, r1, lsl #2]
   24014:	cmp	r0, r3
   24018:	beq	24158 <ftello64@plt+0x12b18>
   2401c:	ldr	r3, [r8, #20]
   24020:	add	r6, r6, #1
   24024:	cmp	r6, r3
   24028:	bge	241d0 <ftello64@plt+0x12b90>
   2402c:	ldr	r3, [r8, #24]
   24030:	ldr	r1, [r7]
   24034:	ldr	r4, [r3, r6, lsl #2]
   24038:	lsl	r3, r4, #3
   2403c:	add	r1, r1, r3
   24040:	str	r3, [sp, #16]
   24044:	ldrb	r3, [r1, #6]
   24048:	tst	r3, #16
   2404c:	beq	23f6c <ftello64@plt+0x1292c>
   24050:	ldr	r1, [fp, #12]
   24054:	mov	r3, sl
   24058:	mov	r2, r4
   2405c:	ldr	r5, [sl, #84]	; 0x54
   24060:	str	r1, [sp, #28]
   24064:	mov	r1, r5
   24068:	ldr	r0, [r1], #128	; 0x80
   2406c:	str	r9, [sp]
   24070:	bl	1e758 <ftello64@plt+0xd118>
   24074:	cmp	r0, #0
   24078:	ble	24220 <ftello64@plt+0x12be0>
   2407c:	ldr	r1, [sp, #28]
   24080:	add	r3, r9, r0
   24084:	cmp	r1, r3
   24088:	blt	2415c <ftello64@plt+0x12b1c>
   2408c:	ldr	r2, [fp]
   24090:	ldr	r3, [r2, r3, lsl #2]
   24094:	cmp	r3, #0
   24098:	beq	24124 <ftello64@plt+0x12ae4>
   2409c:	ldr	r2, [r3, #8]
   240a0:	cmp	r2, #0
   240a4:	ble	24124 <ftello64@plt+0x12ae4>
   240a8:	ldr	r1, [r5, #12]
   240ac:	subs	r2, r2, #1
   240b0:	ldr	lr, [r3, #12]
   240b4:	ldr	ip, [r1, r4, lsl #2]
   240b8:	moveq	r1, r2
   240bc:	beq	24118 <ftello64@plt+0x12ad8>
   240c0:	mov	r1, #0
   240c4:	add	r3, r2, r1
   240c8:	lsr	r3, r3, #1
   240cc:	ldr	r5, [lr, r3, lsl #2]
   240d0:	cmp	ip, r5
   240d4:	bgt	242a8 <ftello64@plt+0x12c68>
   240d8:	cmp	r3, r1
   240dc:	bls	24118 <ftello64@plt+0x12ad8>
   240e0:	add	r2, r3, r1
   240e4:	lsr	r2, r2, #1
   240e8:	ldr	r5, [lr, r2, lsl #2]
   240ec:	cmp	ip, r5
   240f0:	ble	24108 <ftello64@plt+0x12ac8>
   240f4:	b	2429c <ftello64@plt+0x12c5c>
   240f8:	ldr	r5, [lr, r3, lsl #2]
   240fc:	cmp	ip, r5
   24100:	bgt	242a8 <ftello64@plt+0x12c68>
   24104:	mov	r2, r3
   24108:	add	r3, r1, r2
   2410c:	cmp	r1, r2
   24110:	lsr	r3, r3, #1
   24114:	bcc	240f8 <ftello64@plt+0x12ab8>
   24118:	ldr	r3, [lr, r1, lsl #2]
   2411c:	cmp	ip, r3
   24120:	beq	2415c <ftello64@plt+0x12b1c>
   24124:	ldr	r1, [r7]
   24128:	ldr	r3, [sp, #16]
   2412c:	add	r1, r1, r3
   24130:	b	23f6c <ftello64@plt+0x1292c>
   24134:	mov	r1, r3
   24138:	mov	r3, r2
   2413c:	mov	r2, r1
   24140:	add	r1, r2, #1
   24144:	cmp	r3, r1
   24148:	bhi	23fbc <ftello64@plt+0x1297c>
   2414c:	ldr	r3, [ip, r1, lsl #2]
   24150:	cmp	r0, r3
   24154:	bne	2401c <ftello64@plt+0x129dc>
   24158:	mov	r0, #1
   2415c:	ldr	r3, [fp, #20]
   24160:	cmp	r3, #0
   24164:	beq	24194 <ftello64@plt+0x12b54>
   24168:	ldr	r3, [r7, #12]
   2416c:	add	ip, r9, r0
   24170:	mov	r0, sl
   24174:	ldr	r2, [sp, #32]
   24178:	ldr	r1, [sp, #36]	; 0x24
   2417c:	ldr	r3, [r3, r4, lsl #2]
   24180:	str	ip, [sp]
   24184:	stmib	sp, {r4, r9}
   24188:	bl	1e160 <ftello64@plt+0xcb20>
   2418c:	cmp	r0, #0
   24190:	bne	2401c <ftello64@plt+0x129dc>
   24194:	ldr	r1, [sp, #48]	; 0x30
   24198:	cmp	r1, #0
   2419c:	beq	24228 <ftello64@plt+0x12be8>
   241a0:	ldr	r3, [sp, #52]	; 0x34
   241a4:	ldr	r5, [sp, #56]	; 0x38
   241a8:	cmp	r3, #0
   241ac:	bne	24254 <ftello64@plt+0x12c14>
   241b0:	str	r4, [r5]
   241b4:	add	r6, r6, #1
   241b8:	ldr	r3, [sp, #52]	; 0x34
   241bc:	add	r3, r3, #1
   241c0:	str	r3, [sp, #52]	; 0x34
   241c4:	ldr	r3, [r8, #20]
   241c8:	cmp	r6, r3
   241cc:	blt	2402c <ftello64@plt+0x129ec>
   241d0:	add	r3, sp, #48	; 0x30
   241d4:	mov	r2, r9
   241d8:	mov	r1, fp
   241dc:	mov	r0, sl
   241e0:	bl	233f4 <ftello64@plt+0x11db4>
   241e4:	cmp	r0, #0
   241e8:	bne	241f4 <ftello64@plt+0x12bb4>
   241ec:	cmp	r9, #0
   241f0:	bne	23ec4 <ftello64@plt+0x12884>
   241f4:	mov	r4, r0
   241f8:	ldr	r0, [sp, #56]	; 0x38
   241fc:	bl	15568 <ftello64@plt+0x3f28>
   24200:	mov	r0, r4
   24204:	add	sp, sp, #68	; 0x44
   24208:	ldrd	r4, [sp]
   2420c:	ldrd	r6, [sp, #8]
   24210:	ldrd	r8, [sp, #16]
   24214:	ldrd	sl, [sp, #24]
   24218:	add	sp, sp, #32
   2421c:	pop	{pc}		; (ldr pc, [sp], #4)
   24220:	beq	24124 <ftello64@plt+0x12ae4>
   24224:	b	2415c <ftello64@plt+0x12b1c>
   24228:	ldr	r3, [sp, #40]	; 0x28
   2422c:	mov	r0, #4
   24230:	str	r3, [sp, #48]	; 0x30
   24234:	ldr	r3, [sp, #44]	; 0x2c
   24238:	str	r3, [sp, #52]	; 0x34
   2423c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   24240:	cmp	r0, #0
   24244:	str	r0, [sp, #56]	; 0x38
   24248:	beq	242f0 <ftello64@plt+0x12cb0>
   2424c:	str	r4, [r0]
   24250:	b	2401c <ftello64@plt+0x129dc>
   24254:	cmp	r1, r3
   24258:	beq	24304 <ftello64@plt+0x12cc4>
   2425c:	ldr	r1, [r5]
   24260:	mov	r2, r3
   24264:	cmp	r1, r4
   24268:	ble	242b8 <ftello64@plt+0x12c78>
   2426c:	cmp	r3, #0
   24270:	ble	24288 <ftello64@plt+0x12c48>
   24274:	lsl	r2, r3, #2
   24278:	mov	r1, r5
   2427c:	add	r0, r5, #4
   24280:	bl	112e0 <memmove@plt>
   24284:	mov	r2, #0
   24288:	str	r4, [r5, r2, lsl #2]
   2428c:	ldr	r3, [sp, #52]	; 0x34
   24290:	add	r3, r3, #1
   24294:	str	r3, [sp, #52]	; 0x34
   24298:	b	2401c <ftello64@plt+0x129dc>
   2429c:	mov	r1, r2
   242a0:	mov	r2, r3
   242a4:	mov	r3, r1
   242a8:	add	r1, r3, #1
   242ac:	cmp	r1, r2
   242b0:	bcc	240c4 <ftello64@plt+0x12a84>
   242b4:	b	24118 <ftello64@plt+0x12ad8>
   242b8:	sub	r1, r3, #-1073741823	; 0xc0000001
   242bc:	ldr	r0, [r5, r1, lsl #2]
   242c0:	lsl	r1, r1, #2
   242c4:	cmp	r0, r4
   242c8:	ble	24288 <ftello64@plt+0x12c48>
   242cc:	add	r1, r1, #4
   242d0:	add	r1, r5, r1
   242d4:	str	r0, [r1], #-4
   242d8:	sub	r3, r3, #1
   242dc:	ldr	r0, [r1, #-4]
   242e0:	mov	r2, r3
   242e4:	cmp	r0, r4
   242e8:	bgt	242d4 <ftello64@plt+0x12c94>
   242ec:	b	24288 <ftello64@plt+0x12c48>
   242f0:	mov	r2, #0
   242f4:	mov	r3, #0
   242f8:	mov	r4, #12
   242fc:	strd	r2, [sp, #48]	; 0x30
   24300:	b	241fc <ftello64@plt+0x12bbc>
   24304:	lsl	r3, r1, #1
   24308:	mov	r0, r5
   2430c:	lsl	r1, r1, #3
   24310:	str	r3, [sp, #48]	; 0x30
   24314:	bl	2eb50 <ftello64@plt+0x1d510>
   24318:	subs	r5, r0, #0
   2431c:	beq	24358 <ftello64@plt+0x12d18>
   24320:	str	r5, [sp, #56]	; 0x38
   24324:	ldr	r3, [sp, #52]	; 0x34
   24328:	b	2425c <ftello64@plt+0x12c1c>
   2432c:	ldr	r0, [sp, #56]	; 0x38
   24330:	b	241fc <ftello64@plt+0x12bbc>
   24334:	mov	r1, #0
   24338:	ldr	r2, [sp, #20]
   2433c:	mov	r4, r1
   24340:	bl	11520 <memset@plt>
   24344:	ldr	r0, [sp, #56]	; 0x38
   24348:	bl	15568 <ftello64@plt+0x3f28>
   2434c:	b	24200 <ftello64@plt+0x12bc0>
   24350:	mov	r4, #12
   24354:	b	24200 <ftello64@plt+0x12bc0>
   24358:	mov	r4, #12
   2435c:	ldr	r0, [sp, #56]	; 0x38
   24360:	b	241fc <ftello64@plt+0x12bbc>
   24364:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24368:	ldr	r3, [r0, #84]	; 0x54
   2436c:	strd	r6, [sp, #8]
   24370:	ldr	r6, [r1]
   24374:	strd	r8, [sp, #16]
   24378:	strd	sl, [sp, #24]
   2437c:	str	lr, [sp, #32]
   24380:	sub	sp, sp, #84	; 0x54
   24384:	ldr	sl, [r0, #40]	; 0x28
   24388:	cmp	r6, #0
   2438c:	str	r3, [sp, #24]
   24390:	ble	248c0 <ftello64@plt+0x13280>
   24394:	lsl	r3, sl, #2
   24398:	mov	fp, r0
   2439c:	mov	r9, sl
   243a0:	str	r2, [sp, #36]	; 0x24
   243a4:	str	r3, [sp, #44]	; 0x2c
   243a8:	mov	r3, #0
   243ac:	str	r1, [sp, #56]	; 0x38
   243b0:	str	r3, [sp, #16]
   243b4:	b	243fc <ftello64@plt+0x12dbc>
   243b8:	tst	r0, #1
   243bc:	beq	243e8 <ftello64@plt+0x12da8>
   243c0:	tst	r3, #8
   243c4:	bne	243e8 <ftello64@plt+0x12da8>
   243c8:	tst	r3, #32
   243cc:	beq	243d8 <ftello64@plt+0x12d98>
   243d0:	tst	r0, #2
   243d4:	beq	243e8 <ftello64@plt+0x12da8>
   243d8:	tst	r3, #128	; 0x80
   243dc:	beq	2446c <ftello64@plt+0x12e2c>
   243e0:	tst	r0, #8
   243e4:	bne	2446c <ftello64@plt+0x12e2c>
   243e8:	ldr	r3, [sp, #16]
   243ec:	add	r3, r3, #1
   243f0:	cmp	r3, r6
   243f4:	str	r3, [sp, #16]
   243f8:	bge	248c0 <ftello64@plt+0x13280>
   243fc:	ldr	r1, [sp, #16]
   24400:	ldr	r3, [sp, #36]	; 0x24
   24404:	ldr	r2, [r3]
   24408:	ldr	r3, [sp, #24]
   2440c:	ldr	sl, [r2, r1, lsl #2]
   24410:	ldr	r3, [r3]
   24414:	add	r3, r3, sl, lsl #3
   24418:	ldrb	r2, [r3, #4]
   2441c:	cmp	r2, #4
   24420:	bne	243e8 <ftello64@plt+0x12da8>
   24424:	ldr	r4, [r3, #4]
   24428:	mov	r3, #65280	; 0xff00
   2442c:	movt	r3, #3
   24430:	and	r3, r3, r4
   24434:	cmp	r3, #0
   24438:	beq	2446c <ftello64@plt+0x12e2c>
   2443c:	mov	r1, r9
   24440:	mov	r0, fp
   24444:	ldr	r2, [fp, #88]	; 0x58
   24448:	bl	1bb44 <ftello64@plt+0xa504>
   2444c:	ubfx	r3, r4, #8, #10
   24450:	tst	r3, #4
   24454:	bne	243b8 <ftello64@plt+0x12d78>
   24458:	tst	r3, #8
   2445c:	beq	243c8 <ftello64@plt+0x12d88>
   24460:	tst	r0, #1
   24464:	beq	243c8 <ftello64@plt+0x12d88>
   24468:	b	243e8 <ftello64@plt+0x12da8>
   2446c:	ldr	ip, [fp, #108]	; 0x6c
   24470:	cmp	ip, #0
   24474:	mov	r4, ip
   24478:	ble	24700 <ftello64@plt+0x130c0>
   2447c:	ldr	r1, [fp, #116]	; 0x74
   24480:	mov	r2, ip
   24484:	mov	r0, #0
   24488:	add	r3, r2, r0
   2448c:	asr	r3, r3, #1
   24490:	add	lr, r3, r3, lsl #1
   24494:	add	lr, r1, lr, lsl #3
   24498:	ldr	lr, [lr, #4]
   2449c:	cmp	r9, lr
   244a0:	bgt	246f0 <ftello64@plt+0x130b0>
   244a4:	cmp	r3, r0
   244a8:	ble	244f4 <ftello64@plt+0x12eb4>
   244ac:	add	r2, r3, r0
   244b0:	asr	r2, r2, #1
   244b4:	add	lr, r2, r2, lsl #1
   244b8:	add	lr, r1, lr, lsl #3
   244bc:	ldr	lr, [lr, #4]
   244c0:	cmp	r9, lr
   244c4:	ble	244e4 <ftello64@plt+0x12ea4>
   244c8:	b	246e4 <ftello64@plt+0x130a4>
   244cc:	add	lr, r3, r3, lsl #1
   244d0:	add	lr, r1, lr, lsl #3
   244d4:	ldr	lr, [lr, #4]
   244d8:	cmp	r9, lr
   244dc:	bgt	246f0 <ftello64@plt+0x130b0>
   244e0:	mov	r2, r3
   244e4:	add	r3, r0, r2
   244e8:	cmp	r0, r2
   244ec:	asr	r3, r3, #1
   244f0:	blt	244cc <ftello64@plt+0x12e8c>
   244f4:	cmp	ip, r0
   244f8:	ble	24700 <ftello64@plt+0x130c0>
   244fc:	add	r0, r0, r0, lsl #1
   24500:	add	r1, r1, r0, lsl #3
   24504:	ldr	r3, [r1, #4]
   24508:	cmp	r9, r3
   2450c:	bne	24700 <ftello64@plt+0x130c0>
   24510:	add	r1, r1, #24
   24514:	b	24524 <ftello64@plt+0x12ee4>
   24518:	ldrb	r3, [r1, #-28]	; 0xffffffe4
   2451c:	cmp	r3, #0
   24520:	beq	24700 <ftello64@plt+0x130c0>
   24524:	ldr	r3, [r1, #-24]	; 0xffffffe8
   24528:	add	r1, r1, #24
   2452c:	cmp	sl, r3
   24530:	bne	24518 <ftello64@plt+0x12ed8>
   24534:	lsl	r2, sl, #2
   24538:	mov	r3, #0
   2453c:	cmp	r4, ip
   24540:	str	r2, [sp, #40]	; 0x28
   24544:	str	r3, [sp, #64]	; 0x40
   24548:	bge	24874 <ftello64@plt+0x13234>
   2454c:	add	r3, sl, sl, lsl #1
   24550:	ldr	r8, [sp, #24]
   24554:	lsl	r3, r3, #2
   24558:	str	r3, [sp, #48]	; 0x30
   2455c:	b	24644 <ftello64@plt+0x13004>
   24560:	ldr	r2, [r8, #20]
   24564:	ldr	r1, [sp, #48]	; 0x30
   24568:	add	r2, r2, r1
   2456c:	ldr	r2, [r2, #8]
   24570:	ldr	r2, [r2]
   24574:	add	r2, r2, r2, lsl #1
   24578:	add	r6, r6, r2, lsl #2
   2457c:	add	r3, r9, r3
   24580:	mov	r0, fp
   24584:	ldr	r2, [fp, #88]	; 0x58
   24588:	sub	r5, r3, r5
   2458c:	sub	r1, r5, #1
   24590:	bl	1bb44 <ftello64@plt+0xa504>
   24594:	ldr	r2, [sp, #44]	; 0x2c
   24598:	mov	r3, r0
   2459c:	ldr	r7, [fp, #100]	; 0x64
   245a0:	ldr	r2, [r7, r2]
   245a4:	ldr	r1, [r7, r5, lsl #2]
   245a8:	cmp	r2, #0
   245ac:	ldrne	r2, [r2, #8]
   245b0:	cmp	r1, #0
   245b4:	str	r2, [sp, #28]
   245b8:	beq	24698 <ftello64@plt+0x13058>
   245bc:	mov	r2, r6
   245c0:	add	r0, sp, #68	; 0x44
   245c4:	ldr	r1, [r1, #40]	; 0x28
   245c8:	str	r3, [sp, #32]
   245cc:	bl	2312c <ftello64@plt+0x11aec>
   245d0:	cmp	r0, #0
   245d4:	str	r0, [sp, #64]	; 0x40
   245d8:	ldr	r3, [sp, #32]
   245dc:	bne	248b0 <ftello64@plt+0x13270>
   245e0:	add	r2, sp, #68	; 0x44
   245e4:	mov	r1, r8
   245e8:	ldr	r7, [fp, #100]	; 0x64
   245ec:	add	r0, sp, #64	; 0x40
   245f0:	bl	20994 <ftello64@plt+0xf354>
   245f4:	str	r0, [r7, r5, lsl #2]
   245f8:	ldr	r0, [sp, #76]	; 0x4c
   245fc:	bl	15568 <ftello64@plt+0x3f28>
   24600:	ldr	r3, [fp, #100]	; 0x64
   24604:	ldr	r2, [r3, r5, lsl #2]
   24608:	cmp	r2, #0
   2460c:	beq	246bc <ftello64@plt+0x1307c>
   24610:	ldr	r2, [sp, #20]
   24614:	cmp	r2, #0
   24618:	bne	24634 <ftello64@plt+0x12ff4>
   2461c:	ldr	r2, [sp, #44]	; 0x2c
   24620:	ldr	r3, [r3, r2]
   24624:	ldr	r2, [sp, #28]
   24628:	ldr	r3, [r3, #8]
   2462c:	cmp	r3, r2
   24630:	bgt	2482c <ftello64@plt+0x131ec>
   24634:	ldr	ip, [fp, #108]	; 0x6c
   24638:	add	r4, r4, #1
   2463c:	cmp	r4, ip
   24640:	bge	24874 <ftello64@plt+0x13234>
   24644:	ldr	r3, [fp, #116]	; 0x74
   24648:	add	r2, r4, r4, lsl #1
   2464c:	ldr	r1, [r3, r2, lsl #3]
   24650:	add	r3, r3, r2, lsl #3
   24654:	cmp	sl, r1
   24658:	bne	24638 <ftello64@plt+0x12ff8>
   2465c:	ldr	r2, [r3, #4]
   24660:	cmp	r9, r2
   24664:	bne	24638 <ftello64@plt+0x12ff8>
   24668:	ldr	r5, [r3, #8]
   2466c:	ldr	r3, [r3, #12]
   24670:	ldr	r6, [r8, #24]
   24674:	subs	r2, r3, r5
   24678:	str	r2, [sp, #20]
   2467c:	beq	24560 <ftello64@plt+0x12f20>
   24680:	ldr	r2, [r8, #12]
   24684:	ldr	r1, [sp, #40]	; 0x28
   24688:	ldr	r2, [r2, r1]
   2468c:	add	r2, r2, r2, lsl #1
   24690:	add	r6, r6, r2, lsl #2
   24694:	b	2457c <ftello64@plt+0x12f3c>
   24698:	mov	r2, r6
   2469c:	mov	r1, r8
   246a0:	add	r0, sp, #64	; 0x40
   246a4:	bl	20994 <ftello64@plt+0xf354>
   246a8:	ldr	r3, [fp, #100]	; 0x64
   246ac:	str	r0, [r7, r5, lsl #2]
   246b0:	ldr	r2, [r3, r5, lsl #2]
   246b4:	cmp	r2, #0
   246b8:	bne	24610 <ftello64@plt+0x12fd0>
   246bc:	ldr	r0, [sp, #64]	; 0x40
   246c0:	cmp	r0, #0
   246c4:	beq	24610 <ftello64@plt+0x12fd0>
   246c8:	add	sp, sp, #84	; 0x54
   246cc:	ldrd	r4, [sp]
   246d0:	ldrd	r6, [sp, #8]
   246d4:	ldrd	r8, [sp, #16]
   246d8:	ldrd	sl, [sp, #24]
   246dc:	add	sp, sp, #32
   246e0:	pop	{pc}		; (ldr pc, [sp], #4)
   246e4:	mov	r0, r2
   246e8:	mov	r2, r3
   246ec:	mov	r3, r0
   246f0:	add	r0, r3, #1
   246f4:	cmp	r0, r2
   246f8:	blt	24488 <ftello64@plt+0x12e48>
   246fc:	b	244f4 <ftello64@plt+0x12eb4>
   24700:	ldr	r3, [fp, #84]	; 0x54
   24704:	ldr	r1, [fp, #124]	; 0x7c
   24708:	str	r3, [sp, #52]	; 0x34
   2470c:	ldr	r3, [r3]
   24710:	cmp	r1, #0
   24714:	ldr	r2, [r3, sl, lsl #3]
   24718:	str	r2, [sp, #48]	; 0x30
   2471c:	ble	24534 <ftello64@plt+0x12ef4>
   24720:	mov	r2, #0
   24724:	str	sl, [sp, #40]	; 0x28
   24728:	str	r2, [sp, #28]
   2472c:	ldr	r2, [fp, #4]
   24730:	str	r9, [sp, #32]
   24734:	str	r4, [sp, #60]	; 0x3c
   24738:	mov	sl, r2
   2473c:	ldr	r0, [sp, #28]
   24740:	ldr	r2, [fp, #132]	; 0x84
   24744:	ldr	r4, [r2, r0, lsl #2]
   24748:	ldr	r2, [r4, #4]
   2474c:	ldr	r3, [r3, r2, lsl #3]
   24750:	ldr	r2, [sp, #48]	; 0x30
   24754:	cmp	r2, r3
   24758:	beq	2477c <ftello64@plt+0x1313c>
   2475c:	ldr	r3, [sp, #28]
   24760:	add	r3, r3, #1
   24764:	cmp	r3, r1
   24768:	str	r3, [sp, #28]
   2476c:	bge	24ab8 <ftello64@plt+0x13478>
   24770:	ldr	r3, [sp, #52]	; 0x34
   24774:	ldr	r3, [r3]
   24778:	b	2473c <ftello64@plt+0x130fc>
   2477c:	ldr	r6, [r4]
   24780:	ldr	ip, [r4, #16]
   24784:	ldr	r7, [sp, #32]
   24788:	cmp	ip, #0
   2478c:	ble	248d8 <ftello64@plt+0x13298>
   24790:	mov	r3, sl
   24794:	mov	r5, #0
   24798:	mov	sl, r7
   2479c:	mov	r7, r6
   247a0:	b	247b4 <ftello64@plt+0x13174>
   247a4:	ldr	ip, [r4, #16]
   247a8:	mov	sl, r6
   247ac:	cmp	r5, ip
   247b0:	bge	248c8 <ftello64@plt+0x13288>
   247b4:	ldr	r2, [r4, #20]
   247b8:	ldr	r9, [r2, r5, lsl #2]
   247bc:	ldr	r8, [r9, #4]
   247c0:	sub	r2, r8, r7
   247c4:	cmp	r2, #0
   247c8:	add	r6, r2, sl
   247cc:	ble	247f8 <ftello64@plt+0x131b8>
   247d0:	ldr	r1, [fp, #28]
   247d4:	cmp	r1, r6
   247d8:	blt	24880 <ftello64@plt+0x13240>
   247dc:	add	r1, r3, r7
   247e0:	add	r0, r3, sl
   247e4:	str	r3, [sp, #20]
   247e8:	bl	11358 <memcmp@plt>
   247ec:	cmp	r0, #0
   247f0:	ldr	r3, [sp, #20]
   247f4:	bne	24a60 <ftello64@plt+0x13420>
   247f8:	ldr	r1, [sp, #32]
   247fc:	mov	r2, r9
   24800:	mov	r0, fp
   24804:	add	r5, r5, #1
   24808:	mov	r7, r8
   2480c:	ldr	r3, [sp, #40]	; 0x28
   24810:	str	r1, [sp]
   24814:	mov	r1, r4
   24818:	bl	22634 <ftello64@plt+0x10ff4>
   2481c:	cmp	r0, #1
   24820:	ldr	r3, [fp, #4]
   24824:	bls	247a4 <ftello64@plt+0x13164>
   24828:	b	246c8 <ftello64@plt+0x13088>
   2482c:	add	r5, r6, #4
   24830:	add	r6, r6, #8
   24834:	mov	r2, r6
   24838:	mov	r1, r5
   2483c:	mov	r3, r9
   24840:	mov	r0, fp
   24844:	bl	1c9b8 <ftello64@plt+0xb378>
   24848:	cmp	r0, #0
   2484c:	str	r0, [sp, #64]	; 0x40
   24850:	bne	246c8 <ftello64@plt+0x13088>
   24854:	mov	r2, r6
   24858:	mov	r1, r5
   2485c:	mov	r0, fp
   24860:	bl	24364 <ftello64@plt+0x12d24>
   24864:	cmp	r0, #0
   24868:	str	r0, [sp, #64]	; 0x40
   2486c:	beq	24634 <ftello64@plt+0x12ff4>
   24870:	b	246c8 <ftello64@plt+0x13088>
   24874:	ldr	r3, [sp, #56]	; 0x38
   24878:	ldr	r6, [r3]
   2487c:	b	243e8 <ftello64@plt+0x12da8>
   24880:	ldr	lr, [fp, #48]	; 0x30
   24884:	mov	r1, r6
   24888:	mov	r0, fp
   2488c:	str	r2, [sp, #20]
   24890:	cmp	lr, r6
   24894:	blt	24afc <ftello64@plt+0x134bc>
   24898:	bl	1f434 <ftello64@plt+0xddf4>
   2489c:	cmp	r0, #0
   248a0:	bne	246c8 <ftello64@plt+0x13088>
   248a4:	ldr	r3, [fp, #4]
   248a8:	ldr	r2, [sp, #20]
   248ac:	b	247dc <ftello64@plt+0x1319c>
   248b0:	ldr	r0, [sp, #76]	; 0x4c
   248b4:	bl	15568 <ftello64@plt+0x3f28>
   248b8:	ldr	r0, [sp, #64]	; 0x40
   248bc:	b	246c8 <ftello64@plt+0x13088>
   248c0:	mov	r0, #0
   248c4:	b	246c8 <ftello64@plt+0x13088>
   248c8:	mov	r9, r6
   248cc:	mov	sl, r3
   248d0:	add	r6, r8, #1
   248d4:	mov	r7, r9
   248d8:	ldr	r3, [sp, #32]
   248dc:	cmp	r3, r6
   248e0:	blt	24a30 <ftello64@plt+0x133f0>
   248e4:	ldr	r8, [sp, #48]	; 0x30
   248e8:	mov	r9, r3
   248ec:	ldr	r3, [r4]
   248f0:	sub	r3, r6, r3
   248f4:	cmp	r3, #0
   248f8:	ble	24924 <ftello64@plt+0x132e4>
   248fc:	ldr	r3, [fp, #28]
   24900:	cmp	r3, r7
   24904:	ble	24a8c <ftello64@plt+0x1344c>
   24908:	add	r5, r7, #1
   2490c:	add	r3, sl, r6
   24910:	ldrb	r2, [sl, r7]
   24914:	ldrb	r3, [r3, #-1]
   24918:	cmp	r2, r3
   2491c:	bne	24a30 <ftello64@plt+0x133f0>
   24920:	mov	r7, r5
   24924:	ldr	r3, [fp, #100]	; 0x64
   24928:	ldr	r3, [r3, r6, lsl #2]
   2492c:	cmp	r3, #0
   24930:	beq	24a24 <ftello64@plt+0x133e4>
   24934:	ldr	ip, [r3, #8]
   24938:	cmp	ip, #0
   2493c:	ble	24a24 <ftello64@plt+0x133e4>
   24940:	ldr	r2, [r3, #12]
   24944:	mov	r3, #0
   24948:	ldr	r1, [sp, #52]	; 0x34
   2494c:	sub	r2, r2, #4
   24950:	ldr	r0, [r1]
   24954:	b	24960 <ftello64@plt+0x13320>
   24958:	cmp	ip, r3
   2495c:	beq	24a24 <ftello64@plt+0x133e4>
   24960:	ldr	r5, [r2, #4]!
   24964:	add	r3, r3, #1
   24968:	add	r1, r0, r5, lsl #3
   2496c:	ldrb	r1, [r1, #4]
   24970:	cmp	r1, #9
   24974:	bne	24958 <ftello64@plt+0x13318>
   24978:	ldr	r1, [r0, r5, lsl #3]
   2497c:	cmp	r8, r1
   24980:	bne	24958 <ftello64@plt+0x13318>
   24984:	cmn	r5, #1
   24988:	beq	24a24 <ftello64@plt+0x133e4>
   2498c:	ldr	r3, [r4]
   24990:	ldr	r1, [r4, #8]
   24994:	cmp	r1, #0
   24998:	beq	24a38 <ftello64@plt+0x133f8>
   2499c:	mov	ip, #9
   249a0:	mov	r0, fp
   249a4:	ldr	r2, [r4, #4]
   249a8:	stm	sp, {r5, r6, ip}
   249ac:	bl	21e78 <ftello64@plt+0x10838>
   249b0:	cmp	r0, #1
   249b4:	beq	24a24 <ftello64@plt+0x133e4>
   249b8:	cmp	r0, #0
   249bc:	bne	246c8 <ftello64@plt+0x13088>
   249c0:	ldrd	r2, [r4, #12]
   249c4:	cmp	r3, r2
   249c8:	beq	24ad4 <ftello64@plt+0x13494>
   249cc:	mov	r1, #20
   249d0:	mov	r0, #1
   249d4:	bl	2eaa0 <ftello64@plt+0x1d460>
   249d8:	subs	ip, r0, #0
   249dc:	beq	24acc <ftello64@plt+0x1348c>
   249e0:	ldr	lr, [r4, #16]
   249e4:	mov	r2, ip
   249e8:	mov	r1, r4
   249ec:	mov	r0, fp
   249f0:	ldr	r3, [sp, #40]	; 0x28
   249f4:	add	sl, lr, #1
   249f8:	str	sl, [sp, #20]
   249fc:	ldr	sl, [r4, #20]
   24a00:	str	ip, [sl, lr, lsl #2]
   24a04:	stm	ip, {r5, r6}
   24a08:	ldr	ip, [sp, #20]
   24a0c:	str	ip, [r4, #16]
   24a10:	str	r9, [sp]
   24a14:	bl	22634 <ftello64@plt+0x10ff4>
   24a18:	cmp	r0, #1
   24a1c:	ldr	sl, [fp, #4]
   24a20:	bhi	246c8 <ftello64@plt+0x13088>
   24a24:	add	r6, r6, #1
   24a28:	cmp	r9, r6
   24a2c:	bge	248ec <ftello64@plt+0x132ac>
   24a30:	ldr	r1, [fp, #124]	; 0x7c
   24a34:	b	2475c <ftello64@plt+0x1311c>
   24a38:	sub	r3, r6, r3
   24a3c:	mov	r0, #12
   24a40:	add	r1, r3, #1
   24a44:	bl	2eaa0 <ftello64@plt+0x1d460>
   24a48:	cmp	r0, #0
   24a4c:	mov	r1, r0
   24a50:	str	r0, [r4, #8]
   24a54:	beq	24acc <ftello64@plt+0x1348c>
   24a58:	ldr	r3, [r4]
   24a5c:	b	2499c <ftello64@plt+0x1335c>
   24a60:	ldr	ip, [r4, #16]
   24a64:	mov	r6, r7
   24a68:	mov	r7, sl
   24a6c:	mov	sl, r3
   24a70:	cmp	r5, ip
   24a74:	blt	24a30 <ftello64@plt+0x133f0>
   24a78:	cmp	r5, #0
   24a7c:	ble	248d8 <ftello64@plt+0x13298>
   24a80:	mov	r9, r7
   24a84:	mov	r8, r6
   24a88:	b	248d0 <ftello64@plt+0x13290>
   24a8c:	ldr	r3, [fp, #48]	; 0x30
   24a90:	cmp	r3, r7
   24a94:	ble	24a30 <ftello64@plt+0x133f0>
   24a98:	add	r5, r7, #1
   24a9c:	mov	r0, fp
   24aa0:	mov	r1, r5
   24aa4:	bl	1f244 <ftello64@plt+0xdc04>
   24aa8:	cmp	r0, #0
   24aac:	bne	246c8 <ftello64@plt+0x13088>
   24ab0:	ldr	sl, [fp, #4]
   24ab4:	b	2490c <ftello64@plt+0x132cc>
   24ab8:	ldr	r9, [sp, #32]
   24abc:	ldr	sl, [sp, #40]	; 0x28
   24ac0:	ldr	r4, [sp, #60]	; 0x3c
   24ac4:	ldr	ip, [fp, #108]	; 0x6c
   24ac8:	b	24534 <ftello64@plt+0x12ef4>
   24acc:	mov	r0, #12
   24ad0:	b	246c8 <ftello64@plt+0x13088>
   24ad4:	lsl	r3, r3, #1
   24ad8:	ldr	r0, [r4, #20]
   24adc:	add	sl, r3, #1
   24ae0:	lsl	r1, sl, #2
   24ae4:	bl	2eb50 <ftello64@plt+0x1d510>
   24ae8:	cmp	r0, #0
   24aec:	beq	24acc <ftello64@plt+0x1348c>
   24af0:	str	sl, [r4, #12]
   24af4:	str	r0, [r4, #20]
   24af8:	b	249cc <ftello64@plt+0x1338c>
   24afc:	mov	r6, r7
   24b00:	mov	r7, sl
   24b04:	mov	sl, r3
   24b08:	b	24a70 <ftello64@plt+0x13430>
   24b0c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   24b10:	mov	r4, r1
   24b14:	ldr	r5, [r1, #40]	; 0x28
   24b18:	ldr	r3, [r1, #104]	; 0x68
   24b1c:	strd	r6, [sp, #8]
   24b20:	strd	r8, [sp, #16]
   24b24:	str	sl, [sp, #24]
   24b28:	mov	sl, r0
   24b2c:	str	lr, [sp, #28]
   24b30:	sub	sp, sp, #16
   24b34:	cmp	r3, r5
   24b38:	ldr	r8, [r1, #84]	; 0x54
   24b3c:	ldr	r9, [r1, #100]	; 0x64
   24b40:	bge	24b7c <ftello64@plt+0x1353c>
   24b44:	mov	r6, r2
   24b48:	str	r2, [r9, r5, lsl #2]
   24b4c:	str	r5, [r1, #104]	; 0x68
   24b50:	ldr	r3, [r8, #76]	; 0x4c
   24b54:	cmp	r3, #0
   24b58:	bne	24c44 <ftello64@plt+0x13604>
   24b5c:	mov	r0, r6
   24b60:	add	sp, sp, #16
   24b64:	ldrd	r4, [sp]
   24b68:	ldrd	r6, [sp, #8]
   24b6c:	ldrd	r8, [sp, #16]
   24b70:	ldr	sl, [sp, #24]
   24b74:	add	sp, sp, #28
   24b78:	pop	{pc}		; (ldr pc, [sp], #4)
   24b7c:	ldr	r3, [r9, r5, lsl #2]
   24b80:	cmp	r3, #0
   24b84:	moveq	r6, r2
   24b88:	streq	r2, [r9, r5, lsl #2]
   24b8c:	beq	24b50 <ftello64@plt+0x13510>
   24b90:	cmp	r2, #0
   24b94:	ldr	r3, [r3, #40]	; 0x28
   24b98:	beq	24c04 <ftello64@plt+0x135c4>
   24b9c:	ldr	r7, [r2, #40]	; 0x28
   24ba0:	add	r0, sp, #4
   24ba4:	mov	r2, r3
   24ba8:	mov	r1, r7
   24bac:	bl	2312c <ftello64@plt+0x11aec>
   24bb0:	cmp	r0, #0
   24bb4:	str	r0, [sl]
   24bb8:	bne	24ca8 <ftello64@plt+0x13668>
   24bbc:	ldr	r1, [r4, #40]	; 0x28
   24bc0:	mov	r0, r4
   24bc4:	ldr	r2, [r4, #88]	; 0x58
   24bc8:	sub	r1, r1, #1
   24bcc:	bl	1bb44 <ftello64@plt+0xa504>
   24bd0:	ldr	r9, [r4, #100]	; 0x64
   24bd4:	mov	r3, r0
   24bd8:	add	r2, sp, #4
   24bdc:	mov	r1, r8
   24be0:	mov	r0, sl
   24be4:	bl	20994 <ftello64@plt+0xf354>
   24be8:	cmp	r7, #0
   24bec:	mov	r6, r0
   24bf0:	str	r0, [r9, r5, lsl #2]
   24bf4:	beq	24b50 <ftello64@plt+0x13510>
   24bf8:	ldr	r0, [sp, #12]
   24bfc:	bl	15568 <ftello64@plt+0x3f28>
   24c00:	b	24b50 <ftello64@plt+0x13510>
   24c04:	ldrd	r6, [r3]
   24c08:	sub	r1, r5, #1
   24c0c:	mov	r0, r4
   24c10:	ldr	r2, [r4, #88]	; 0x58
   24c14:	strd	r6, [sp, #4]
   24c18:	ldr	r3, [r3, #8]
   24c1c:	str	r3, [sp, #12]
   24c20:	bl	1bb44 <ftello64@plt+0xa504>
   24c24:	mov	r3, r0
   24c28:	add	r2, sp, #4
   24c2c:	mov	r1, r8
   24c30:	mov	r0, sl
   24c34:	bl	20994 <ftello64@plt+0xf354>
   24c38:	mov	r6, r0
   24c3c:	str	r0, [r9, r5, lsl #2]
   24c40:	b	24b50 <ftello64@plt+0x13510>
   24c44:	cmp	r6, #0
   24c48:	beq	24ca8 <ftello64@plt+0x13668>
   24c4c:	add	r7, r6, #8
   24c50:	add	r8, r6, #12
   24c54:	mov	r1, r7
   24c58:	mov	r2, r8
   24c5c:	mov	r3, r5
   24c60:	mov	r0, r4
   24c64:	bl	1c9b8 <ftello64@plt+0xb378>
   24c68:	cmp	r0, #0
   24c6c:	str	r0, [sl]
   24c70:	bne	24ca8 <ftello64@plt+0x13668>
   24c74:	ldrb	r3, [r6, #52]	; 0x34
   24c78:	tst	r3, #64	; 0x40
   24c7c:	beq	24b5c <ftello64@plt+0x1351c>
   24c80:	mov	r2, r8
   24c84:	mov	r1, r7
   24c88:	mov	r0, r4
   24c8c:	bl	24364 <ftello64@plt+0x12d24>
   24c90:	cmp	r0, #0
   24c94:	str	r0, [sl]
   24c98:	bne	24ca8 <ftello64@plt+0x13668>
   24c9c:	ldr	r3, [r4, #100]	; 0x64
   24ca0:	ldr	r6, [r3, r5, lsl #2]
   24ca4:	b	24b5c <ftello64@plt+0x1351c>
   24ca8:	mov	r6, #0
   24cac:	b	24b5c <ftello64@plt+0x1351c>
   24cb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24cb4:	mov	r4, r0
   24cb8:	mov	r5, r3
   24cbc:	strd	r6, [sp, #8]
   24cc0:	strd	r8, [sp, #16]
   24cc4:	strd	sl, [sp, #24]
   24cc8:	str	lr, [sp, #32]
   24ccc:	sub	sp, sp, #428	; 0x1ac
   24cd0:	ldr	sl, [r0]
   24cd4:	str	r0, [sp, #32]
   24cd8:	add	r0, sp, #144	; 0x90
   24cdc:	str	r1, [sp, #56]	; 0x38
   24ce0:	mov	r1, #0
   24ce4:	str	r2, [sp, #72]	; 0x48
   24ce8:	mov	r2, #136	; 0x88
   24cec:	ldr	r6, [sp, #464]	; 0x1d0
   24cf0:	bl	11520 <memset@plt>
   24cf4:	ldr	r2, [r4, #16]
   24cf8:	cmp	r2, #0
   24cfc:	str	r2, [sp, #48]	; 0x30
   24d00:	str	sl, [sp, #228]	; 0xe4
   24d04:	beq	24d20 <ftello64@plt+0x136e0>
   24d08:	ldrb	r2, [r4, #28]
   24d0c:	subs	r3, r5, r6
   24d10:	movne	r3, #1
   24d14:	ands	r3, r3, r2, lsr #3
   24d18:	streq	r3, [sp, #48]	; 0x30
   24d1c:	bne	250c4 <ftello64@plt+0x13a84>
   24d20:	ldr	r3, [sp, #32]
   24d24:	ldr	r2, [sp, #472]	; 0x1d8
   24d28:	ldr	r3, [r3, #24]
   24d2c:	cmp	r3, r2
   24d30:	movcs	r3, #0
   24d34:	strcs	r3, [sp, #108]	; 0x6c
   24d38:	bcs	24d58 <ftello64@plt+0x13718>
   24d3c:	sub	r2, r2, #1
   24d40:	sub	r1, r3, r2
   24d44:	sub	r3, r2, r3
   24d48:	str	r3, [sp, #108]	; 0x6c
   24d4c:	ldr	r3, [sp, #472]	; 0x1d8
   24d50:	add	r3, r3, r1
   24d54:	str	r3, [sp, #472]	; 0x1d8
   24d58:	ldr	ip, [sp, #32]
   24d5c:	ldr	r3, [ip, #8]
   24d60:	cmp	r3, #0
   24d64:	beq	259a8 <ftello64@plt+0x14368>
   24d68:	ldr	r3, [sl, #36]	; 0x24
   24d6c:	cmp	r3, #0
   24d70:	beq	259a8 <ftello64@plt+0x14368>
   24d74:	ldr	r2, [sl, #40]	; 0x28
   24d78:	cmp	r2, #0
   24d7c:	beq	259a8 <ftello64@plt+0x14368>
   24d80:	ldr	r0, [sl, #44]	; 0x2c
   24d84:	cmp	r0, #0
   24d88:	beq	259a8 <ftello64@plt+0x14368>
   24d8c:	ldr	r1, [sl, #48]	; 0x30
   24d90:	cmp	r1, #0
   24d94:	beq	259a8 <ftello64@plt+0x14368>
   24d98:	ldr	r3, [r3, #8]
   24d9c:	cmp	r3, #0
   24da0:	bne	24de4 <ftello64@plt+0x137a4>
   24da4:	ldr	r3, [r2, #8]
   24da8:	cmp	r3, #0
   24dac:	bne	24de4 <ftello64@plt+0x137a4>
   24db0:	ldr	r3, [r0, #8]
   24db4:	cmp	r3, #0
   24db8:	beq	24dc8 <ftello64@plt+0x13788>
   24dbc:	ldrsb	r3, [ip, #28]
   24dc0:	cmp	r3, #0
   24dc4:	blt	24de4 <ftello64@plt+0x137a4>
   24dc8:	adds	r6, r6, #0
   24dcc:	movne	r6, #1
   24dd0:	cmp	r5, #0
   24dd4:	moveq	r6, #0
   24dd8:	cmp	r6, #0
   24ddc:	bne	259a8 <ftello64@plt+0x14368>
   24de0:	mov	r5, r6
   24de4:	ldr	r3, [sp, #472]	; 0x1d8
   24de8:	cmp	r3, #0
   24dec:	bne	250b4 <ftello64@plt+0x13a74>
   24df0:	ldr	r3, [sl, #76]	; 0x4c
   24df4:	adds	r3, r3, #0
   24df8:	movne	r3, #1
   24dfc:	str	r3, [sp, #20]
   24e00:	str	r3, [sp, #60]	; 0x3c
   24e04:	ldr	r8, [sp, #32]
   24e08:	add	r0, sp, #144	; 0x90
   24e0c:	ldr	r2, [sp, #56]	; 0x38
   24e10:	ldr	r3, [sl, #8]
   24e14:	ldr	ip, [r8, #12]
   24e18:	str	r2, [sp, #144]	; 0x90
   24e1c:	ldr	lr, [sl, #92]	; 0x5c
   24e20:	add	r3, r3, #1
   24e24:	ldrb	r2, [sl, #88]	; 0x58
   24e28:	and	r4, ip, #4194304	; 0x400000
   24e2c:	ubfx	ip, ip, #22, #1
   24e30:	ldr	r8, [r8, #20]
   24e34:	cmp	r3, lr
   24e38:	ldr	r7, [sp, #72]	; 0x48
   24e3c:	movlt	r3, lr
   24e40:	str	r8, [sp, #80]	; 0x50
   24e44:	strb	ip, [sp, #216]	; 0xd8
   24e48:	ubfx	ip, r2, #2, #1
   24e4c:	add	r1, r7, #1
   24e50:	ubfx	r2, r2, #3, #1
   24e54:	str	lr, [sp, #224]	; 0xe0
   24e58:	orrs	lr, r8, r4
   24e5c:	str	r7, [sp, #188]	; 0xbc
   24e60:	movne	lr, #1
   24e64:	moveq	lr, #0
   24e68:	str	r7, [sp, #192]	; 0xc0
   24e6c:	cmp	r3, r1
   24e70:	str	r7, [sp, #196]	; 0xc4
   24e74:	movlt	r1, r3
   24e78:	str	r7, [sp, #200]	; 0xc8
   24e7c:	str	r8, [sp, #208]	; 0xd0
   24e80:	strb	ip, [sp, #217]	; 0xd9
   24e84:	strb	r2, [sp, #218]	; 0xda
   24e88:	strb	lr, [sp, #219]	; 0xdb
   24e8c:	bl	1a870 <ftello64@plt+0x9230>
   24e90:	subs	r3, r0, #0
   24e94:	str	r3, [sp, #36]	; 0x24
   24e98:	bne	2557c <ftello64@plt+0x13f3c>
   24e9c:	ldrb	r3, [sl, #88]	; 0x58
   24ea0:	add	r1, sl, #96	; 0x60
   24ea4:	ldrb	r2, [sp, #219]	; 0xdb
   24ea8:	str	r1, [sp, #212]	; 0xd4
   24eac:	ubfx	r3, r3, #4, #1
   24eb0:	cmp	r2, #0
   24eb4:	strb	r3, [sp, #222]	; 0xde
   24eb8:	bne	24ed0 <ftello64@plt+0x13890>
   24ebc:	ldr	r3, [sl, #92]	; 0x5c
   24ec0:	ldr	r2, [sp, #56]	; 0x38
   24ec4:	cmp	r3, #1
   24ec8:	str	r2, [sp, #148]	; 0x94
   24ecc:	ble	25c8c <ftello64@plt+0x1464c>
   24ed0:	mov	r2, #0
   24ed4:	ldr	r3, [sp, #32]
   24ed8:	mvn	r1, #0
   24edc:	str	r2, [sp, #172]	; 0xac
   24ee0:	str	r2, [sp, #176]	; 0xb0
   24ee4:	ldr	r2, [sp, #468]	; 0x1d4
   24ee8:	ldrb	r3, [r3, #28]
   24eec:	str	r2, [sp, #196]	; 0xc4
   24ef0:	str	r2, [sp, #200]	; 0xc8
   24ef4:	ubfx	r3, r3, #7, #1
   24ef8:	strb	r3, [sp, #221]	; 0xdd
   24efc:	ldr	r7, [sl, #76]	; 0x4c
   24f00:	str	r1, [sp, #236]	; 0xec
   24f04:	ldr	r3, [sp, #480]	; 0x1e0
   24f08:	lsl	r4, r7, #1
   24f0c:	cmp	r4, #0
   24f10:	str	r3, [sp, #232]	; 0xe8
   24f14:	ble	24f54 <ftello64@plt+0x13914>
   24f18:	movw	r3, #43690	; 0xaaaa
   24f1c:	movt	r3, #2730	; 0xaaa
   24f20:	cmp	r4, r3
   24f24:	bgt	25dc8 <ftello64@plt+0x14788>
   24f28:	add	r0, r4, r7, lsl #2
   24f2c:	lsl	r0, r0, #3
   24f30:	bl	2eb14 <ftello64@plt+0x1d4d4>
   24f34:	str	r0, [sp, #260]	; 0x104
   24f38:	lsl	r0, r7, #3
   24f3c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   24f40:	ldr	r3, [sp, #260]	; 0x104
   24f44:	str	r0, [sp, #276]	; 0x114
   24f48:	cmp	r0, #0
   24f4c:	cmpne	r3, #0
   24f50:	beq	25dc8 <ftello64@plt+0x14788>
   24f54:	ldr	r2, [sp, #472]	; 0x1d8
   24f58:	mov	r3, #1
   24f5c:	str	r4, [sp, #256]	; 0x100
   24f60:	str	r3, [sp, #264]	; 0x108
   24f64:	str	r4, [sp, #272]	; 0x110
   24f68:	cmp	r2, r3
   24f6c:	bls	25d5c <ftello64@plt+0x1471c>
   24f70:	ldr	r0, [sp, #180]	; 0xb4
   24f74:	cmn	r0, #-1073741822	; 0xc0000002
   24f78:	bhi	25dc8 <ftello64@plt+0x14788>
   24f7c:	add	r0, r0, #1
   24f80:	lsl	r0, r0, #2
   24f84:	bl	2eb14 <ftello64@plt+0x1d4d4>
   24f88:	cmp	r0, #0
   24f8c:	mov	r4, r0
   24f90:	str	r0, [sp, #244]	; 0xf4
   24f94:	beq	259d4 <ftello64@plt+0x14394>
   24f98:	ldr	r3, [sp, #480]	; 0x1e0
   24f9c:	str	r5, [sp, #112]	; 0x70
   24fa0:	ldr	r2, [sl, #92]	; 0x5c
   24fa4:	tst	r3, #1
   24fa8:	movne	r3, #4
   24fac:	moveq	r3, #6
   24fb0:	cmp	r5, r6
   24fb4:	str	r2, [sp, #88]	; 0x58
   24fb8:	str	r3, [sp, #204]	; 0xcc
   24fbc:	movge	r3, r5
   24fc0:	movlt	r3, r6
   24fc4:	mvngt	r2, #0
   24fc8:	movle	r2, #1
   24fcc:	str	r3, [sp, #64]	; 0x40
   24fd0:	ldr	r3, [sp, #48]	; 0x30
   24fd4:	str	r2, [sp, #96]	; 0x60
   24fd8:	movlt	r2, r5
   24fdc:	movge	r2, r6
   24fe0:	str	r2, [sp, #76]	; 0x4c
   24fe4:	cmp	r3, #0
   24fe8:	beq	25dd8 <ftello64@plt+0x14798>
   24fec:	ldr	r3, [sp, #88]	; 0x58
   24ff0:	cmp	r3, #1
   24ff4:	moveq	r3, #4
   24ff8:	beq	25018 <ftello64@plt+0x139d8>
   24ffc:	ldr	r3, [sp, #32]
   25000:	ldr	r2, [sp, #80]	; 0x50
   25004:	ldr	r3, [r3, #12]
   25008:	and	r3, r3, #4194304	; 0x400000
   2500c:	orrs	r3, r2, r3
   25010:	moveq	r3, #4
   25014:	movne	r3, #0
   25018:	ldr	r2, [sp, #36]	; 0x24
   2501c:	cmp	r5, r6
   25020:	movle	r2, #2
   25024:	ldr	r1, [sp, #80]	; 0x50
   25028:	cmp	r1, #0
   2502c:	orrne	r3, r3, #1
   25030:	orr	r3, r3, r2
   25034:	ldr	r1, [sp, #64]	; 0x40
   25038:	ldr	r2, [sp, #76]	; 0x4c
   2503c:	cmp	r5, r2
   25040:	movge	r2, #0
   25044:	movlt	r2, #1
   25048:	cmp	r5, r1
   2504c:	orrgt	r2, r2, #1
   25050:	cmp	r2, #0
   25054:	bne	25574 <ftello64@plt+0x13f34>
   25058:	add	r2, sp, #424	; 0x1a8
   2505c:	cmp	r5, r6
   25060:	str	sl, [sp, #68]	; 0x44
   25064:	sub	r3, r3, #4
   25068:	suble	r2, r2, #312	; 0x138
   2506c:	movgt	r2, #0
   25070:	str	r3, [sp, #92]	; 0x5c
   25074:	adds	r3, r2, #0
   25078:	movne	r3, #1
   2507c:	str	r2, [sp, #100]	; 0x64
   25080:	str	r3, [sp, #104]	; 0x68
   25084:	mov	r3, #65280	; 0xff00
   25088:	movt	r3, #3
   2508c:	str	r3, [sp, #52]	; 0x34
   25090:	ldr	r3, [sp, #92]	; 0x5c
   25094:	cmp	r3, #4
   25098:	ldrls	pc, [pc, r3, lsl #2]
   2509c:	b	25df8 <ftello64@plt+0x147b8>
   250a0:	andeq	r5, r2, ip, ror #11
   250a4:	andeq	r5, r2, ip, ror #11
   250a8:	andeq	r5, r2, r4, lsl #11
   250ac:	andeq	r5, r2, r0, asr #9
   250b0:	ldrdeq	r5, [r2], -ip
   250b4:	mov	r3, #1
   250b8:	str	r3, [sp, #20]
   250bc:	str	r3, [sp, #60]	; 0x3c
   250c0:	b	24e04 <ftello64@plt+0x137c4>
   250c4:	ldr	r3, [sp, #48]	; 0x30
   250c8:	tst	r2, #1
   250cc:	movne	r3, #0
   250d0:	str	r3, [sp, #48]	; 0x30
   250d4:	b	24d20 <ftello64@plt+0x136e0>
   250d8:	str	r5, [sp, #112]	; 0x70
   250dc:	mov	r1, r5
   250e0:	add	r0, sp, #144	; 0x90
   250e4:	ldr	r2, [sp, #480]	; 0x1e0
   250e8:	bl	1bd94 <ftello64@plt+0xa754>
   250ec:	subs	r3, r0, #0
   250f0:	str	r3, [sp, #36]	; 0x24
   250f4:	bne	25e2c <ftello64@plt+0x147ec>
   250f8:	ldr	r3, [sp, #88]	; 0x58
   250fc:	cmp	r3, #1
   25100:	beq	25120 <ftello64@plt+0x13ae0>
   25104:	ldr	r3, [sp, #172]	; 0xac
   25108:	cmp	r3, #0
   2510c:	beq	25120 <ftello64@plt+0x13ae0>
   25110:	ldr	r3, [sp, #152]	; 0x98
   25114:	ldr	r3, [r3]
   25118:	cmn	r3, #1
   2511c:	beq	25958 <ftello64@plt+0x14318>
   25120:	ldr	r4, [sp, #228]	; 0xe4
   25124:	mov	r3, #0
   25128:	mov	r0, #0
   2512c:	mov	r1, #0
   25130:	ldr	sl, [r4, #36]	; 0x24
   25134:	str	r3, [sp, #120]	; 0x78
   25138:	strd	r0, [sp, #248]	; 0xf8
   2513c:	str	r3, [sp, #264]	; 0x108
   25140:	ldr	r3, [sp, #184]	; 0xb8
   25144:	mov	r2, r3
   25148:	ldrsb	r3, [sl, #52]	; 0x34
   2514c:	str	r2, [sp, #12]
   25150:	cmp	r3, #0
   25154:	bge	25194 <ftello64@plt+0x13b54>
   25158:	sub	r1, r2, #1
   2515c:	add	r0, sp, #144	; 0x90
   25160:	ldr	r2, [sp, #232]	; 0xe8
   25164:	bl	1bb44 <ftello64@plt+0xa504>
   25168:	tst	r0, #1
   2516c:	bne	25d88 <ftello64@plt+0x14748>
   25170:	cmp	r0, #0
   25174:	beq	25194 <ftello64@plt+0x13b54>
   25178:	and	r3, r0, #6
   2517c:	cmp	r3, #6
   25180:	beq	25f6c <ftello64@plt+0x1492c>
   25184:	tst	r0, #2
   25188:	bne	25e6c <ftello64@plt+0x1482c>
   2518c:	tst	r0, #4
   25190:	bne	25e94 <ftello64@plt+0x14854>
   25194:	ldr	r3, [sp, #244]	; 0xf4
   25198:	cmp	r3, #0
   2519c:	beq	25c40 <ftello64@plt+0x14600>
   251a0:	ldr	r2, [r4, #76]	; 0x4c
   251a4:	ldr	r1, [sp, #12]
   251a8:	cmp	r2, #0
   251ac:	str	sl, [r3, r1, lsl #2]
   251b0:	bne	25f28 <ftello64@plt+0x148e8>
   251b4:	ldrb	r3, [sl, #52]	; 0x34
   251b8:	ldr	r2, [sp, #104]	; 0x68
   251bc:	str	r2, [sp, #16]
   251c0:	ubfx	r3, r3, #4, #1
   251c4:	cmp	r3, #0
   251c8:	mvneq	fp, #0
   251cc:	streq	r3, [sp, #28]
   251d0:	bne	25e38 <ftello64@plt+0x147f8>
   251d4:	ldr	r3, [sp, #100]	; 0x64
   251d8:	str	fp, [sp, #24]
   251dc:	ldr	r4, [sp, #184]	; 0xb8
   251e0:	str	r3, [sp, #40]	; 0x28
   251e4:	b	25244 <ftello64@plt+0x13c04>
   251e8:	ldrb	r3, [r5, #52]	; 0x34
   251ec:	ldr	r2, [sp, #16]
   251f0:	ldr	r1, [sp, #12]
   251f4:	ldr	r4, [sp, #184]	; 0xb8
   251f8:	cmp	sl, r5
   251fc:	movne	r2, #0
   25200:	andeq	r2, r2, #1
   25204:	cmp	r2, #0
   25208:	movne	r1, r8
   2520c:	tst	r3, #16
   25210:	str	r1, [sp, #12]
   25214:	str	r2, [sp, #16]
   25218:	beq	25240 <ftello64@plt+0x13c00>
   2521c:	tst	r3, #128	; 0x80
   25220:	bne	256a4 <ftello64@plt+0x14064>
   25224:	ldr	r3, [sp, #20]
   25228:	cmp	r3, #0
   2522c:	beq	25e64 <ftello64@plt+0x14824>
   25230:	str	r4, [sp, #24]
   25234:	str	r3, [sp, #28]
   25238:	mov	r3, #0
   2523c:	str	r3, [sp, #40]	; 0x28
   25240:	mov	sl, r5
   25244:	ldr	r3, [sp, #200]	; 0xc8
   25248:	cmp	r3, r4
   2524c:	ble	2569c <ftello64@plt+0x1405c>
   25250:	ldr	r3, [sp, #180]	; 0xb4
   25254:	add	r8, r4, #1
   25258:	cmp	r8, r3
   2525c:	bge	256c0 <ftello64@plt+0x14080>
   25260:	ldr	r3, [sp, #172]	; 0xac
   25264:	cmp	r8, r3
   25268:	bge	2592c <ftello64@plt+0x142ec>
   2526c:	ldrb	r3, [sl, #52]	; 0x34
   25270:	tst	r3, #32
   25274:	bne	256f4 <ftello64@plt+0x140b4>
   25278:	ldr	r3, [sp, #148]	; 0x94
   2527c:	add	r2, r4, #1
   25280:	str	r2, [sp, #184]	; 0xb8
   25284:	ldrb	r4, [r3, r4]
   25288:	ldr	r3, [sl, #44]	; 0x2c
   2528c:	cmp	r3, #0
   25290:	beq	258fc <ftello64@plt+0x142bc>
   25294:	ldr	r5, [r3, r4, lsl #2]
   25298:	ldr	r3, [sp, #244]	; 0xf4
   2529c:	cmp	r3, #0
   252a0:	beq	252b8 <ftello64@plt+0x13c78>
   252a4:	mov	r2, r5
   252a8:	add	r1, sp, #144	; 0x90
   252ac:	add	r0, sp, #120	; 0x78
   252b0:	bl	24b0c <ftello64@plt+0x134cc>
   252b4:	mov	r5, r0
   252b8:	cmp	r5, #0
   252bc:	bne	251e8 <ftello64@plt+0x13ba8>
   252c0:	ldr	r3, [sp, #120]	; 0x78
   252c4:	ldr	r4, [sp, #244]	; 0xf4
   252c8:	cmp	r3, #0
   252cc:	bne	259d0 <ftello64@plt+0x14390>
   252d0:	cmp	r4, #0
   252d4:	beq	2569c <ftello64@plt+0x1405c>
   252d8:	ldr	r2, [sp, #28]
   252dc:	ldr	r3, [sp, #60]	; 0x3c
   252e0:	eor	r3, r3, #1
   252e4:	tst	r2, r3
   252e8:	bne	2569c <ftello64@plt+0x1405c>
   252ec:	ldr	r3, [sp, #184]	; 0xb8
   252f0:	mov	r1, #0
   252f4:	ldr	r0, [sp, #248]	; 0xf8
   252f8:	add	r4, r4, r3, lsl #2
   252fc:	b	25314 <ftello64@plt+0x13cd4>
   25300:	ldr	ip, [r4, #4]!
   25304:	mov	r3, r2
   25308:	mov	r1, #1
   2530c:	cmp	ip, #0
   25310:	bne	25660 <ftello64@plt+0x14020>
   25314:	add	r2, r3, #1
   25318:	cmp	r0, r2
   2531c:	bge	25300 <ftello64@plt+0x13cc0>
   25320:	ldr	fp, [sp, #24]
   25324:	cmp	r1, #0
   25328:	strne	r3, [sp, #184]	; 0xb8
   2532c:	ldr	r2, [sp, #40]	; 0x28
   25330:	cmp	r2, #0
   25334:	beq	25348 <ftello64@plt+0x13d08>
   25338:	ldr	r3, [r2]
   2533c:	ldr	r1, [sp, #12]
   25340:	add	r3, r3, r1
   25344:	str	r3, [r2]
   25348:	cmn	fp, #1
   2534c:	beq	2594c <ftello64@plt+0x1430c>
   25350:	cmn	fp, #2
   25354:	ldr	r4, [sp, #244]	; 0xf4
   25358:	beq	259d0 <ftello64@plt+0x14390>
   2535c:	ldr	r3, [sp, #32]
   25360:	str	fp, [sp, #236]	; 0xec
   25364:	ldrb	r3, [r3, #28]
   25368:	tst	r3, #16
   2536c:	bne	25a28 <ftello64@plt+0x143e8>
   25370:	ldr	r2, [sp, #472]	; 0x1d8
   25374:	cmp	r2, #1
   25378:	bls	25c68 <ftello64@plt+0x14628>
   2537c:	mov	r2, fp
   25380:	add	r0, sp, #144	; 0x90
   25384:	ldr	r1, [r4, fp, lsl #2]
   25388:	bl	1c6f8 <ftello64@plt+0xb0b8>
   2538c:	ldr	r3, [sp, #68]	; 0x44
   25390:	ldrb	r3, [r3, #88]	; 0x58
   25394:	str	r0, [sp, #240]	; 0xf0
   25398:	tst	r3, #1
   2539c:	bne	253b0 <ftello64@plt+0x13d70>
   253a0:	ldr	r3, [sp, #68]	; 0x44
   253a4:	ldr	r3, [r3, #76]	; 0x4c
   253a8:	cmp	r3, #0
   253ac:	beq	26d7c <ftello64@plt+0x1573c>
   253b0:	ldr	r3, [sp, #228]	; 0xe4
   253b4:	cmn	fp, #-1073741822	; 0xc0000002
   253b8:	ldr	sl, [sp, #240]	; 0xf0
   253bc:	str	r3, [sp, #12]
   253c0:	bhi	259d0 <ftello64@plt+0x14390>
   253c4:	add	r5, fp, #1
   253c8:	lsl	r4, r5, #2
   253cc:	mov	r0, r4
   253d0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   253d4:	subs	r9, r0, #0
   253d8:	beq	25e74 <ftello64@plt+0x14834>
   253dc:	ldr	r3, [sp, #12]
   253e0:	ldr	r6, [r3, #76]	; 0x4c
   253e4:	cmp	r6, #0
   253e8:	beq	25cdc <ftello64@plt+0x1469c>
   253ec:	mov	r0, r4
   253f0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   253f4:	cmp	r0, #0
   253f8:	mov	r6, r0
   253fc:	str	r0, [sp, #24]
   25400:	beq	25fa0 <ftello64@plt+0x14960>
   25404:	add	r4, sp, #296	; 0x128
   25408:	mov	r8, #0
   2540c:	lsl	r7, r5, #2
   25410:	mov	r1, #0
   25414:	mov	r0, r6
   25418:	mov	r2, r7
   2541c:	bl	11520 <memset@plt>
   25420:	add	r1, sp, #280	; 0x118
   25424:	add	r0, sp, #144	; 0x90
   25428:	str	r9, [sp, #280]	; 0x118
   2542c:	str	r6, [sp, #284]	; 0x11c
   25430:	str	sl, [sp, #288]	; 0x120
   25434:	str	fp, [sp, #292]	; 0x124
   25438:	str	r8, [r4]
   2543c:	str	r8, [r4, #4]
   25440:	str	r8, [r4, #8]
   25444:	bl	23e44 <ftello64@plt+0x12804>
   25448:	mov	r3, r0
   2544c:	ldr	r0, [sp, #304]	; 0x130
   25450:	str	r3, [sp, #16]
   25454:	bl	15568 <ftello64@plt+0x3f28>
   25458:	ldr	r3, [sp, #16]
   2545c:	cmp	r3, #0
   25460:	bne	25f74 <ftello64@plt+0x14934>
   25464:	ldr	r3, [r9]
   25468:	cmp	r3, #0
   2546c:	bne	25fc8 <ftello64@plt+0x14988>
   25470:	ldr	r3, [r6]
   25474:	cmp	r3, #0
   25478:	bne	25fc8 <ftello64@plt+0x14988>
   2547c:	ldr	r3, [sp, #244]	; 0xf4
   25480:	sub	r7, r7, #4
   25484:	add	r3, r3, r7
   25488:	subs	fp, fp, #1
   2548c:	bcc	25da8 <ftello64@plt+0x14768>
   25490:	ldr	r1, [r3, #-4]!
   25494:	cmp	r1, #0
   25498:	beq	25488 <ftello64@plt+0x13e48>
   2549c:	ldrb	r2, [r1, #52]	; 0x34
   254a0:	tst	r2, #16
   254a4:	beq	25488 <ftello64@plt+0x13e48>
   254a8:	mov	r2, fp
   254ac:	add	r0, sp, #144	; 0x90
   254b0:	bl	1c6f8 <ftello64@plt+0xb0b8>
   254b4:	add	r5, fp, #1
   254b8:	mov	sl, r0
   254bc:	b	2540c <ftello64@plt+0x13dcc>
   254c0:	ldr	r3, [sp, #64]	; 0x40
   254c4:	cmp	r3, r5
   254c8:	ble	25534 <ftello64@plt+0x13ef4>
   254cc:	ldr	r3, [sp, #56]	; 0x38
   254d0:	ldr	r1, [sp, #80]	; 0x50
   254d4:	ldrb	r2, [r3, r5]
   254d8:	add	r3, r3, r5
   254dc:	ldrb	r2, [r1, r2]
   254e0:	ldr	r1, [sp, #48]	; 0x30
   254e4:	ldrb	r2, [r1, r2]
   254e8:	cmp	r2, #0
   254ec:	bne	250dc <ftello64@plt+0x13a9c>
   254f0:	ldr	r2, [sp, #56]	; 0x38
   254f4:	mov	ip, r1
   254f8:	ldr	r1, [sp, #64]	; 0x40
   254fc:	ldr	lr, [sp, #80]	; 0x50
   25500:	sub	r0, r2, #1
   25504:	rsb	r2, r2, #1
   25508:	add	r0, r0, r1
   2550c:	b	25524 <ftello64@plt+0x13ee4>
   25510:	ldrb	r1, [r3, #1]!
   25514:	ldrb	r1, [lr, r1]
   25518:	ldrb	r1, [ip, r1]
   2551c:	cmp	r1, #0
   25520:	bne	250d8 <ftello64@plt+0x13a98>
   25524:	cmp	r0, r3
   25528:	add	r5, r2, r3
   2552c:	bne	25510 <ftello64@plt+0x13ed0>
   25530:	str	r5, [sp, #112]	; 0x70
   25534:	ldr	r3, [sp, #64]	; 0x40
   25538:	cmp	r3, r5
   2553c:	bne	250dc <ftello64@plt+0x13a9c>
   25540:	ldr	r2, [sp, #72]	; 0x48
   25544:	cmp	r2, r3
   25548:	ldrgt	r2, [sp, #56]	; 0x38
   2554c:	movle	r3, #0
   25550:	ldrbgt	r3, [r2, r3]
   25554:	ldr	r2, [sp, #80]	; 0x50
   25558:	cmp	r2, #0
   2555c:	ldrbne	r3, [r2, r3]
   25560:	ldr	r2, [sp, #48]	; 0x30
   25564:	ldrb	r3, [r2, r3]
   25568:	cmp	r3, #0
   2556c:	bne	250dc <ftello64@plt+0x13a9c>
   25570:	ldr	sl, [sp, #68]	; 0x44
   25574:	mov	r3, #1
   25578:	str	r3, [sp, #36]	; 0x24
   2557c:	ldr	r4, [sp, #244]	; 0xf4
   25580:	b	259dc <ftello64@plt+0x1439c>
   25584:	ldr	r3, [sp, #64]	; 0x40
   25588:	cmp	r3, r5
   2558c:	ble	25534 <ftello64@plt+0x13ef4>
   25590:	ldr	r1, [sp, #48]	; 0x30
   25594:	ldr	r3, [sp, #56]	; 0x38
   25598:	ldrb	r2, [r3, r5]
   2559c:	add	r3, r3, r5
   255a0:	ldrb	r2, [r1, r2]
   255a4:	cmp	r2, #0
   255a8:	bne	250dc <ftello64@plt+0x13a9c>
   255ac:	ldr	r2, [sp, #56]	; 0x38
   255b0:	mov	ip, r1
   255b4:	ldr	r1, [sp, #64]	; 0x40
   255b8:	sub	r0, r2, #1
   255bc:	rsb	r2, r2, #1
   255c0:	add	r0, r0, r1
   255c4:	b	255d8 <ftello64@plt+0x13f98>
   255c8:	ldrb	r1, [r3, #1]!
   255cc:	ldrb	r1, [ip, r1]
   255d0:	cmp	r1, #0
   255d4:	bne	250d8 <ftello64@plt+0x13a98>
   255d8:	cmp	r0, r3
   255dc:	add	r5, r2, r3
   255e0:	bne	255c8 <ftello64@plt+0x13f88>
   255e4:	str	r5, [sp, #112]	; 0x70
   255e8:	b	25534 <ftello64@plt+0x13ef4>
   255ec:	ldr	r3, [sp, #76]	; 0x4c
   255f0:	cmp	r3, r5
   255f4:	bgt	25570 <ftello64@plt+0x13f30>
   255f8:	ldr	r3, [sp, #80]	; 0x50
   255fc:	cmp	r3, #0
   25600:	beq	25c94 <ftello64@plt+0x14654>
   25604:	mov	ip, r3
   25608:	mov	r1, #0
   2560c:	ldr	r0, [sp, #48]	; 0x30
   25610:	mov	r3, r5
   25614:	ldr	r6, [sp, #56]	; 0x38
   25618:	ldr	lr, [sp, #72]	; 0x48
   2561c:	ldr	r4, [sp, #76]	; 0x4c
   25620:	b	25634 <ftello64@plt+0x13ff4>
   25624:	sub	r3, r3, #1
   25628:	mov	r1, #1
   2562c:	cmp	r3, r4
   25630:	blt	25de0 <ftello64@plt+0x147a0>
   25634:	cmp	lr, r3
   25638:	mov	r2, #0
   2563c:	ldrbgt	r2, [r6, r3]
   25640:	ldrb	r2, [ip, r2]
   25644:	ldrb	r2, [r0, r2]
   25648:	cmp	r2, #0
   2564c:	beq	25624 <ftello64@plt+0x13fe4>
   25650:	cmp	r1, #0
   25654:	movne	r5, r3
   25658:	strne	r3, [sp, #112]	; 0x70
   2565c:	b	250dc <ftello64@plt+0x13a9c>
   25660:	mov	r2, #0
   25664:	add	r1, sp, #144	; 0x90
   25668:	str	r3, [sp, #184]	; 0xb8
   2566c:	add	r0, sp, #120	; 0x78
   25670:	bl	24b0c <ftello64@plt+0x134cc>
   25674:	ldr	r3, [sp, #120]	; 0x78
   25678:	cmp	r3, #0
   2567c:	bne	25690 <ftello64@plt+0x14050>
   25680:	cmp	r0, #0
   25684:	bne	25e5c <ftello64@plt+0x1481c>
   25688:	ldr	r4, [sp, #244]	; 0xf4
   2568c:	b	252ec <ftello64@plt+0x13cac>
   25690:	cmp	r0, #0
   25694:	mov	r5, r0
   25698:	bne	251e8 <ftello64@plt+0x13ba8>
   2569c:	ldr	fp, [sp, #24]
   256a0:	b	2532c <ftello64@plt+0x13cec>
   256a4:	mov	r2, r4
   256a8:	mov	r1, r5
   256ac:	add	r0, sp, #144	; 0x90
   256b0:	bl	1c6f8 <ftello64@plt+0xb0b8>
   256b4:	cmp	r0, #0
   256b8:	beq	25240 <ftello64@plt+0x13c00>
   256bc:	b	25224 <ftello64@plt+0x13be4>
   256c0:	ldr	r2, [sp, #192]	; 0xc0
   256c4:	cmp	r3, r2
   256c8:	bge	25260 <ftello64@plt+0x13c20>
   256cc:	add	r1, r4, #2
   256d0:	add	r0, sp, #144	; 0x90
   256d4:	bl	1f244 <ftello64@plt+0xdc04>
   256d8:	cmp	r0, #0
   256dc:	str	r0, [sp, #120]	; 0x78
   256e0:	bne	25d94 <ftello64@plt+0x14754>
   256e4:	ldrb	r3, [sl, #52]	; 0x34
   256e8:	ldr	r4, [sp, #184]	; 0xb8
   256ec:	tst	r3, #32
   256f0:	beq	25278 <ftello64@plt+0x13c38>
   256f4:	ldr	fp, [sl, #8]
   256f8:	ldr	r6, [sp, #228]	; 0xe4
   256fc:	cmp	fp, #0
   25700:	ble	25a1c <ftello64@plt+0x143dc>
   25704:	add	r3, r6, #128	; 0x80
   25708:	mov	r7, #0
   2570c:	str	r3, [sp, #44]	; 0x2c
   25710:	str	r8, [sp, #84]	; 0x54
   25714:	b	25834 <ftello64@plt+0x141f4>
   25718:	tst	r0, #1
   2571c:	beq	25828 <ftello64@plt+0x141e8>
   25720:	tst	r5, #8
   25724:	bne	25828 <ftello64@plt+0x141e8>
   25728:	tst	r5, #32
   2572c:	beq	25738 <ftello64@plt+0x140f8>
   25730:	tst	r0, #2
   25734:	beq	25828 <ftello64@plt+0x141e8>
   25738:	tst	r5, #128	; 0x80
   2573c:	beq	25748 <ftello64@plt+0x14108>
   25740:	tst	r0, #8
   25744:	beq	25828 <ftello64@plt+0x141e8>
   25748:	mov	r0, r8
   2574c:	add	r3, sp, #144	; 0x90
   25750:	str	r4, [sp]
   25754:	mov	r2, r9
   25758:	ldr	r1, [sp, #44]	; 0x2c
   2575c:	bl	1e758 <ftello64@plt+0xd118>
   25760:	subs	r4, r0, #0
   25764:	beq	25820 <ftello64@plt+0x141e0>
   25768:	ldr	r2, [sp, #184]	; 0xb8
   2576c:	add	r0, sp, #144	; 0x90
   25770:	ldr	r3, [sp, #264]	; 0x108
   25774:	cmp	r3, r4
   25778:	movlt	r3, r4
   2577c:	add	r4, r4, r2
   25780:	mov	r1, r4
   25784:	str	r3, [sp, #264]	; 0x108
   25788:	bl	1f434 <ftello64@plt+0xddf4>
   2578c:	cmp	r0, #0
   25790:	str	r0, [sp, #132]	; 0x84
   25794:	bne	2598c <ftello64@plt+0x1434c>
   25798:	ldr	r3, [r6, #12]
   2579c:	ldr	r5, [sp, #244]	; 0xf4
   257a0:	ldr	r2, [r6, #24]
   257a4:	ldr	r3, [r3, r9, lsl #2]
   257a8:	ldr	r1, [r5, r4, lsl #2]
   257ac:	add	r3, r3, r3, lsl #1
   257b0:	lsl	r3, r3, #2
   257b4:	cmp	r1, #0
   257b8:	add	ip, r2, r3
   257bc:	beq	25890 <ftello64@plt+0x14250>
   257c0:	mov	r2, ip
   257c4:	add	r0, sp, #280	; 0x118
   257c8:	ldr	r1, [r1, #40]	; 0x28
   257cc:	bl	2312c <ftello64@plt+0x11aec>
   257d0:	cmp	r0, #0
   257d4:	str	r0, [sp, #132]	; 0x84
   257d8:	bne	2598c <ftello64@plt+0x1434c>
   257dc:	sub	r1, r4, #1
   257e0:	add	r0, sp, #144	; 0x90
   257e4:	ldr	r2, [sp, #232]	; 0xe8
   257e8:	bl	1bb44 <ftello64@plt+0xa504>
   257ec:	ldr	r5, [sp, #244]	; 0xf4
   257f0:	mov	r3, r0
   257f4:	add	r2, sp, #280	; 0x118
   257f8:	mov	r1, r6
   257fc:	add	r0, sp, #132	; 0x84
   25800:	bl	20994 <ftello64@plt+0xf354>
   25804:	str	r0, [r5, r4, lsl #2]
   25808:	ldr	r0, [sp, #288]	; 0x120
   2580c:	bl	15568 <ftello64@plt+0x3f28>
   25810:	ldr	r3, [sp, #244]	; 0xf4
   25814:	ldr	r2, [r3, r4, lsl #2]
   25818:	cmp	r2, #0
   2581c:	beq	258e8 <ftello64@plt+0x142a8>
   25820:	ldr	fp, [sl, #8]
   25824:	ldr	r4, [sp, #184]	; 0xb8
   25828:	add	r7, r7, #1
   2582c:	cmp	r7, fp
   25830:	bge	25a18 <ftello64@plt+0x143d8>
   25834:	ldr	r2, [sl, #12]
   25838:	ldr	r8, [r6]
   2583c:	ldr	r9, [r2, r7, lsl #2]
   25840:	add	r2, r8, r9, lsl #3
   25844:	ldrb	r1, [r2, #6]
   25848:	tst	r1, #16
   2584c:	beq	25828 <ftello64@plt+0x141e8>
   25850:	ldr	r5, [r2, #4]
   25854:	ldr	r3, [sp, #52]	; 0x34
   25858:	tst	r3, r5
   2585c:	beq	25748 <ftello64@plt+0x14108>
   25860:	ubfx	r5, r5, #8, #10
   25864:	mov	r1, r4
   25868:	add	r0, sp, #144	; 0x90
   2586c:	ldr	r2, [sp, #232]	; 0xe8
   25870:	bl	1bb44 <ftello64@plt+0xa504>
   25874:	tst	r5, #4
   25878:	bne	25718 <ftello64@plt+0x140d8>
   2587c:	tst	r5, #8
   25880:	beq	25728 <ftello64@plt+0x140e8>
   25884:	tst	r0, #1
   25888:	beq	25728 <ftello64@plt+0x140e8>
   2588c:	b	25828 <ftello64@plt+0x141e8>
   25890:	add	r2, r2, r3
   25894:	sub	r1, r4, #1
   25898:	ldrd	r2, [r2]
   2589c:	add	r0, sp, #144	; 0x90
   258a0:	mov	r8, r2
   258a4:	mov	r9, r3
   258a8:	ldr	r2, [sp, #232]	; 0xe8
   258ac:	add	r3, sp, #280	; 0x118
   258b0:	strd	r8, [r3]
   258b4:	ldr	r3, [ip, #8]
   258b8:	str	r3, [sp, #288]	; 0x120
   258bc:	bl	1bb44 <ftello64@plt+0xa504>
   258c0:	mov	r3, r0
   258c4:	add	r2, sp, #280	; 0x118
   258c8:	mov	r1, r6
   258cc:	add	r0, sp, #132	; 0x84
   258d0:	bl	20994 <ftello64@plt+0xf354>
   258d4:	ldr	r3, [sp, #244]	; 0xf4
   258d8:	str	r0, [r5, r4, lsl #2]
   258dc:	ldr	r2, [r3, r4, lsl #2]
   258e0:	cmp	r2, #0
   258e4:	bne	25820 <ftello64@plt+0x141e0>
   258e8:	ldr	r0, [sp, #132]	; 0x84
   258ec:	cmp	r0, #0
   258f0:	beq	25820 <ftello64@plt+0x141e0>
   258f4:	ldr	r8, [sp, #84]	; 0x54
   258f8:	b	25994 <ftello64@plt+0x14354>
   258fc:	ldr	r5, [sl, #48]	; 0x30
   25900:	cmp	r5, #0
   25904:	beq	25c0c <ftello64@plt+0x145cc>
   25908:	ldr	r1, [sp, #184]	; 0xb8
   2590c:	add	r0, sp, #144	; 0x90
   25910:	ldr	r2, [sp, #232]	; 0xe8
   25914:	sub	r1, r1, #1
   25918:	bl	1bb44 <ftello64@plt+0xa504>
   2591c:	tst	r0, #1
   25920:	addne	r4, r4, #256	; 0x100
   25924:	ldr	r5, [r5, r4, lsl #2]
   25928:	b	25298 <ftello64@plt+0x13c58>
   2592c:	ldr	r2, [sp, #192]	; 0xc0
   25930:	cmp	r3, r2
   25934:	bge	2526c <ftello64@plt+0x13c2c>
   25938:	b	256cc <ftello64@plt+0x1408c>
   2593c:	mov	r0, r9
   25940:	bl	15568 <ftello64@plt+0x3f28>
   25944:	mov	r0, r4
   25948:	bl	15568 <ftello64@plt+0x3f28>
   2594c:	add	r0, sp, #144	; 0x90
   25950:	bl	1b4a8 <ftello64@plt+0x9e68>
   25954:	ldr	r5, [sp, #112]	; 0x70
   25958:	ldr	r2, [sp, #76]	; 0x4c
   2595c:	ldr	r3, [sp, #96]	; 0x60
   25960:	add	r5, r5, r3
   25964:	ldr	r3, [sp, #64]	; 0x40
   25968:	str	r5, [sp, #112]	; 0x70
   2596c:	cmp	r5, r3
   25970:	movle	r3, #0
   25974:	movgt	r3, #1
   25978:	cmp	r5, r2
   2597c:	orrlt	r3, r3, #1
   25980:	cmp	r3, #0
   25984:	beq	25090 <ftello64@plt+0x13a50>
   25988:	b	25570 <ftello64@plt+0x13f30>
   2598c:	ldr	r8, [sp, #84]	; 0x54
   25990:	ldr	r3, [sp, #244]	; 0xf4
   25994:	cmp	r3, #0
   25998:	str	r0, [sp, #120]	; 0x78
   2599c:	beq	25c34 <ftello64@plt+0x145f4>
   259a0:	mov	r5, #0
   259a4:	b	252a4 <ftello64@plt+0x13c64>
   259a8:	mov	r3, #1
   259ac:	str	r3, [sp, #36]	; 0x24
   259b0:	ldr	r0, [sp, #36]	; 0x24
   259b4:	add	sp, sp, #428	; 0x1ac
   259b8:	ldrd	r4, [sp]
   259bc:	ldrd	r6, [sp, #8]
   259c0:	ldrd	r8, [sp, #16]
   259c4:	ldrd	sl, [sp, #24]
   259c8:	add	sp, sp, #32
   259cc:	pop	{pc}		; (ldr pc, [sp], #4)
   259d0:	ldr	sl, [sp, #68]	; 0x44
   259d4:	mov	r3, #12
   259d8:	str	r3, [sp, #36]	; 0x24
   259dc:	mov	r0, r4
   259e0:	bl	15568 <ftello64@plt+0x3f28>
   259e4:	ldr	r3, [sl, #76]	; 0x4c
   259e8:	cmp	r3, #0
   259ec:	bne	25d6c <ftello64@plt+0x1472c>
   259f0:	ldr	r0, [sp, #152]	; 0x98
   259f4:	bl	15568 <ftello64@plt+0x3f28>
   259f8:	ldr	r0, [sp, #156]	; 0x9c
   259fc:	bl	15568 <ftello64@plt+0x3f28>
   25a00:	ldrb	r3, [sp, #219]	; 0xdb
   25a04:	cmp	r3, #0
   25a08:	beq	259b0 <ftello64@plt+0x14370>
   25a0c:	ldr	r0, [sp, #148]	; 0x94
   25a10:	bl	15568 <ftello64@plt+0x3f28>
   25a14:	b	259b0 <ftello64@plt+0x14370>
   25a18:	ldr	r8, [sp, #84]	; 0x54
   25a1c:	mov	r3, #0
   25a20:	str	r3, [sp, #120]	; 0x78
   25a24:	b	25278 <ftello64@plt+0x13c38>
   25a28:	ldr	r3, [sp, #68]	; 0x44
   25a2c:	ldr	r3, [r3, #76]	; 0x4c
   25a30:	cmp	r3, #0
   25a34:	bne	25c50 <ftello64@plt+0x14610>
   25a38:	ldr	sl, [sp, #68]	; 0x44
   25a3c:	ldr	r3, [sp, #472]	; 0x1d8
   25a40:	cmp	r3, #0
   25a44:	beq	259dc <ftello64@plt+0x1439c>
   25a48:	cmp	r3, #1
   25a4c:	bls	25a9c <ftello64@plt+0x1445c>
   25a50:	sub	r2, r3, #2
   25a54:	ldr	r3, [sp, #476]	; 0x1dc
   25a58:	cmp	r2, #4
   25a5c:	movls	r2, #0
   25a60:	movhi	r2, #1
   25a64:	add	r3, r3, #8
   25a68:	ubfx	r1, r3, #0, #3
   25a6c:	cmp	r1, #0
   25a70:	movne	r2, #0
   25a74:	cmp	r2, #0
   25a78:	beq	26b04 <ftello64@plt+0x154c4>
   25a7c:	ldr	r1, [sp, #472]	; 0x1d8
   25a80:	mvn	r0, #0
   25a84:	ldr	r2, [sp, #476]	; 0x1dc
   25a88:	add	r2, r2, r1, lsl #3
   25a8c:	mvn	r1, #0
   25a90:	strd	r0, [r3], #8
   25a94:	cmp	r2, r3
   25a98:	bne	25a90 <ftello64@plt+0x14450>
   25a9c:	ldr	r3, [sp, #32]
   25aa0:	ldrb	r3, [r3, #28]
   25aa4:	eor	r3, r3, #16
   25aa8:	mov	r5, #0
   25aac:	ldr	r1, [sp, #236]	; 0xec
   25ab0:	ldr	r2, [sp, #472]	; 0x1d8
   25ab4:	subs	r2, r2, #1
   25ab8:	movne	r2, #1
   25abc:	ands	r3, r2, r3, lsr #4
   25ac0:	ldr	r2, [sp, #476]	; 0x1dc
   25ac4:	str	r5, [r2]
   25ac8:	str	r1, [r2, #4]
   25acc:	bne	26024 <ftello64@plt+0x149e4>
   25ad0:	ldrb	r2, [sp, #220]	; 0xdc
   25ad4:	ldr	ip, [sp, #112]	; 0x70
   25ad8:	ldr	r0, [sp, #156]	; 0x9c
   25adc:	cmp	r2, #0
   25ae0:	ldrne	r5, [sp, #476]	; 0x1dc
   25ae4:	movne	r2, #0
   25ae8:	ldrne	r7, [sp, #472]	; 0x1d8
   25aec:	ldr	r1, [sp, #172]	; 0xac
   25af0:	addne	r5, r5, #4
   25af4:	ldr	lr, [sp, #176]	; 0xb0
   25af8:	bne	25edc <ftello64@plt+0x1489c>
   25afc:	ldr	lr, [sp, #472]	; 0x1d8
   25b00:	ldr	r1, [sp, #476]	; 0x1dc
   25b04:	add	r0, r1, #4
   25b08:	b	25b14 <ftello64@plt+0x144d4>
   25b0c:	ldr	r3, [sp, #476]	; 0x1dc
   25b10:	ldr	r3, [r3, r2, lsl #3]
   25b14:	cmn	r3, #1
   25b18:	add	r1, ip, r3
   25b1c:	beq	25b34 <ftello64@plt+0x144f4>
   25b20:	ldr	r3, [r0, r2, lsl #3]
   25b24:	ldr	r5, [sp, #476]	; 0x1dc
   25b28:	add	r3, ip, r3
   25b2c:	str	r1, [r5, r2, lsl #3]
   25b30:	str	r3, [r0, r2, lsl #3]
   25b34:	add	r2, r2, #1
   25b38:	cmp	lr, r2
   25b3c:	bne	25b0c <ftello64@plt+0x144cc>
   25b40:	ldr	r3, [sp, #108]	; 0x6c
   25b44:	cmp	r3, #0
   25b48:	ble	25b98 <ftello64@plt+0x14558>
   25b4c:	mov	r0, r3
   25b50:	ldr	r2, [sp, #472]	; 0x1d8
   25b54:	ldr	r3, [sp, #476]	; 0x1dc
   25b58:	add	r3, r3, r2, lsl #3
   25b5c:	sub	r2, r0, #1
   25b60:	cmp	r2, #4
   25b64:	ubfx	r1, r3, #0, #3
   25b68:	movls	r2, #0
   25b6c:	movhi	r2, #1
   25b70:	cmp	r1, #0
   25b74:	movne	r2, #0
   25b78:	cmp	r2, #0
   25b7c:	beq	26b2c <ftello64@plt+0x154ec>
   25b80:	add	r2, r3, r0, lsl #3
   25b84:	mvn	r1, #0
   25b88:	mvn	r0, #0
   25b8c:	strd	r0, [r3], #8
   25b90:	cmp	r3, r2
   25b94:	bne	25b8c <ftello64@plt+0x1454c>
   25b98:	ldr	ip, [sl, #132]	; 0x84
   25b9c:	cmp	ip, #0
   25ba0:	beq	259dc <ftello64@plt+0x1439c>
   25ba4:	ldr	r3, [sp, #472]	; 0x1d8
   25ba8:	cmp	r3, #1
   25bac:	bls	259dc <ftello64@plt+0x1439c>
   25bb0:	ldr	r1, [sp, #476]	; 0x1dc
   25bb4:	mov	r6, r3
   25bb8:	mov	r2, #0
   25bbc:	mov	r3, #1
   25bc0:	add	r5, r1, #4
   25bc4:	ldr	r1, [ip, r2, lsl #2]
   25bc8:	mov	r0, r3
   25bcc:	cmp	r1, r2
   25bd0:	add	lr, r1, #1
   25bd4:	beq	25bf8 <ftello64@plt+0x145b8>
   25bd8:	ldr	r1, [sp, #476]	; 0x1dc
   25bdc:	ldr	r1, [r1, lr, lsl #3]
   25be0:	ldr	lr, [sp, #476]	; 0x1dc
   25be4:	str	r1, [lr, r3, lsl #3]
   25be8:	ldr	r2, [ip, r2, lsl #2]
   25bec:	add	r2, lr, r2, lsl #3
   25bf0:	ldr	r2, [r2, #12]
   25bf4:	str	r2, [r5, r3, lsl #3]
   25bf8:	add	r3, r3, #1
   25bfc:	mov	r2, r0
   25c00:	cmp	r6, r3
   25c04:	bne	25bc4 <ftello64@plt+0x14584>
   25c08:	b	259dc <ftello64@plt+0x1439c>
   25c0c:	mov	r1, sl
   25c10:	ldr	r0, [sp, #228]	; 0xe4
   25c14:	bl	20db0 <ftello64@plt+0xf770>
   25c18:	cmp	r0, #0
   25c1c:	bne	25288 <ftello64@plt+0x13c48>
   25c20:	ldr	r3, [sp, #244]	; 0xf4
   25c24:	mov	r2, #12
   25c28:	str	r2, [sp, #120]	; 0x78
   25c2c:	cmp	r3, #0
   25c30:	bne	259a0 <ftello64@plt+0x14360>
   25c34:	mov	r4, #0
   25c38:	ldr	sl, [sp, #68]	; 0x44
   25c3c:	b	259d4 <ftello64@plt+0x14394>
   25c40:	ldr	r3, [sp, #104]	; 0x68
   25c44:	str	r3, [sp, #16]
   25c48:	ldrb	r3, [sl, #52]	; 0x34
   25c4c:	b	251c0 <ftello64@plt+0x13b80>
   25c50:	mov	r2, fp
   25c54:	add	r0, sp, #144	; 0x90
   25c58:	ldr	r1, [r4, fp, lsl #2]
   25c5c:	bl	1c6f8 <ftello64@plt+0xb0b8>
   25c60:	str	r0, [sp, #240]	; 0xf0
   25c64:	b	253b0 <ftello64@plt+0x13d70>
   25c68:	ldr	sl, [sp, #68]	; 0x44
   25c6c:	ldr	r2, [sl, #76]	; 0x4c
   25c70:	cmp	r2, #0
   25c74:	bne	25c50 <ftello64@plt+0x14610>
   25c78:	ldr	r2, [sp, #472]	; 0x1d8
   25c7c:	cmp	r2, #0
   25c80:	bne	25aa4 <ftello64@plt+0x14464>
   25c84:	str	r2, [sp, #36]	; 0x24
   25c88:	b	259dc <ftello64@plt+0x1439c>
   25c8c:	ldr	r2, [sp, #72]	; 0x48
   25c90:	b	24ed4 <ftello64@plt+0x13894>
   25c94:	mov	r1, r3
   25c98:	mov	r3, r5
   25c9c:	ldr	r0, [sp, #48]	; 0x30
   25ca0:	ldr	r4, [sp, #56]	; 0x38
   25ca4:	ldr	ip, [sp, #72]	; 0x48
   25ca8:	ldr	lr, [sp, #76]	; 0x4c
   25cac:	b	25cc0 <ftello64@plt+0x14680>
   25cb0:	sub	r3, r3, #1
   25cb4:	mov	r1, #1
   25cb8:	cmp	lr, r3
   25cbc:	bgt	25de0 <ftello64@plt+0x147a0>
   25cc0:	cmp	ip, r3
   25cc4:	mov	r2, #0
   25cc8:	ldrbgt	r2, [r4, r3]
   25ccc:	ldrb	r2, [r0, r2]
   25cd0:	cmp	r2, #0
   25cd4:	beq	25cb0 <ftello64@plt+0x14670>
   25cd8:	b	25650 <ftello64@plt+0x14010>
   25cdc:	add	r1, sp, #280	; 0x118
   25ce0:	add	r0, sp, #144	; 0x90
   25ce4:	str	r9, [sp, #280]	; 0x118
   25ce8:	str	r6, [sp, #284]	; 0x11c
   25cec:	str	sl, [sp, #288]	; 0x120
   25cf0:	str	fp, [sp, #292]	; 0x124
   25cf4:	str	r6, [sp, #296]	; 0x128
   25cf8:	str	r6, [sp, #300]	; 0x12c
   25cfc:	str	r6, [sp, #304]	; 0x130
   25d00:	bl	23e44 <ftello64@plt+0x12804>
   25d04:	mov	r7, r0
   25d08:	ldr	r0, [sp, #304]	; 0x130
   25d0c:	bl	15568 <ftello64@plt+0x3f28>
   25d10:	cmp	r7, #0
   25d14:	bne	25fc0 <ftello64@plt+0x14980>
   25d18:	ldr	r4, [r9]
   25d1c:	cmp	r4, #0
   25d20:	beq	2593c <ftello64@plt+0x142fc>
   25d24:	mov	r8, fp
   25d28:	mov	fp, sl
   25d2c:	ldr	sl, [sp, #68]	; 0x44
   25d30:	ldr	r0, [sp, #244]	; 0xf4
   25d34:	bl	15568 <ftello64@plt+0x3f28>
   25d38:	mov	r0, #0
   25d3c:	str	r8, [sp, #236]	; 0xec
   25d40:	str	fp, [sp, #240]	; 0xf0
   25d44:	str	r9, [sp, #244]	; 0xf4
   25d48:	bl	15568 <ftello64@plt+0x3f28>
   25d4c:	mov	r0, #0
   25d50:	bl	15568 <ftello64@plt+0x3f28>
   25d54:	ldr	r4, [sp, #244]	; 0xf4
   25d58:	b	25a3c <ftello64@plt+0x143fc>
   25d5c:	ldrb	r3, [sl, #88]	; 0x58
   25d60:	tst	r3, #2
   25d64:	bne	24f70 <ftello64@plt+0x13930>
   25d68:	b	24f98 <ftello64@plt+0x13958>
   25d6c:	add	r0, sp, #144	; 0x90
   25d70:	bl	1b4a8 <ftello64@plt+0x9e68>
   25d74:	ldr	r0, [sp, #276]	; 0x114
   25d78:	bl	15568 <ftello64@plt+0x3f28>
   25d7c:	ldr	r0, [sp, #260]	; 0x104
   25d80:	bl	15568 <ftello64@plt+0x3f28>
   25d84:	b	259f0 <ftello64@plt+0x143b0>
   25d88:	ldr	sl, [r4, #40]	; 0x28
   25d8c:	cmp	sl, #0
   25d90:	bne	25194 <ftello64@plt+0x13b54>
   25d94:	mov	r3, #12
   25d98:	ldr	sl, [sp, #68]	; 0x44
   25d9c:	str	r3, [sp, #36]	; 0x24
   25da0:	ldr	r4, [sp, #244]	; 0xf4
   25da4:	b	259dc <ftello64@plt+0x1439c>
   25da8:	mov	r0, r9
   25dac:	bl	15568 <ftello64@plt+0x3f28>
   25db0:	mov	r0, r6
   25db4:	bl	15568 <ftello64@plt+0x3f28>
   25db8:	add	r0, sp, #144	; 0x90
   25dbc:	bl	1b4a8 <ftello64@plt+0x9e68>
   25dc0:	ldr	r5, [sp, #112]	; 0x70
   25dc4:	b	25958 <ftello64@plt+0x14318>
   25dc8:	mov	r3, #12
   25dcc:	ldr	r4, [sp, #244]	; 0xf4
   25dd0:	str	r3, [sp, #36]	; 0x24
   25dd4:	b	259dc <ftello64@plt+0x1439c>
   25dd8:	mov	r3, #8
   25ddc:	b	25034 <ftello64@plt+0x139f4>
   25de0:	mov	r2, #1
   25de4:	ldr	sl, [sp, #68]	; 0x44
   25de8:	str	r2, [sp, #36]	; 0x24
   25dec:	str	r3, [sp, #112]	; 0x70
   25df0:	ldr	r4, [sp, #244]	; 0xf4
   25df4:	b	259dc <ftello64@plt+0x1439c>
   25df8:	ldr	r4, [sp, #48]	; 0x30
   25dfc:	ldr	r1, [sp, #168]	; 0xa8
   25e00:	sub	r2, r5, r1
   25e04:	ldr	r3, [sp, #176]	; 0xb0
   25e08:	cmp	r3, r2
   25e0c:	bhi	26dac <ftello64@plt+0x1576c>
   25e10:	mov	r1, r5
   25e14:	add	r0, sp, #144	; 0x90
   25e18:	ldr	r2, [sp, #480]	; 0x1e0
   25e1c:	bl	1bd94 <ftello64@plt+0xa754>
   25e20:	subs	r3, r0, #0
   25e24:	str	r3, [sp, #36]	; 0x24
   25e28:	beq	26da4 <ftello64@plt+0x15764>
   25e2c:	ldr	sl, [sp, #68]	; 0x44
   25e30:	ldr	r4, [sp, #244]	; 0xf4
   25e34:	b	259dc <ftello64@plt+0x1439c>
   25e38:	ldrsb	r3, [sl, #52]	; 0x34
   25e3c:	cmp	r3, #0
   25e40:	blt	25eb0 <ftello64@plt+0x14870>
   25e44:	ldr	fp, [sp, #12]
   25e48:	ldr	r3, [sp, #20]
   25e4c:	cmp	r3, #0
   25e50:	strne	r3, [sp, #28]
   25e54:	bne	251d4 <ftello64@plt+0x13b94>
   25e58:	b	25348 <ftello64@plt+0x13d08>
   25e5c:	mov	r5, r0
   25e60:	b	251e8 <ftello64@plt+0x13ba8>
   25e64:	mov	fp, r4
   25e68:	b	25348 <ftello64@plt+0x13d08>
   25e6c:	ldr	sl, [r4, #44]	; 0x2c
   25e70:	b	25d8c <ftello64@plt+0x1474c>
   25e74:	ldr	sl, [sp, #68]	; 0x44
   25e78:	bl	15568 <ftello64@plt+0x3f28>
   25e7c:	mov	r3, #12
   25e80:	mov	r0, r9
   25e84:	str	r3, [sp, #36]	; 0x24
   25e88:	bl	15568 <ftello64@plt+0x3f28>
   25e8c:	ldr	r4, [sp, #244]	; 0xf4
   25e90:	b	259dc <ftello64@plt+0x1439c>
   25e94:	mov	r3, r0
   25e98:	mov	r1, r4
   25e9c:	ldr	r2, [sl, #40]	; 0x28
   25ea0:	add	r0, sp, #120	; 0x78
   25ea4:	bl	20994 <ftello64@plt+0xf354>
   25ea8:	mov	sl, r0
   25eac:	b	25d8c <ftello64@plt+0x1474c>
   25eb0:	mov	r1, sl
   25eb4:	add	r0, sp, #144	; 0x90
   25eb8:	ldr	r2, [sp, #12]
   25ebc:	bl	1c6f8 <ftello64@plt+0xb0b8>
   25ec0:	subs	r3, r0, #0
   25ec4:	str	r3, [sp, #28]
   25ec8:	bne	25e44 <ftello64@plt+0x14804>
   25ecc:	mvn	fp, #0
   25ed0:	b	251d4 <ftello64@plt+0x13b94>
   25ed4:	ldr	r3, [sp, #476]	; 0x1dc
   25ed8:	ldr	r3, [r3, r2, lsl #3]
   25edc:	cmn	r3, #1
   25ee0:	beq	25f18 <ftello64@plt+0x148d8>
   25ee4:	cmp	r1, r3
   25ee8:	ldr	r6, [r5, r2, lsl #3]
   25eec:	moveq	r3, lr
   25ef0:	ldrne	r3, [r0, r3, lsl #2]
   25ef4:	ldr	r8, [sp, #476]	; 0x1dc
   25ef8:	cmp	r1, r6
   25efc:	moveq	r6, lr
   25f00:	str	r3, [r8, r2, lsl #3]
   25f04:	add	r3, ip, r3
   25f08:	ldrne	r6, [r0, r6, lsl #2]
   25f0c:	str	r3, [r8, r2, lsl #3]
   25f10:	add	r6, ip, r6
   25f14:	str	r6, [r5, r2, lsl #3]
   25f18:	add	r2, r2, #1
   25f1c:	cmp	r2, r7
   25f20:	bne	25ed4 <ftello64@plt+0x14894>
   25f24:	b	25b40 <ftello64@plt+0x14500>
   25f28:	add	r4, sl, #8
   25f2c:	add	r5, sl, #12
   25f30:	mov	r1, r4
   25f34:	mov	r2, r5
   25f38:	mov	r3, #0
   25f3c:	add	r0, sp, #144	; 0x90
   25f40:	bl	1c9b8 <ftello64@plt+0xb378>
   25f44:	cmp	r0, #0
   25f48:	mov	fp, r0
   25f4c:	str	r0, [sp, #120]	; 0x78
   25f50:	bne	25348 <ftello64@plt+0x13d08>
   25f54:	ldrb	r3, [sl, #52]	; 0x34
   25f58:	tst	r3, #64	; 0x40
   25f5c:	bne	25ffc <ftello64@plt+0x149bc>
   25f60:	mov	r2, #0
   25f64:	str	r2, [sp, #16]
   25f68:	b	251c0 <ftello64@plt+0x13b80>
   25f6c:	ldr	sl, [r4, #48]	; 0x30
   25f70:	b	25d8c <ftello64@plt+0x1474c>
   25f74:	mov	r7, r3
   25f78:	mov	r0, r9
   25f7c:	bl	15568 <ftello64@plt+0x3f28>
   25f80:	ldr	r0, [sp, #24]
   25f84:	bl	15568 <ftello64@plt+0x3f28>
   25f88:	cmp	r7, #1
   25f8c:	beq	2594c <ftello64@plt+0x1430c>
   25f90:	str	r7, [sp, #36]	; 0x24
   25f94:	ldr	sl, [sp, #68]	; 0x44
   25f98:	ldr	r4, [sp, #244]	; 0xf4
   25f9c:	b	259dc <ftello64@plt+0x1439c>
   25fa0:	mov	r3, #12
   25fa4:	mov	r0, r9
   25fa8:	ldr	sl, [sp, #68]	; 0x44
   25fac:	str	r3, [sp, #36]	; 0x24
   25fb0:	bl	15568 <ftello64@plt+0x3f28>
   25fb4:	mov	r0, r6
   25fb8:	bl	15568 <ftello64@plt+0x3f28>
   25fbc:	b	2557c <ftello64@plt+0x13f3c>
   25fc0:	str	r6, [sp, #24]
   25fc4:	b	25f78 <ftello64@plt+0x14938>
   25fc8:	mov	r3, r5
   25fcc:	mov	r2, r6
   25fd0:	ldr	r0, [sp, #12]
   25fd4:	mov	r1, r9
   25fd8:	bl	23330 <ftello64@plt+0x11cf0>
   25fdc:	mov	r7, r0
   25fe0:	mov	r0, r6
   25fe4:	bl	15568 <ftello64@plt+0x3f28>
   25fe8:	cmp	r7, #0
   25fec:	beq	25d24 <ftello64@plt+0x146e4>
   25ff0:	mov	r3, #0
   25ff4:	str	r3, [sp, #24]
   25ff8:	b	25f78 <ftello64@plt+0x14938>
   25ffc:	mov	r2, r5
   26000:	mov	r1, r4
   26004:	add	r0, sp, #144	; 0x90
   26008:	bl	24364 <ftello64@plt+0x12d24>
   2600c:	cmp	r0, #0
   26010:	mov	fp, r0
   26014:	str	r0, [sp, #120]	; 0x78
   26018:	bne	25348 <ftello64@plt+0x13d08>
   2601c:	ldrb	r3, [sl, #52]	; 0x34
   26020:	b	25f60 <ftello64@plt+0x14920>
   26024:	ldr	r2, [sp, #32]
   26028:	ldrb	r3, [sl, #88]	; 0x58
   2602c:	ldr	r2, [r2]
   26030:	tst	r3, #1
   26034:	str	r2, [sp, #12]
   26038:	beq	2693c <ftello64@plt+0x152fc>
   2603c:	ldr	r3, [sl, #76]	; 0x4c
   26040:	cmp	r3, r5
   26044:	ble	2693c <ftello64@plt+0x152fc>
   26048:	mov	r0, #0
   2604c:	mov	r1, #2
   26050:	mov	r2, #0
   26054:	mov	r3, #16
   26058:	add	ip, sp, #280	; 0x118
   2605c:	strd	r0, [sp, #120]	; 0x78
   26060:	add	r1, sp, #292	; 0x124
   26064:	mov	r0, #48	; 0x30
   26068:	strd	r2, [ip]
   2606c:	str	r1, [sp, #16]
   26070:	str	r5, [sp, #128]	; 0x80
   26074:	str	r1, [sp, #288]	; 0x120
   26078:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2607c:	cmp	r0, #0
   26080:	str	r0, [sp, #128]	; 0x80
   26084:	beq	25dc8 <ftello64@plt+0x14788>
   26088:	ldr	r1, [sp, #12]
   2608c:	add	r2, sp, #132	; 0x84
   26090:	ldr	r3, [sp, #280]	; 0x118
   26094:	str	r2, [sp, #24]
   26098:	ldr	fp, [r1, #72]	; 0x48
   2609c:	str	r5, [sp, #132]	; 0x84
   260a0:	ldr	r1, [sp, #472]	; 0x1d8
   260a4:	str	r5, [sp, #136]	; 0x88
   260a8:	str	r5, [sp, #140]	; 0x8c
   260ac:	cmp	r3, r1
   260b0:	movcs	r3, r1
   260b4:	addcs	r5, sp, #120	; 0x78
   260b8:	strcs	r3, [sp, #280]	; 0x118
   260bc:	bcc	26d88 <ftello64@plt+0x15748>
   260c0:	ldr	r0, [sp, #288]	; 0x120
   260c4:	ldr	r3, [sp, #472]	; 0x1d8
   260c8:	ldr	r1, [sp, #476]	; 0x1dc
   260cc:	str	r0, [sp, #28]
   260d0:	lsl	r2, r3, #3
   260d4:	lsl	r3, r3, #4
   260d8:	mov	r4, r1
   260dc:	str	r2, [sp, #32]
   260e0:	str	r3, [sp, #44]	; 0x2c
   260e4:	bl	1131c <memcpy@plt>
   260e8:	ldr	r6, [r4], #4
   260ec:	str	sl, [sp, #20]
   260f0:	str	r4, [sp, #40]	; 0x28
   260f4:	str	r6, [sp, #116]	; 0x74
   260f8:	ldr	r3, [sp, #476]	; 0x1dc
   260fc:	ldr	r0, [r3, #4]
   26100:	cmp	r0, r6
   26104:	blt	26c38 <ftello64@plt+0x155f8>
   26108:	ldr	r3, [sp, #12]
   2610c:	lsl	r4, fp, #3
   26110:	mov	r7, fp
   26114:	ldr	r2, [r3]
   26118:	add	r1, r2, r4
   2611c:	ldrb	r3, [r1, #4]
   26120:	cmp	r3, #8
   26124:	beq	2661c <ftello64@plt+0x14fdc>
   26128:	cmp	r3, #9
   2612c:	beq	26688 <ftello64@plt+0x15048>
   26130:	cmp	r6, r0
   26134:	beq	26534 <ftello64@plt+0x14ef4>
   26138:	cmp	r5, #0
   2613c:	beq	261c0 <ftello64@plt+0x14b80>
   26140:	ldr	r2, [sp, #136]	; 0x88
   26144:	cmp	r2, #0
   26148:	ble	261c0 <ftello64@plt+0x14b80>
   2614c:	subs	r2, r2, #1
   26150:	ldr	r0, [sp, #140]	; 0x8c
   26154:	moveq	r1, r2
   26158:	beq	261b4 <ftello64@plt+0x14b74>
   2615c:	mov	r1, #0
   26160:	add	r3, r2, r1
   26164:	lsr	r3, r3, #1
   26168:	ldr	ip, [r0, r3, lsl #2]
   2616c:	cmp	ip, fp
   26170:	blt	26524 <ftello64@plt+0x14ee4>
   26174:	cmp	r1, r3
   26178:	bcs	261b4 <ftello64@plt+0x14b74>
   2617c:	add	r2, r1, r3
   26180:	lsr	r2, r2, #1
   26184:	ldr	ip, [r0, r2, lsl #2]
   26188:	cmp	fp, ip
   2618c:	ble	261a4 <ftello64@plt+0x14b64>
   26190:	b	26518 <ftello64@plt+0x14ed8>
   26194:	ldr	ip, [r0, r3, lsl #2]
   26198:	cmp	ip, fp
   2619c:	blt	26524 <ftello64@plt+0x14ee4>
   261a0:	mov	r2, r3
   261a4:	add	r3, r1, r2
   261a8:	cmp	r1, r2
   261ac:	lsr	r3, r3, #1
   261b0:	bcc	26194 <ftello64@plt+0x14b54>
   261b4:	ldr	r3, [r0, r1, lsl #2]
   261b8:	cmp	r3, fp
   261bc:	beq	26548 <ftello64@plt+0x14f08>
   261c0:	ldr	r6, [sp, #228]	; 0xe4
   261c4:	ldr	r0, [r6]
   261c8:	add	r1, r0, r4
   261cc:	ldrb	r3, [r1, #4]
   261d0:	tst	r3, #8
   261d4:	beq	26370 <ftello64@plt+0x14d30>
   261d8:	ldr	ip, [r6, #20]
   261dc:	add	r4, fp, fp, lsl #1
   261e0:	ldr	r2, [sp, #136]	; 0x88
   261e4:	ldr	r0, [sp, #116]	; 0x74
   261e8:	add	r4, ip, r4, lsl #2
   261ec:	ldr	r1, [sp, #244]	; 0xf4
   261f0:	cmp	r2, #0
   261f4:	ldr	r6, [r1, r0, lsl #2]
   261f8:	ble	26270 <ftello64@plt+0x14c30>
   261fc:	subs	r2, r2, #1
   26200:	moveq	r1, r2
   26204:	ldr	ip, [sp, #140]	; 0x8c
   26208:	beq	26264 <ftello64@plt+0x14c24>
   2620c:	mov	r1, #0
   26210:	add	r3, r2, r1
   26214:	lsr	r3, r3, #1
   26218:	ldr	r0, [ip, r3, lsl #2]
   2621c:	cmp	fp, r0
   26220:	bgt	2665c <ftello64@plt+0x1501c>
   26224:	cmp	r3, r1
   26228:	bls	26264 <ftello64@plt+0x14c24>
   2622c:	add	r2, r3, r1
   26230:	lsr	r2, r2, #1
   26234:	ldr	r0, [ip, r2, lsl #2]
   26238:	cmp	fp, r0
   2623c:	ble	26254 <ftello64@plt+0x14c14>
   26240:	b	26650 <ftello64@plt+0x15010>
   26244:	ldr	r0, [ip, r3, lsl #2]
   26248:	cmp	fp, r0
   2624c:	bgt	2665c <ftello64@plt+0x1501c>
   26250:	mov	r2, r3
   26254:	add	r3, r1, r2
   26258:	cmp	r1, r2
   2625c:	lsr	r3, r3, #1
   26260:	bcc	26244 <ftello64@plt+0x14c04>
   26264:	ldr	r3, [ip, r1, lsl #2]
   26268:	cmp	fp, r3
   2626c:	beq	26284 <ftello64@plt+0x14c44>
   26270:	mov	r1, fp
   26274:	ldr	r0, [sp, #24]
   26278:	bl	1b584 <ftello64@plt+0x9f44>
   2627c:	cmp	r0, #0
   26280:	beq	26bac <ftello64@plt+0x1556c>
   26284:	ldr	r9, [r4, #4]
   26288:	cmp	r9, #0
   2628c:	ble	26450 <ftello64@plt+0x14e10>
   26290:	ldr	r8, [r6, #8]
   26294:	mvn	fp, #0
   26298:	mov	lr, #0
   2629c:	ldr	sl, [r4, #8]
   262a0:	add	r7, r8, fp
   262a4:	cmp	r8, #0
   262a8:	ble	26328 <ftello64@plt+0x14ce8>
   262ac:	cmp	r7, #0
   262b0:	ldr	r4, [sl, lr, lsl #2]
   262b4:	moveq	r1, r7
   262b8:	ldr	r0, [r6, #12]
   262bc:	beq	2631c <ftello64@plt+0x14cdc>
   262c0:	mov	r2, r7
   262c4:	mov	r1, #0
   262c8:	add	r3, r2, r1
   262cc:	lsr	r3, r3, #1
   262d0:	ldr	ip, [r0, r3, lsl #2]
   262d4:	cmp	r4, ip
   262d8:	bgt	26350 <ftello64@plt+0x14d10>
   262dc:	cmp	r3, r1
   262e0:	bls	2631c <ftello64@plt+0x14cdc>
   262e4:	add	r2, r3, r1
   262e8:	lsr	r2, r2, #1
   262ec:	ldr	ip, [r0, r2, lsl #2]
   262f0:	cmp	r4, ip
   262f4:	ble	2630c <ftello64@plt+0x14ccc>
   262f8:	b	26344 <ftello64@plt+0x14d04>
   262fc:	ldr	ip, [r0, r3, lsl #2]
   26300:	cmp	r4, ip
   26304:	bgt	26350 <ftello64@plt+0x14d10>
   26308:	mov	r2, r3
   2630c:	add	r3, r1, r2
   26310:	cmp	r1, r2
   26314:	lsr	r3, r3, #1
   26318:	bcc	262fc <ftello64@plt+0x14cbc>
   2631c:	ldr	r3, [r0, r1, lsl #2]
   26320:	cmp	r4, r3
   26324:	beq	26360 <ftello64@plt+0x14d20>
   26328:	add	lr, lr, #1
   2632c:	cmp	lr, r9
   26330:	bne	262a4 <ftello64@plt+0x14c64>
   26334:	cmp	fp, #0
   26338:	blt	26ba4 <ftello64@plt+0x15564>
   2633c:	ldr	r6, [sp, #116]	; 0x74
   26340:	b	260f8 <ftello64@plt+0x14ab8>
   26344:	mov	r1, r2
   26348:	mov	r2, r3
   2634c:	mov	r3, r1
   26350:	add	r1, r3, #1
   26354:	cmp	r2, r1
   26358:	bhi	262c8 <ftello64@plt+0x14c88>
   2635c:	b	2631c <ftello64@plt+0x14cdc>
   26360:	cmn	fp, #1
   26364:	bne	2671c <ftello64@plt+0x150dc>
   26368:	mov	fp, r4
   2636c:	b	26328 <ftello64@plt+0x14ce8>
   26370:	ldrb	r2, [r1, #6]
   26374:	tst	r2, #16
   26378:	bne	26864 <ftello64@plt+0x15224>
   2637c:	cmp	r3, #4
   26380:	beq	268b0 <ftello64@plt+0x15270>
   26384:	ldr	r8, [sp, #116]	; 0x74
   26388:	mov	r2, r8
   2638c:	add	r0, sp, #144	; 0x90
   26390:	bl	1bc5c <ftello64@plt+0xa61c>
   26394:	cmp	r0, #0
   26398:	beq	26450 <ftello64@plt+0x14e10>
   2639c:	ldr	r3, [r6, #12]
   263a0:	add	r8, r8, #1
   263a4:	ldr	fp, [r3, r7, lsl #2]
   263a8:	cmp	r5, #0
   263ac:	str	r8, [sp, #116]	; 0x74
   263b0:	beq	2650c <ftello64@plt+0x14ecc>
   263b4:	ldr	r3, [sp, #236]	; 0xec
   263b8:	cmp	r8, r3
   263bc:	bgt	26450 <ftello64@plt+0x14e10>
   263c0:	ldr	r3, [sp, #244]	; 0xf4
   263c4:	ldr	r3, [r3, r8, lsl #2]
   263c8:	cmp	r3, #0
   263cc:	beq	26450 <ftello64@plt+0x14e10>
   263d0:	ldr	r2, [r3, #8]
   263d4:	cmp	r2, #0
   263d8:	ble	26450 <ftello64@plt+0x14e10>
   263dc:	subs	r2, r2, #1
   263e0:	ldr	r0, [r3, #12]
   263e4:	moveq	r1, r2
   263e8:	beq	26444 <ftello64@plt+0x14e04>
   263ec:	mov	r1, #0
   263f0:	add	r3, r2, r1
   263f4:	lsr	r3, r3, #1
   263f8:	ldr	ip, [r0, r3, lsl #2]
   263fc:	cmp	ip, fp
   26400:	blt	26678 <ftello64@plt+0x15038>
   26404:	cmp	r3, r1
   26408:	bls	26444 <ftello64@plt+0x14e04>
   2640c:	add	r2, r3, r1
   26410:	lsr	r2, r2, #1
   26414:	ldr	ip, [r0, r2, lsl #2]
   26418:	cmp	fp, ip
   2641c:	ble	26434 <ftello64@plt+0x14df4>
   26420:	b	2666c <ftello64@plt+0x1502c>
   26424:	ldr	ip, [r0, r3, lsl #2]
   26428:	cmp	ip, fp
   2642c:	blt	26678 <ftello64@plt+0x15038>
   26430:	mov	r2, r3
   26434:	add	r3, r1, r2
   26438:	cmp	r1, r2
   2643c:	lsr	r3, r3, #1
   26440:	bcc	26424 <ftello64@plt+0x14de4>
   26444:	ldr	r3, [r0, r1, lsl #2]
   26448:	cmp	r3, fp
   2644c:	beq	2650c <ftello64@plt+0x14ecc>
   26450:	ldr	ip, [sp, #24]
   26454:	mov	r0, r5
   26458:	ldr	r1, [sp, #28]
   2645c:	ldr	r2, [sp, #472]	; 0x1d8
   26460:	ldr	r3, [sp, #476]	; 0x1dc
   26464:	stm	sp, {r1, ip}
   26468:	add	r1, sp, #116	; 0x74
   2646c:	bl	1b6cc <ftello64@plt+0xa08c>
   26470:	subs	fp, r0, #0
   26474:	bge	2633c <ftello64@plt+0x14cfc>
   26478:	ldr	sl, [sp, #20]
   2647c:	ldr	r0, [sp, #140]	; 0x8c
   26480:	bl	15568 <ftello64@plt+0x3f28>
   26484:	ldr	r3, [sp, #16]
   26488:	ldr	r0, [sp, #288]	; 0x120
   2648c:	cmp	r0, r3
   26490:	beq	26498 <ftello64@plt+0x14e58>
   26494:	bl	15568 <ftello64@plt+0x3f28>
   26498:	ldr	r1, [sp, #16]
   2649c:	mov	r2, #0
   264a0:	mov	r3, #16
   264a4:	cmp	r5, #0
   264a8:	str	r1, [sp, #288]	; 0x120
   264ac:	add	r1, sp, #280	; 0x118
   264b0:	strd	r2, [r1]
   264b4:	beq	25574 <ftello64@plt+0x13f34>
   264b8:	mov	r6, #24
   264bc:	ldr	r4, [sp, #36]	; 0x24
   264c0:	b	264e0 <ftello64@plt+0x14ea0>
   264c4:	add	r0, r0, r7
   264c8:	ldr	r0, [r0, #20]
   264cc:	bl	15568 <ftello64@plt+0x3f28>
   264d0:	ldr	r3, [r5, #8]
   264d4:	add	r3, r3, r7
   264d8:	ldr	r0, [r3, #8]
   264dc:	bl	15568 <ftello64@plt+0x3f28>
   264e0:	ldr	r3, [r5]
   264e4:	mul	r7, r6, r4
   264e8:	ldr	r0, [r5, #8]
   264ec:	cmp	r4, r3
   264f0:	add	r4, r4, #1
   264f4:	blt	264c4 <ftello64@plt+0x14e84>
   264f8:	mov	r3, #1
   264fc:	str	r3, [sp, #36]	; 0x24
   26500:	bl	15568 <ftello64@plt+0x3f28>
   26504:	ldr	r4, [sp, #244]	; 0xf4
   26508:	b	259dc <ftello64@plt+0x1439c>
   2650c:	mov	r3, #0
   26510:	str	r3, [sp, #136]	; 0x88
   26514:	b	26334 <ftello64@plt+0x14cf4>
   26518:	mov	r1, r2
   2651c:	mov	r2, r3
   26520:	mov	r3, r1
   26524:	add	r1, r3, #1
   26528:	cmp	r2, r1
   2652c:	bhi	26160 <ftello64@plt+0x14b20>
   26530:	b	261b4 <ftello64@plt+0x14b74>
   26534:	ldr	r3, [sp, #240]	; 0xf0
   26538:	cmp	r3, fp
   2653c:	bne	26138 <ftello64@plt+0x14af8>
   26540:	cmp	r5, #0
   26544:	beq	26d4c <ftello64@plt+0x1570c>
   26548:	ldr	r0, [sp, #40]	; 0x28
   2654c:	mov	r3, #0
   26550:	ldr	r1, [sp, #472]	; 0x1d8
   26554:	ldr	r2, [sp, #476]	; 0x1dc
   26558:	ldr	r2, [r2, r3, lsl #3]
   2655c:	cmp	r2, #0
   26560:	blt	26570 <ftello64@plt+0x14f30>
   26564:	ldr	r2, [r0, r3, lsl #3]
   26568:	cmn	r2, #1
   2656c:	beq	266e8 <ftello64@plt+0x150a8>
   26570:	add	r3, r3, #1
   26574:	cmp	r1, r3
   26578:	bne	26554 <ftello64@plt+0x14f14>
   2657c:	ldr	sl, [sp, #20]
   26580:	ldr	r0, [sp, #140]	; 0x8c
   26584:	bl	15568 <ftello64@plt+0x3f28>
   26588:	ldr	r3, [sp, #16]
   2658c:	ldr	r0, [sp, #288]	; 0x120
   26590:	cmp	r0, r3
   26594:	beq	26d90 <ftello64@plt+0x15750>
   26598:	bl	15568 <ftello64@plt+0x3f28>
   2659c:	ldr	r1, [sp, #16]
   265a0:	mov	r2, #0
   265a4:	mov	r3, #16
   265a8:	cmp	r5, #0
   265ac:	str	r1, [sp, #288]	; 0x120
   265b0:	add	r1, sp, #280	; 0x118
   265b4:	strd	r2, [r1]
   265b8:	beq	2660c <ftello64@plt+0x14fcc>
   265bc:	ldr	r3, [r5]
   265c0:	cmp	r3, #0
   265c4:	movgt	r6, #0
   265c8:	movgt	r4, r6
   265cc:	ble	26604 <ftello64@plt+0x14fc4>
   265d0:	ldr	r3, [r5, #8]
   265d4:	add	r6, r6, #1
   265d8:	add	r3, r3, r4
   265dc:	ldr	r0, [r3, #20]
   265e0:	bl	15568 <ftello64@plt+0x3f28>
   265e4:	ldr	r3, [r5, #8]
   265e8:	add	r3, r3, r4
   265ec:	add	r4, r4, #24
   265f0:	ldr	r0, [r3, #8]
   265f4:	bl	15568 <ftello64@plt+0x3f28>
   265f8:	ldr	r3, [r5]
   265fc:	cmp	r6, r3
   26600:	blt	265d0 <ftello64@plt+0x14f90>
   26604:	ldr	r0, [r5, #8]
   26608:	bl	15568 <ftello64@plt+0x3f28>
   2660c:	ldr	r4, [sp, #244]	; 0xf4
   26610:	ldr	r3, [sp, #476]	; 0x1dc
   26614:	ldr	r3, [r3]
   26618:	b	25ad0 <ftello64@plt+0x14490>
   2661c:	ldr	r3, [r2, fp, lsl #3]
   26620:	ldr	r2, [sp, #472]	; 0x1d8
   26624:	add	r3, r3, #1
   26628:	cmp	r2, r3
   2662c:	ble	26130 <ftello64@plt+0x14af0>
   26630:	ldr	r2, [sp, #476]	; 0x1dc
   26634:	ldr	r1, [sp, #476]	; 0x1dc
   26638:	add	r2, r2, r3, lsl #3
   2663c:	str	r6, [r1, r3, lsl #3]
   26640:	mvn	r3, #0
   26644:	str	r3, [r2, #4]
   26648:	ldr	r0, [r1, #4]
   2664c:	b	26130 <ftello64@plt+0x14af0>
   26650:	mov	r1, r2
   26654:	mov	r2, r3
   26658:	mov	r3, r1
   2665c:	add	r1, r3, #1
   26660:	cmp	r2, r1
   26664:	bhi	26210 <ftello64@plt+0x14bd0>
   26668:	b	26264 <ftello64@plt+0x14c24>
   2666c:	mov	r1, r2
   26670:	mov	r2, r3
   26674:	mov	r3, r1
   26678:	add	r1, r3, #1
   2667c:	cmp	r2, r1
   26680:	bhi	263f0 <ftello64@plt+0x14db0>
   26684:	b	26444 <ftello64@plt+0x14e04>
   26688:	ldr	r3, [r1]
   2668c:	ldr	r2, [sp, #472]	; 0x1d8
   26690:	add	r3, r3, #1
   26694:	cmp	r2, r3
   26698:	ble	26130 <ftello64@plt+0x14af0>
   2669c:	ldr	r2, [sp, #476]	; 0x1dc
   266a0:	ldr	r0, [sp, #476]	; 0x1dc
   266a4:	ldr	r2, [r2, r3, lsl #3]
   266a8:	add	r0, r0, r3, lsl #3
   266ac:	cmp	r2, r6
   266b0:	blt	26b80 <ftello64@plt+0x15540>
   266b4:	ldrb	r2, [r1, #6]
   266b8:	tst	r2, #8
   266bc:	beq	26b58 <ftello64@plt+0x15518>
   266c0:	ldr	r1, [sp, #28]
   266c4:	ldr	r3, [r1, r3, lsl #3]
   266c8:	cmn	r3, #1
   266cc:	beq	26b58 <ftello64@plt+0x15518>
   266d0:	ldr	r2, [sp, #32]
   266d4:	ldr	r0, [sp, #476]	; 0x1dc
   266d8:	bl	1131c <memcpy@plt>
   266dc:	ldr	r3, [sp, #476]	; 0x1dc
   266e0:	ldr	r0, [r3, #4]
   266e4:	b	26130 <ftello64@plt+0x14af0>
   266e8:	ldr	ip, [sp, #24]
   266ec:	mov	r0, r5
   266f0:	ldr	r1, [sp, #28]
   266f4:	ldr	r2, [sp, #472]	; 0x1d8
   266f8:	ldr	r3, [sp, #476]	; 0x1dc
   266fc:	stm	sp, {r1, ip}
   26700:	add	r1, sp, #116	; 0x74
   26704:	bl	1b6cc <ftello64@plt+0xa08c>
   26708:	subs	fp, r0, #0
   2670c:	blt	2657c <ftello64@plt+0x14f3c>
   26710:	mov	r7, fp
   26714:	lsl	r4, fp, #3
   26718:	b	261c0 <ftello64@plt+0x14b80>
   2671c:	ldr	r2, [sp, #136]	; 0x88
   26720:	cmp	r2, #0
   26724:	ble	2679c <ftello64@plt+0x1515c>
   26728:	subs	r2, r2, #1
   2672c:	ldr	r0, [sp, #140]	; 0x8c
   26730:	moveq	r1, r2
   26734:	beq	26790 <ftello64@plt+0x15150>
   26738:	mov	r1, #0
   2673c:	add	r3, r2, r1
   26740:	lsr	r3, r3, #1
   26744:	ldr	ip, [r0, r3, lsl #2]
   26748:	cmp	fp, ip
   2674c:	bgt	268a0 <ftello64@plt+0x15260>
   26750:	cmp	r3, r1
   26754:	bls	26790 <ftello64@plt+0x15150>
   26758:	add	r2, r3, r1
   2675c:	lsr	r2, r2, #1
   26760:	ldr	ip, [r0, r2, lsl #2]
   26764:	cmp	fp, ip
   26768:	ble	26780 <ftello64@plt+0x15140>
   2676c:	b	26894 <ftello64@plt+0x15254>
   26770:	ldr	ip, [r0, r3, lsl #2]
   26774:	cmp	fp, ip
   26778:	bgt	268a0 <ftello64@plt+0x15260>
   2677c:	mov	r2, r3
   26780:	add	r3, r1, r2
   26784:	cmp	r1, r2
   26788:	lsr	r3, r3, #1
   2678c:	bcc	26770 <ftello64@plt+0x15130>
   26790:	ldr	r3, [r0, r1, lsl #2]
   26794:	cmp	fp, r3
   26798:	beq	26b78 <ftello64@plt+0x15538>
   2679c:	cmp	r5, #0
   267a0:	beq	26334 <ftello64@plt+0x14cf4>
   267a4:	ldr	r6, [r5]
   267a8:	ldmib	r5, {r1, r3}
   267ac:	ldr	r7, [sp, #116]	; 0x74
   267b0:	add	r2, r6, #1
   267b4:	cmp	r2, r1
   267b8:	str	r2, [r5]
   267bc:	beq	26cd8 <ftello64@plt+0x15698>
   267c0:	add	r2, r6, r6, lsl #1
   267c4:	ldr	r0, [sp, #44]	; 0x2c
   267c8:	lsl	r6, r2, #3
   267cc:	str	r7, [r3, r2, lsl #3]
   267d0:	add	r7, r3, r6
   267d4:	str	r4, [r7, #4]
   267d8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   267dc:	ldr	r3, [r5, #8]
   267e0:	str	r0, [r7, #8]
   267e4:	add	r3, r3, r6
   267e8:	ldr	r0, [r3, #8]
   267ec:	cmp	r0, #0
   267f0:	beq	26d1c <ftello64@plt+0x156dc>
   267f4:	ldr	r4, [sp, #32]
   267f8:	ldr	r1, [sp, #476]	; 0x1dc
   267fc:	mov	r2, r4
   26800:	bl	1131c <memcpy@plt>
   26804:	ldr	r3, [r5, #8]
   26808:	mov	r2, r4
   2680c:	ldr	r1, [sp, #28]
   26810:	add	r3, r3, r6
   26814:	ldr	r0, [r3, #8]
   26818:	add	r0, r0, r4
   2681c:	bl	1131c <memcpy@plt>
   26820:	ldr	r2, [r5, #8]
   26824:	ldr	r3, [sp, #136]	; 0x88
   26828:	add	r6, r2, r6
   2682c:	cmp	r3, #0
   26830:	str	r3, [r6, #16]
   26834:	ble	26cc4 <ftello64@plt+0x15684>
   26838:	lsl	r0, r3, #2
   2683c:	str	r3, [r6, #12]
   26840:	bl	2eb14 <ftello64@plt+0x1d4d4>
   26844:	cmp	r0, #0
   26848:	str	r0, [r6, #20]
   2684c:	beq	26d6c <ftello64@plt+0x1572c>
   26850:	ldr	r2, [sp, #136]	; 0x88
   26854:	ldr	r1, [sp, #140]	; 0x8c
   26858:	lsl	r2, r2, #2
   2685c:	bl	1131c <memcpy@plt>
   26860:	b	26334 <ftello64@plt+0x14cf4>
   26864:	ldr	ip, [sp, #116]	; 0x74
   26868:	add	r3, sp, #144	; 0x90
   2686c:	mov	r2, fp
   26870:	add	r1, r6, #128	; 0x80
   26874:	str	ip, [sp]
   26878:	bl	1e758 <ftello64@plt+0xd118>
   2687c:	subs	r8, r0, #0
   26880:	bne	26b70 <ftello64@plt+0x15530>
   26884:	ldr	r1, [r6]
   26888:	ldr	r8, [sp, #116]	; 0x74
   2688c:	add	r1, r1, r4
   26890:	b	26388 <ftello64@plt+0x14d48>
   26894:	mov	r1, r2
   26898:	mov	r2, r3
   2689c:	mov	r3, r1
   268a0:	add	r1, r3, #1
   268a4:	cmp	r2, r1
   268a8:	bhi	2673c <ftello64@plt+0x150fc>
   268ac:	b	26790 <ftello64@plt+0x15150>
   268b0:	ldr	r3, [r1]
   268b4:	ldr	r2, [sp, #472]	; 0x1d8
   268b8:	add	r3, r3, #1
   268bc:	cmp	r2, r3
   268c0:	ble	26a3c <ftello64@plt+0x153fc>
   268c4:	ldr	r2, [sp, #476]	; 0x1dc
   268c8:	cmp	r5, #0
   268cc:	ldr	r1, [sp, #476]	; 0x1dc
   268d0:	add	r2, r2, r3, lsl #3
   268d4:	ldr	r0, [r1, r3, lsl #3]
   268d8:	ldr	r3, [r2, #4]
   268dc:	sub	r8, r3, r0
   268e0:	beq	26b68 <ftello64@plt+0x15528>
   268e4:	cmn	r0, #1
   268e8:	beq	26450 <ftello64@plt+0x14e10>
   268ec:	cmn	r3, #1
   268f0:	beq	26450 <ftello64@plt+0x14e10>
   268f4:	cmp	r8, #0
   268f8:	beq	26a44 <ftello64@plt+0x15404>
   268fc:	ldr	r4, [sp, #116]	; 0x74
   26900:	ldr	r1, [sp, #148]	; 0x94
   26904:	ldr	r3, [sp, #172]	; 0xac
   26908:	sub	r3, r3, r4
   2690c:	cmp	r8, r3
   26910:	bgt	26450 <ftello64@plt+0x14e10>
   26914:	add	r0, r1, r0
   26918:	mov	r2, r8
   2691c:	add	r1, r1, r4
   26920:	bl	11358 <memcmp@plt>
   26924:	cmp	r0, #0
   26928:	bne	26450 <ftello64@plt+0x14e10>
   2692c:	ldr	r3, [r6, #12]
   26930:	add	r8, r8, r4
   26934:	ldr	fp, [r3, fp, lsl #2]
   26938:	b	263a8 <ftello64@plt+0x14d68>
   2693c:	mov	r0, #0
   26940:	mov	r1, #2
   26944:	mov	r3, #16
   26948:	mov	r2, #0
   2694c:	strd	r0, [sp, #120]	; 0x78
   26950:	add	r0, sp, #280	; 0x118
   26954:	mov	ip, #0
   26958:	add	r1, sp, #292	; 0x124
   2695c:	add	lr, sp, #132	; 0x84
   26960:	strd	r2, [r0]
   26964:	mov	r5, ip
   26968:	ldr	r3, [sp, #12]
   2696c:	str	r1, [sp, #16]
   26970:	str	lr, [sp, #24]
   26974:	str	ip, [sp, #128]	; 0x80
   26978:	str	r1, [sp, #288]	; 0x120
   2697c:	ldr	fp, [r3, #72]	; 0x48
   26980:	str	ip, [sp, #132]	; 0x84
   26984:	str	ip, [sp, #136]	; 0x88
   26988:	str	ip, [sp, #140]	; 0x8c
   2698c:	mov	r3, #8
   26990:	add	r0, sp, #280	; 0x118
   26994:	ldr	r2, [sp, #16]
   26998:	ldr	r1, [sp, #472]	; 0x1d8
   2699c:	bl	2ecac <ftello64@plt+0x1d66c>
   269a0:	cmp	r0, #0
   269a4:	bne	260c0 <ftello64@plt+0x14a80>
   269a8:	ldr	r3, [sp, #16]
   269ac:	ldr	r0, [sp, #288]	; 0x120
   269b0:	cmp	r0, r3
   269b4:	beq	269bc <ftello64@plt+0x1537c>
   269b8:	bl	15568 <ftello64@plt+0x3f28>
   269bc:	ldr	r1, [sp, #16]
   269c0:	mov	r2, #0
   269c4:	mov	r3, #16
   269c8:	cmp	r5, #0
   269cc:	str	r1, [sp, #288]	; 0x120
   269d0:	add	r1, sp, #280	; 0x118
   269d4:	strd	r2, [r1]
   269d8:	beq	25dc8 <ftello64@plt+0x14788>
   269dc:	ldr	r3, [r5]
   269e0:	cmp	r3, #0
   269e4:	movgt	r4, #0
   269e8:	ldrgt	r6, [sp, #36]	; 0x24
   269ec:	ble	26a24 <ftello64@plt+0x153e4>
   269f0:	add	r6, r6, #1
   269f4:	ldr	r3, [r5, #8]
   269f8:	add	r3, r3, r4
   269fc:	ldr	r0, [r3, #20]
   26a00:	bl	15568 <ftello64@plt+0x3f28>
   26a04:	ldr	r3, [r5, #8]
   26a08:	add	r3, r3, r4
   26a0c:	add	r4, r4, #24
   26a10:	ldr	r0, [r3, #8]
   26a14:	bl	15568 <ftello64@plt+0x3f28>
   26a18:	ldr	r3, [r5]
   26a1c:	cmp	r6, r3
   26a20:	blt	269f0 <ftello64@plt+0x153b0>
   26a24:	mov	r3, #12
   26a28:	ldr	r0, [r5, #8]
   26a2c:	str	r3, [sp, #36]	; 0x24
   26a30:	bl	15568 <ftello64@plt+0x3f28>
   26a34:	ldr	r4, [sp, #244]	; 0xf4
   26a38:	b	259dc <ftello64@plt+0x1439c>
   26a3c:	cmp	r5, #0
   26a40:	bne	26450 <ftello64@plt+0x14e10>
   26a44:	mov	r1, fp
   26a48:	ldr	r0, [sp, #24]
   26a4c:	bl	1b584 <ftello64@plt+0x9f44>
   26a50:	cmp	r0, #0
   26a54:	beq	26bac <ftello64@plt+0x1556c>
   26a58:	ldr	r8, [sp, #116]	; 0x74
   26a5c:	ldr	r3, [sp, #244]	; 0xf4
   26a60:	ldr	r0, [r3, r8, lsl #2]
   26a64:	ldr	r2, [r0, #8]
   26a68:	cmp	r2, #0
   26a6c:	ble	26af8 <ftello64@plt+0x154b8>
   26a70:	ldr	r1, [r6, #20]
   26a74:	mov	r3, #12
   26a78:	subs	r2, r2, #1
   26a7c:	ldr	ip, [r0, #12]
   26a80:	mla	fp, r3, fp, r1
   26a84:	moveq	r1, r2
   26a88:	ldr	r3, [fp, #8]
   26a8c:	ldr	r0, [r3]
   26a90:	beq	26aec <ftello64@plt+0x154ac>
   26a94:	mov	r1, #0
   26a98:	add	r3, r2, r1
   26a9c:	lsr	r3, r3, #1
   26aa0:	ldr	lr, [ip, r3, lsl #2]
   26aa4:	cmp	r0, lr
   26aa8:	bgt	26d0c <ftello64@plt+0x156cc>
   26aac:	cmp	r1, r3
   26ab0:	bcs	26aec <ftello64@plt+0x154ac>
   26ab4:	add	r2, r1, r3
   26ab8:	lsr	r2, r2, #1
   26abc:	ldr	lr, [ip, r2, lsl #2]
   26ac0:	cmp	r0, lr
   26ac4:	ble	26adc <ftello64@plt+0x1549c>
   26ac8:	b	26d00 <ftello64@plt+0x156c0>
   26acc:	ldr	lr, [ip, r3, lsl #2]
   26ad0:	cmp	r0, lr
   26ad4:	bgt	26d0c <ftello64@plt+0x156cc>
   26ad8:	mov	r2, r3
   26adc:	add	r3, r1, r2
   26ae0:	cmp	r1, r2
   26ae4:	lsr	r3, r3, #1
   26ae8:	bcc	26acc <ftello64@plt+0x1548c>
   26aec:	ldr	fp, [ip, r1, lsl #2]
   26af0:	cmp	r0, fp
   26af4:	beq	26334 <ftello64@plt+0x14cf4>
   26af8:	ldr	r1, [r6]
   26afc:	add	r1, r1, r4
   26b00:	b	26388 <ftello64@plt+0x14d48>
   26b04:	ldr	r2, [sp, #472]	; 0x1d8
   26b08:	ldr	r3, [sp, #476]	; 0x1dc
   26b0c:	sub	r1, r3, #8
   26b10:	add	r1, r1, r2, lsl #3
   26b14:	mvn	r2, #0
   26b18:	str	r2, [r3, #12]
   26b1c:	str	r2, [r3, #8]!
   26b20:	cmp	r1, r3
   26b24:	bne	26b18 <ftello64@plt+0x154d8>
   26b28:	b	25a9c <ftello64@plt+0x1445c>
   26b2c:	ldr	r2, [sp, #472]	; 0x1d8
   26b30:	add	r1, r2, r0
   26b34:	ldr	r2, [sp, #476]	; 0x1dc
   26b38:	add	r1, r2, r1, lsl #3
   26b3c:	mvn	r2, #0
   26b40:	add	r3, r3, #8
   26b44:	str	r2, [r3, #-8]
   26b48:	str	r2, [r3, #-4]
   26b4c:	cmp	r1, r3
   26b50:	bne	26b40 <ftello64@plt+0x15500>
   26b54:	b	25b98 <ftello64@plt+0x14558>
   26b58:	ldr	r3, [sp, #476]	; 0x1dc
   26b5c:	str	r6, [r0, #4]
   26b60:	ldr	r0, [r3, #4]
   26b64:	b	26130 <ftello64@plt+0x14af0>
   26b68:	cmp	r8, #0
   26b6c:	beq	26a44 <ftello64@plt+0x15404>
   26b70:	ldr	r4, [sp, #116]	; 0x74
   26b74:	b	2692c <ftello64@plt+0x152ec>
   26b78:	mov	fp, r4
   26b7c:	b	26334 <ftello64@plt+0x14cf4>
   26b80:	str	r6, [r0, #4]
   26b84:	ldr	r0, [sp, #28]
   26b88:	ldr	r2, [sp, #32]
   26b8c:	ldr	r1, [sp, #476]	; 0x1dc
   26b90:	bl	1131c <memcpy@plt>
   26b94:	ldr	r6, [sp, #116]	; 0x74
   26b98:	ldr	r3, [sp, #476]	; 0x1dc
   26b9c:	ldr	r0, [r3, #4]
   26ba0:	b	26130 <ftello64@plt+0x14af0>
   26ba4:	cmn	fp, #2
   26ba8:	bne	26450 <ftello64@plt+0x14e10>
   26bac:	ldr	sl, [sp, #20]
   26bb0:	ldr	r0, [sp, #140]	; 0x8c
   26bb4:	bl	15568 <ftello64@plt+0x3f28>
   26bb8:	ldr	r3, [sp, #16]
   26bbc:	ldr	r0, [sp, #288]	; 0x120
   26bc0:	cmp	r0, r3
   26bc4:	beq	26bcc <ftello64@plt+0x1558c>
   26bc8:	bl	15568 <ftello64@plt+0x3f28>
   26bcc:	ldr	r1, [sp, #16]
   26bd0:	mov	r2, #0
   26bd4:	mov	r3, #16
   26bd8:	cmp	r5, #0
   26bdc:	str	r1, [sp, #288]	; 0x120
   26be0:	add	r1, sp, #280	; 0x118
   26be4:	strd	r2, [r1]
   26be8:	beq	25dc8 <ftello64@plt+0x14788>
   26bec:	ldr	r3, [r5]
   26bf0:	cmp	r3, #0
   26bf4:	movgt	r4, #0
   26bf8:	ldrgt	r6, [sp, #36]	; 0x24
   26bfc:	ble	26a24 <ftello64@plt+0x153e4>
   26c00:	add	r6, r6, #1
   26c04:	ldr	r3, [r5, #8]
   26c08:	add	r3, r3, r4
   26c0c:	ldr	r0, [r3, #20]
   26c10:	bl	15568 <ftello64@plt+0x3f28>
   26c14:	ldr	r3, [r5, #8]
   26c18:	add	r3, r3, r4
   26c1c:	add	r4, r4, #24
   26c20:	ldr	r0, [r3, #8]
   26c24:	bl	15568 <ftello64@plt+0x3f28>
   26c28:	ldr	r3, [r5]
   26c2c:	cmp	r6, r3
   26c30:	blt	26c00 <ftello64@plt+0x155c0>
   26c34:	b	26a24 <ftello64@plt+0x153e4>
   26c38:	ldr	sl, [sp, #20]
   26c3c:	ldr	r0, [sp, #140]	; 0x8c
   26c40:	bl	15568 <ftello64@plt+0x3f28>
   26c44:	ldr	r3, [sp, #16]
   26c48:	ldr	r0, [sp, #288]	; 0x120
   26c4c:	cmp	r0, r3
   26c50:	beq	26c58 <ftello64@plt+0x15618>
   26c54:	bl	15568 <ftello64@plt+0x3f28>
   26c58:	ldr	r1, [sp, #16]
   26c5c:	mov	r2, #0
   26c60:	mov	r3, #16
   26c64:	cmp	r5, #0
   26c68:	str	r1, [sp, #288]	; 0x120
   26c6c:	add	r1, sp, #280	; 0x118
   26c70:	strd	r2, [r1]
   26c74:	beq	2660c <ftello64@plt+0x14fcc>
   26c78:	ldr	r3, [r5]
   26c7c:	cmp	r3, #0
   26c80:	movgt	r6, #0
   26c84:	movgt	r4, r6
   26c88:	ble	26604 <ftello64@plt+0x14fc4>
   26c8c:	ldr	r3, [r5, #8]
   26c90:	add	r6, r6, #1
   26c94:	add	r3, r3, r4
   26c98:	ldr	r0, [r3, #20]
   26c9c:	bl	15568 <ftello64@plt+0x3f28>
   26ca0:	ldr	r3, [r5, #8]
   26ca4:	add	r3, r3, r4
   26ca8:	add	r4, r4, #24
   26cac:	ldr	r0, [r3, #8]
   26cb0:	bl	15568 <ftello64@plt+0x3f28>
   26cb4:	ldr	r3, [r5]
   26cb8:	cmp	r6, r3
   26cbc:	blt	26c8c <ftello64@plt+0x1564c>
   26cc0:	b	26604 <ftello64@plt+0x14fc4>
   26cc4:	mov	r3, #0
   26cc8:	str	r3, [r6, #12]
   26ccc:	str	r3, [r6, #16]
   26cd0:	str	r3, [r6, #20]
   26cd4:	b	26334 <ftello64@plt+0x14cf4>
   26cd8:	mov	r1, #48	; 0x30
   26cdc:	mov	r0, r3
   26ce0:	mul	r1, r1, r2
   26ce4:	bl	2eb50 <ftello64@plt+0x1d510>
   26ce8:	subs	r3, r0, #0
   26cec:	beq	26d1c <ftello64@plt+0x156dc>
   26cf0:	ldr	r2, [r5, #4]
   26cf4:	lsl	r2, r2, #1
   26cf8:	strd	r2, [r5, #4]
   26cfc:	b	267c0 <ftello64@plt+0x15180>
   26d00:	mov	r1, r2
   26d04:	mov	r2, r3
   26d08:	mov	r3, r1
   26d0c:	add	r1, r3, #1
   26d10:	cmp	r2, r1
   26d14:	bhi	26a98 <ftello64@plt+0x15458>
   26d18:	b	26aec <ftello64@plt+0x154ac>
   26d1c:	ldr	sl, [sp, #20]
   26d20:	ldr	r0, [sp, #140]	; 0x8c
   26d24:	bl	15568 <ftello64@plt+0x3f28>
   26d28:	ldr	r3, [sp, #16]
   26d2c:	ldr	r0, [sp, #288]	; 0x120
   26d30:	cmp	r0, r3
   26d34:	bne	26bc8 <ftello64@plt+0x15588>
   26d38:	mov	r2, #0
   26d3c:	mov	r3, #16
   26d40:	add	r1, sp, #280	; 0x118
   26d44:	strd	r2, [r1]
   26d48:	b	26bec <ftello64@plt+0x155ac>
   26d4c:	ldr	sl, [sp, #20]
   26d50:	ldr	r0, [sp, #140]	; 0x8c
   26d54:	bl	15568 <ftello64@plt+0x3f28>
   26d58:	ldr	r3, [sp, #16]
   26d5c:	ldr	r0, [sp, #288]	; 0x120
   26d60:	cmp	r0, r3
   26d64:	bne	26608 <ftello64@plt+0x14fc8>
   26d68:	b	2660c <ftello64@plt+0x14fcc>
   26d6c:	str	r0, [r6, #12]
   26d70:	str	r0, [r6, #16]
   26d74:	ldr	sl, [sp, #20]
   26d78:	b	26d20 <ftello64@plt+0x156e0>
   26d7c:	ldr	sl, [sp, #68]	; 0x44
   26d80:	ldr	r3, [sp, #472]	; 0x1d8
   26d84:	b	25a48 <ftello64@plt+0x14408>
   26d88:	add	r5, sp, #120	; 0x78
   26d8c:	b	2698c <ftello64@plt+0x1534c>
   26d90:	mov	r2, #0
   26d94:	mov	r3, #16
   26d98:	add	r1, sp, #280	; 0x118
   26d9c:	strd	r2, [r1]
   26da0:	b	265bc <ftello64@plt+0x14f7c>
   26da4:	ldr	r1, [sp, #168]	; 0xa8
   26da8:	sub	r2, r5, r1
   26dac:	ldr	r0, [sp, #172]	; 0xac
   26db0:	mov	r3, r4
   26db4:	cmp	r0, r2
   26db8:	bls	26dc8 <ftello64@plt+0x15788>
   26dbc:	ldr	r3, [sp, #148]	; 0x94
   26dc0:	ldrb	r3, [r3, r2]
   26dc4:	add	r3, r4, r3
   26dc8:	ldrb	r3, [r3]
   26dcc:	cmp	r3, #0
   26dd0:	bne	250dc <ftello64@plt+0x13a9c>
   26dd4:	ldr	r2, [sp, #76]	; 0x4c
   26dd8:	ldr	r3, [sp, #96]	; 0x60
   26ddc:	add	r5, r5, r3
   26de0:	ldr	r3, [sp, #64]	; 0x40
   26de4:	str	r5, [sp, #112]	; 0x70
   26de8:	cmp	r5, r3
   26dec:	movle	r3, #0
   26df0:	movgt	r3, #1
   26df4:	cmp	r5, r2
   26df8:	orrlt	r3, r3, #1
   26dfc:	cmp	r3, #0
   26e00:	beq	25e00 <ftello64@plt+0x147c0>
   26e04:	b	25570 <ftello64@plt+0x13f30>
   26e08:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26e0c:	mov	r5, r1
   26e10:	strd	r6, [sp, #8]
   26e14:	strd	r8, [sp, #16]
   26e18:	mov	r9, r0
   26e1c:	strd	sl, [sp, #24]
   26e20:	str	lr, [sp, #32]
   26e24:	sub	sp, sp, #164	; 0xa4
   26e28:	ldr	sl, [r1]
   26e2c:	str	r2, [sp, #20]
   26e30:	ldrb	r2, [r2, #4]
   26e34:	str	r3, [sp, #32]
   26e38:	sub	r3, r2, #1
   26e3c:	cmp	r3, #35	; 0x23
   26e40:	ldrls	pc, [pc, r3, lsl #2]
   26e44:	b	27aa4 <ftello64@plt+0x16464>
   26e48:	andeq	r7, r2, r4, asr #12
   26e4c:	muleq	r2, ip, r3
   26e50:	andeq	r7, r2, r4, lsr #21
   26e54:	muleq	r2, ip, r8
   26e58:	andeq	r7, r2, r0, lsl r8
   26e5c:	andeq	r7, r2, r4, lsr #21
   26e60:	andeq	r7, r2, r4, lsr #21
   26e64:	strdeq	r7, [r2], -ip
   26e68:			; <UNDEFINED> instruction: 0x00027abc
   26e6c:	muleq	r2, ip, r3
   26e70:	andeq	r6, r2, r4, ror #29
   26e74:	andeq	r7, r2, r4, asr #7
   26e78:	andeq	r7, r2, r4, lsr #21
   26e7c:	andeq	r7, r2, r4, lsr #21
   26e80:	andeq	r7, r2, r4, lsr #21
   26e84:	andeq	r7, r2, r4, lsr #21
   26e88:	andeq	r7, r2, r4, lsr #21
   26e8c:	andeq	r6, r2, r4, ror #29
   26e90:	andeq	r6, r2, r4, ror #29
   26e94:	andeq	r7, r2, r0, asr r9
   26e98:	andeq	r7, r2, r4, lsr #21
   26e9c:	andeq	r7, r2, r4, lsr #21
   26ea0:	ldrdeq	r6, [r2], -r8
   26ea4:	andeq	r6, r2, r0, lsl #30
   26ea8:	andeq	r7, r2, r4, lsr #21
   26eac:	andeq	r7, r2, r4, lsr #21
   26eb0:	andeq	r7, r2, r4, lsr #21
   26eb4:	andeq	r7, r2, r4, lsr #21
   26eb8:	andeq	r7, r2, r4, lsr #21
   26ebc:	andeq	r7, r2, r4, lsr #21
   26ec0:	andeq	r7, r2, r4, lsr #21
   26ec4:	andeq	r7, r2, r8, ror #11
   26ec8:	andeq	r7, r2, r8, ror #11
   26ecc:	andeq	r7, r2, r4, lsl #21
   26ed0:	andeq	r7, r2, r4, lsl #21
   26ed4:	andeq	r7, r2, r4, lsr #21
   26ed8:	ldr	r3, [sp, #32]
   26edc:	tst	r3, #16777216	; 0x1000000
   26ee0:	bne	27cb0 <ftello64@plt+0x16670>
   26ee4:	ldr	r3, [sp, #32]
   26ee8:	tst	r3, #32
   26eec:	bne	27cb0 <ftello64@plt+0x16670>
   26ef0:	tst	r3, #16
   26ef4:	bne	287c8 <ftello64@plt+0x17188>
   26ef8:	cmp	r2, #9
   26efc:	beq	27abc <ftello64@plt+0x1647c>
   26f00:	ldr	r3, [sp, #20]
   26f04:	mov	r4, #1
   26f08:	strb	r4, [r3, #4]
   26f0c:	ldr	r2, [sl, #64]	; 0x40
   26f10:	cmp	r2, #31
   26f14:	beq	28708 <ftello64@plt+0x170c8>
   26f18:	ldr	r0, [sl, #56]	; 0x38
   26f1c:	lsl	r3, r2, #5
   26f20:	add	r4, r2, r4
   26f24:	add	r2, r3, #4
   26f28:	add	r1, r0, r3
   26f2c:	add	r3, r3, #16
   26f30:	str	r4, [sl, #64]	; 0x40
   26f34:	adds	r2, r0, r2
   26f38:	add	r0, r0, r3
   26f3c:	ldr	r3, [sp, #20]
   26f40:	mov	ip, #0
   26f44:	mvn	lr, #0
   26f48:	str	r2, [sp, #28]
   26f4c:	str	ip, [r1, #4]
   26f50:	str	ip, [r1, #8]
   26f54:	str	ip, [r1, #12]
   26f58:	ldrd	r2, [r3]
   26f5c:	strd	r2, [r1, #24]
   26f60:	ldrb	r3, [r0, #14]
   26f64:	bic	r3, r3, #12
   26f68:	strb	r3, [r0, #14]
   26f6c:	str	ip, [r1, #16]
   26f70:	str	ip, [r1, #20]
   26f74:	str	lr, [r1, #32]
   26f78:	beq	277f8 <ftello64@plt+0x161b8>
   26f7c:	ldr	r6, [sp, #20]
   26f80:	mov	r1, r9
   26f84:	mov	r5, #0
   26f88:	ldr	r4, [sp, #32]
   26f8c:	mov	r0, r6
   26f90:	and	r3, r4, #2097152	; 0x200000
   26f94:	mov	r2, r4
   26f98:	str	r3, [sp, #52]	; 0x34
   26f9c:	bl	1d7f4 <ftello64@plt+0xc1b4>
   26fa0:	ldr	r3, [r9, #40]	; 0x28
   26fa4:	and	r2, r4, #16777216	; 0x1000000
   26fa8:	ldrb	r7, [r6, #4]
   26fac:	str	r2, [sp, #36]	; 0x24
   26fb0:	add	r0, r3, r0
   26fb4:	str	r0, [r9, #40]	; 0x28
   26fb8:	cmp	r7, #23
   26fbc:	cmpne	r7, #11
   26fc0:	sub	r2, r7, #18
   26fc4:	moveq	r3, #1
   26fc8:	movne	r3, #0
   26fcc:	cmp	r2, #1
   26fd0:	orrls	r3, r3, #1
   26fd4:	sub	r1, r7, #18
   26fd8:	clz	r1, r1
   26fdc:	cmp	r3, #0
   26fe0:	lsr	r1, r1, #5
   26fe4:	beq	273a4 <ftello64@plt+0x15d64>
   26fe8:	ldr	r3, [sp, #20]
   26fec:	cmp	r7, #23
   26ff0:	add	r6, sp, #96	; 0x60
   26ff4:	ldr	r4, [r9, #40]	; 0x28
   26ff8:	ldrd	r2, [r3]
   26ffc:	strd	r2, [sp, #96]	; 0x60
   27000:	beq	27e00 <ftello64@plt+0x167c0>
   27004:	cmp	r7, #19
   27008:	mov	r8, r1
   2700c:	beq	27d34 <ftello64@plt+0x166f4>
   27010:	mov	r1, r9
   27014:	ldr	r0, [sp, #20]
   27018:	ldr	r2, [sp, #32]
   2701c:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27020:	ldr	r3, [r9, #40]	; 0x28
   27024:	ldr	r2, [sp, #28]
   27028:	add	r0, r3, r0
   2702c:	cmp	r2, #0
   27030:	str	r0, [r9, #40]	; 0x28
   27034:	beq	27f6c <ftello64@plt+0x1692c>
   27038:	cmp	r7, #18
   2703c:	beq	285a0 <ftello64@plt+0x16f60>
   27040:	ldrb	r3, [r2, #24]
   27044:	mov	r7, r2
   27048:	cmp	r3, #17
   2704c:	beq	27eb4 <ftello64@plt+0x16874>
   27050:	mov	r8, #0
   27054:	add	fp, sp, #128	; 0x80
   27058:	str	r8, [sp, #40]	; 0x28
   2705c:	mvn	r3, #0
   27060:	mov	r6, #11
   27064:	str	r3, [sp, #24]
   27068:	mov	r2, #0
   2706c:	mov	r3, #0
   27070:	strd	r2, [fp]
   27074:	ldr	r1, [sl, #64]	; 0x40
   27078:	cmp	r1, #31
   2707c:	beq	27f88 <ftello64@plt+0x16948>
   27080:	ldr	r4, [sl, #56]	; 0x38
   27084:	lsl	r3, r1, #5
   27088:	add	r1, r1, #1
   2708c:	add	r0, r3, #4
   27090:	add	r2, r4, r3
   27094:	add	r3, r3, #16
   27098:	str	r1, [sl, #64]	; 0x40
   2709c:	add	r3, r4, r3
   270a0:	add	r4, r4, r0
   270a4:	stmib	r2, {r5, r7}
   270a8:	mvn	ip, #0
   270ac:	cmp	r4, #0
   270b0:	str	r5, [r2, #12]
   270b4:	strb	r6, [sp, #132]	; 0x84
   270b8:	ldrd	r0, [fp]
   270bc:	strd	r0, [r2, #24]
   270c0:	ldrb	r0, [r3, #14]
   270c4:	bic	r0, r0, #12
   270c8:	strb	r0, [r3, #14]
   270cc:	str	r5, [r2, #16]
   270d0:	str	r5, [r2, #20]
   270d4:	str	ip, [r2, #32]
   270d8:	str	r4, [r7]
   270dc:	beq	27d14 <ftello64@plt+0x166d4>
   270e0:	ldr	r3, [sp, #24]
   270e4:	add	r1, r8, #2
   270e8:	cmp	r1, r3
   270ec:	bgt	27be0 <ftello64@plt+0x165a0>
   270f0:	mov	r8, r4
   270f4:	mov	r2, fp
   270f8:	str	sl, [sp, #16]
   270fc:	str	r9, [sp, #44]	; 0x2c
   27100:	mov	r9, r1
   27104:	mov	fp, r2
   27108:	mov	r6, r2
   2710c:	b	27114 <ftello64@plt+0x15ad4>
   27110:	mov	r7, r3
   27114:	ldr	r2, [sl, #64]	; 0x40
   27118:	cmp	r2, #31
   2711c:	beq	27cd4 <ftello64@plt+0x16694>
   27120:	ldr	r0, [sl, #56]	; 0x38
   27124:	lsl	r3, r2, #5
   27128:	add	r2, r2, #1
   2712c:	add	lr, r3, #4
   27130:	add	ip, r0, r3
   27134:	add	r3, r3, #16
   27138:	str	r2, [sl, #64]	; 0x40
   2713c:	add	r1, r0, r3
   27140:	add	r0, r0, lr
   27144:	str	r5, [ip, #4]
   27148:	mvn	lr, #0
   2714c:	cmp	r0, #0
   27150:	str	r5, [ip, #8]
   27154:	str	r5, [ip, #12]
   27158:	ldrd	r2, [r7, #20]
   2715c:	strd	r2, [ip, #24]
   27160:	ldrb	r3, [r1, #14]
   27164:	bic	r3, r3, #12
   27168:	strb	r3, [r1, #14]
   2716c:	str	r5, [ip, #16]
   27170:	str	r5, [ip, #20]
   27174:	str	lr, [ip, #32]
   27178:	str	r0, [fp]
   2717c:	beq	27d00 <ftello64@plt+0x166c0>
   27180:	str	r8, [ip, #4]
   27184:	ldr	r8, [fp]
   27188:	ldrb	r3, [r8, #26]
   2718c:	orr	r3, r3, #4
   27190:	strb	r3, [r8, #26]
   27194:	ldr	r3, [r7, #4]
   27198:	cmp	r3, #0
   2719c:	addne	fp, r8, #4
   271a0:	bne	27110 <ftello64@plt+0x15ad0>
   271a4:	ldr	r2, [r7, #8]
   271a8:	cmp	r2, #0
   271ac:	cmpne	r2, r3
   271b0:	mov	r3, r7
   271b4:	bne	27cc8 <ftello64@plt+0x16688>
   271b8:	ldr	r2, [r7]
   271bc:	ldr	r8, [r8]
   271c0:	subs	r7, r2, #0
   271c4:	bne	271a4 <ftello64@plt+0x15b64>
   271c8:	mov	r2, r6
   271cc:	ldr	r6, [sp, #128]	; 0x80
   271d0:	str	sl, [sp, #16]
   271d4:	mov	r0, #0
   271d8:	mov	r1, #0
   271dc:	strd	r0, [r2]
   271e0:	ldr	r1, [sp, #16]
   271e4:	ldr	r0, [r1, #64]	; 0x40
   271e8:	cmp	r0, #31
   271ec:	beq	27d88 <ftello64@plt+0x16748>
   271f0:	lsl	r3, r0, #5
   271f4:	add	ip, r0, #1
   271f8:	ldr	r0, [r1, #56]	; 0x38
   271fc:	add	r8, r3, #4
   27200:	add	r7, r0, r3
   27204:	mov	lr, #16
   27208:	str	ip, [r1, #64]	; 0x40
   2720c:	add	r3, r3, lr
   27210:	add	r8, r0, r8
   27214:	str	r5, [r7, #4]
   27218:	add	r3, r0, r3
   2721c:	mvn	ip, #0
   27220:	str	r4, [r7, #8]
   27224:	cmp	r6, #0
   27228:	str	r6, [r7, #12]
   2722c:	strb	lr, [sp, #132]	; 0x84
   27230:	ldrd	sl, [r2]
   27234:	strd	sl, [r7, #24]
   27238:	ldrb	lr, [r3, #14]
   2723c:	bic	lr, lr, #12
   27240:	strb	lr, [r3, #14]
   27244:	str	r5, [r7, #16]
   27248:	str	r5, [r7, #20]
   2724c:	str	ip, [r7, #32]
   27250:	str	r8, [r4]
   27254:	beq	27d14 <ftello64@plt+0x166d4>
   27258:	cmp	r8, #0
   2725c:	str	r8, [r6]
   27260:	beq	27d14 <ftello64@plt+0x166d4>
   27264:	mov	sl, #0
   27268:	mov	fp, #0
   2726c:	strd	sl, [r2]
   27270:	ldr	r3, [r1, #64]	; 0x40
   27274:	cmp	r3, #31
   27278:	lslne	ip, r3, #5
   2727c:	addne	lr, r3, #1
   27280:	addne	r4, ip, #4
   27284:	beq	27dc4 <ftello64@plt+0x16784>
   27288:	add	r3, r0, ip
   2728c:	str	lr, [r1, #64]	; 0x40
   27290:	mov	lr, #10
   27294:	add	ip, ip, #16
   27298:	add	r4, r0, r4
   2729c:	stmib	r3, {r5, r8}
   272a0:	add	r0, r0, ip
   272a4:	mvn	ip, #0
   272a8:	str	r5, [r3, #12]
   272ac:	cmp	r4, #0
   272b0:	strb	lr, [sp, #132]	; 0x84
   272b4:	ldrd	sl, [r2]
   272b8:	strd	sl, [r3, #24]
   272bc:	ldrb	lr, [r0, #14]
   272c0:	bic	lr, lr, #12
   272c4:	strb	lr, [r0, #14]
   272c8:	str	r5, [r3, #16]
   272cc:	str	r5, [r3, #20]
   272d0:	str	ip, [r3, #32]
   272d4:	str	r4, [r7, #4]
   272d8:	beq	27d14 <ftello64@plt+0x166d4>
   272dc:	ldr	r3, [sp, #24]
   272e0:	add	r9, r9, #1
   272e4:	cmp	r9, r3
   272e8:	bgt	27bd4 <ftello64@plt+0x16594>
   272ec:	mov	r7, r6
   272f0:	mov	sl, r1
   272f4:	ldr	r8, [r6]
   272f8:	b	27104 <ftello64@plt+0x15ac4>
   272fc:	ldr	r4, [r5, #24]
   27300:	mov	r1, r0
   27304:	ldr	r6, [sp, #20]
   27308:	ldr	r7, [sp, #32]
   2730c:	add	r3, r4, #1
   27310:	mov	r0, r6
   27314:	str	r3, [r5, #24]
   27318:	orr	r2, r7, #8388608	; 0x800000
   2731c:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27320:	ldr	r3, [r9, #40]	; 0x28
   27324:	ldrb	r2, [r6, #4]
   27328:	add	r3, r3, r0
   2732c:	cmp	r2, #9
   27330:	str	r3, [r9, #40]	; 0x28
   27334:	moveq	r5, #0
   27338:	beq	27adc <ftello64@plt+0x1649c>
   2733c:	ldr	r3, [sp, #200]	; 0xc8
   27340:	mov	r1, r5
   27344:	mov	r2, r6
   27348:	add	r0, r3, #1
   2734c:	ldr	r3, [sp, #204]	; 0xcc
   27350:	stm	sp, {r0, r3}
   27354:	mov	r3, r7
   27358:	mov	r0, r9
   2735c:	bl	2970c <ftello64@plt+0x180cc>
   27360:	ldr	r3, [sp, #204]	; 0xcc
   27364:	mov	r5, r0
   27368:	ldr	r3, [r3]
   2736c:	cmp	r3, #0
   27370:	bne	2739c <ftello64@plt+0x15d5c>
   27374:	ldr	r3, [sp, #20]
   27378:	ldrb	r3, [r3, #4]
   2737c:	cmp	r3, #9
   27380:	beq	27adc <ftello64@plt+0x1649c>
   27384:	cmp	r0, #0
   27388:	beq	27390 <ftello64@plt+0x15d50>
   2738c:	bl	1ea60 <ftello64@plt+0xd420>
   27390:	ldr	r2, [sp, #204]	; 0xcc
   27394:	mov	r3, #8
   27398:	str	r3, [r2]
   2739c:	mov	r3, #0
   273a0:	str	r3, [sp, #28]
   273a4:	ldr	r0, [sp, #28]
   273a8:	add	sp, sp, #164	; 0xa4
   273ac:	ldrd	r4, [sp]
   273b0:	ldrd	r6, [sp, #8]
   273b4:	ldrd	r8, [sp, #16]
   273b8:	ldrd	sl, [sp, #24]
   273bc:	add	sp, sp, #32
   273c0:	pop	{pc}		; (ldr pc, [sp], #4)
   273c4:	ldr	r3, [sp, #20]
   273c8:	ldr	r5, [r3]
   273cc:	movw	r3, #783	; 0x30f
   273d0:	tst	r5, r3
   273d4:	beq	27434 <ftello64@plt+0x15df4>
   273d8:	ldrb	r3, [sl, #88]	; 0x58
   273dc:	ands	r4, r3, #16
   273e0:	bne	27434 <ftello64@plt+0x15df4>
   273e4:	orr	r3, r3, #16
   273e8:	ands	r2, r3, #8
   273ec:	mov	r1, r3
   273f0:	strb	r3, [sl, #88]	; 0x58
   273f4:	bne	29170 <ftello64@plt+0x17b30>
   273f8:	mov	r3, #0
   273fc:	movt	r3, #1023	; 0x3ff
   27400:	tst	r1, #4
   27404:	mvn	r1, #2013265921	; 0x78000001
   27408:	strd	r2, [sl, #96]	; 0x60
   2740c:	mvn	r3, #-134217727	; 0xf8000001
   27410:	str	r1, [sl, #104]	; 0x68
   27414:	str	r3, [sl, #108]	; 0x6c
   27418:	beq	290f0 <ftello64@plt+0x17ab0>
   2741c:	ldr	r3, [sp, #20]
   27420:	str	r2, [sl, #112]	; 0x70
   27424:	str	r2, [sl, #116]	; 0x74
   27428:	str	r2, [sl, #120]	; 0x78
   2742c:	str	r2, [sl, #124]	; 0x7c
   27430:	ldr	r5, [r3]
   27434:	sub	r3, r5, #256	; 0x100
   27438:	bics	r6, r3, #256	; 0x100
   2743c:	bne	28694 <ftello64@plt+0x17054>
   27440:	cmp	r5, #256	; 0x100
   27444:	beq	28890 <ftello64@plt+0x17250>
   27448:	ldr	r2, [sp, #20]
   2744c:	mov	r3, #5
   27450:	str	r3, [r2]
   27454:	ldr	r2, [sl, #64]	; 0x40
   27458:	cmp	r2, #31
   2745c:	beq	29088 <ftello64@plt+0x17a48>
   27460:	lsl	r3, r2, r3
   27464:	add	r1, r2, #1
   27468:	ldr	r2, [sl, #56]	; 0x38
   2746c:	add	r4, r3, #4
   27470:	add	ip, r2, r3
   27474:	add	r3, r3, #16
   27478:	str	r1, [sl, #64]	; 0x40
   2747c:	add	r3, r2, r3
   27480:	add	r4, r2, r4
   27484:	ldr	r2, [sp, #20]
   27488:	mov	lr, #0
   2748c:	mvn	r5, #0
   27490:	str	lr, [ip, #4]
   27494:	str	lr, [ip, #8]
   27498:	str	lr, [ip, #12]
   2749c:	ldrd	r0, [r2]
   274a0:	strd	r0, [ip, #24]
   274a4:	ldrb	r2, [r3, #14]
   274a8:	bic	r2, r2, #12
   274ac:	strb	r2, [r3, #14]
   274b0:	str	lr, [ip, #16]
   274b4:	str	lr, [ip, #20]
   274b8:	str	r5, [ip, #32]
   274bc:	ldr	r2, [sp, #20]
   274c0:	mov	r3, #10
   274c4:	str	r3, [r2]
   274c8:	ldr	r2, [sl, #64]	; 0x40
   274cc:	cmp	r2, #31
   274d0:	beq	28c8c <ftello64@plt+0x1764c>
   274d4:	ldr	r0, [sl, #56]	; 0x38
   274d8:	lsl	r3, r2, #5
   274dc:	add	r2, r2, #1
   274e0:	add	r5, r3, #4
   274e4:	add	r1, r0, r3
   274e8:	add	r3, r3, #16
   274ec:	str	r2, [sl, #64]	; 0x40
   274f0:	add	r5, r0, r5
   274f4:	add	r0, r0, r3
   274f8:	ldr	r3, [sp, #20]
   274fc:	mov	ip, #0
   27500:	mvn	lr, #0
   27504:	str	ip, [r1, #4]
   27508:	str	ip, [r1, #8]
   2750c:	str	ip, [r1, #12]
   27510:	ldrd	r2, [r3]
   27514:	strd	r2, [r1, #24]
   27518:	ldrb	r3, [r0, #14]
   2751c:	bic	r3, r3, #12
   27520:	strb	r3, [r0, #14]
   27524:	str	ip, [r1, #16]
   27528:	str	ip, [r1, #20]
   2752c:	str	lr, [r1, #32]
   27530:	mov	r2, #0
   27534:	mov	r3, #0
   27538:	strd	r2, [sp, #128]	; 0x80
   2753c:	ldr	r2, [sl, #64]	; 0x40
   27540:	cmp	r2, #31
   27544:	beq	28c60 <ftello64@plt+0x17620>
   27548:	ldr	r0, [sl, #56]	; 0x38
   2754c:	lsl	r3, r2, #5
   27550:	add	r2, r2, #1
   27554:	add	r6, r3, #4
   27558:	add	ip, r0, r3
   2755c:	mov	lr, #0
   27560:	str	r2, [sl, #64]	; 0x40
   27564:	mov	r2, #10
   27568:	add	r3, r3, #16
   2756c:	str	lr, [ip, #4]
   27570:	add	r1, r0, r3
   27574:	add	r6, r0, r6
   27578:	strd	r4, [ip, #8]
   2757c:	mvn	r0, #0
   27580:	cmp	r4, lr
   27584:	str	r6, [sp, #28]
   27588:	strb	r2, [sp, #132]	; 0x84
   2758c:	ldrd	r2, [sp, #128]	; 0x80
   27590:	strd	r2, [ip, #24]
   27594:	ldrb	r3, [r1, #14]
   27598:	bic	r3, r3, #12
   2759c:	strb	r3, [r1, #14]
   275a0:	str	lr, [ip, #16]
   275a4:	str	lr, [ip, #20]
   275a8:	str	r0, [ip, #32]
   275ac:	beq	28b04 <ftello64@plt+0x174c4>
   275b0:	cmp	r5, lr
   275b4:	str	r6, [r4]
   275b8:	beq	277f8 <ftello64@plt+0x161b8>
   275bc:	cmp	r6, lr
   275c0:	str	r6, [r5]
   275c4:	beq	277f8 <ftello64@plt+0x161b8>
   275c8:	mov	r1, r9
   275cc:	ldr	r0, [sp, #20]
   275d0:	ldr	r2, [sp, #32]
   275d4:	bl	1d7f4 <ftello64@plt+0xc1b4>
   275d8:	ldr	r3, [r9, #40]	; 0x28
   275dc:	add	r3, r3, r0
   275e0:	str	r3, [r9, #40]	; 0x28
   275e4:	b	273a4 <ftello64@plt+0x15d64>
   275e8:	sub	r1, r2, #33	; 0x21
   275ec:	movw	r3, #8824	; 0x2278
   275f0:	movt	r3, #3
   275f4:	clz	r1, r1
   275f8:	lsr	r1, r1, #5
   275fc:	movw	r2, #8752	; 0x2230
   27600:	movt	r2, #3
   27604:	str	r1, [sp]
   27608:	mov	r0, sl
   2760c:	ldr	r1, [sp, #204]	; 0xcc
   27610:	str	r1, [sp, #4]
   27614:	ldr	r1, [r9, #64]	; 0x40
   27618:	bl	22b88 <ftello64@plt+0x11548>
   2761c:	ldr	r3, [sp, #204]	; 0xcc
   27620:	str	r0, [sp, #28]
   27624:	ldr	r2, [r3]
   27628:	clz	r3, r0
   2762c:	lsr	r3, r3, #5
   27630:	cmp	r2, #0
   27634:	moveq	r3, #0
   27638:	cmp	r3, #0
   2763c:	beq	26f7c <ftello64@plt+0x1593c>
   27640:	b	2739c <ftello64@plt+0x15d5c>
   27644:	ldr	r2, [sl, #64]	; 0x40
   27648:	cmp	r2, #31
   2764c:	beq	28bdc <ftello64@plt+0x1759c>
   27650:	ldr	r0, [sl, #56]	; 0x38
   27654:	lsl	r3, r2, #5
   27658:	add	r2, r2, #1
   2765c:	add	ip, r3, #4
   27660:	add	r1, r0, r3
   27664:	add	r3, r3, #16
   27668:	str	r2, [sl, #64]	; 0x40
   2766c:	adds	r2, r0, ip
   27670:	add	r0, r0, r3
   27674:	ldr	r3, [sp, #20]
   27678:	mov	r4, #0
   2767c:	mvn	r7, #0
   27680:	str	r2, [sp, #28]
   27684:	str	r4, [r1, #4]
   27688:	str	r4, [r1, #8]
   2768c:	str	r4, [r1, #12]
   27690:	ldrd	r2, [r3]
   27694:	strd	r2, [r1, #24]
   27698:	ldrb	r3, [r0, #14]
   2769c:	bic	r3, r3, #12
   276a0:	strb	r3, [r0, #14]
   276a4:	str	r4, [r1, #16]
   276a8:	str	r4, [r1, #20]
   276ac:	str	r7, [r1, #32]
   276b0:	beq	277f8 <ftello64@plt+0x161b8>
   276b4:	ldr	r3, [sl, #92]	; 0x5c
   276b8:	cmp	r3, #1
   276bc:	ble	26f7c <ftello64@plt+0x1593c>
   276c0:	ldr	r8, [sp, #20]
   276c4:	ldr	r5, [sp, #28]
   276c8:	ldr	r6, [sp, #32]
   276cc:	b	276dc <ftello64@plt+0x1609c>
   276d0:	subs	r5, ip, #0
   276d4:	str	ip, [fp]
   276d8:	beq	277f8 <ftello64@plt+0x161b8>
   276dc:	ldr	r3, [r9, #40]	; 0x28
   276e0:	ldr	r2, [r9, #56]	; 0x38
   276e4:	cmp	r2, r3
   276e8:	ble	28888 <ftello64@plt+0x17248>
   276ec:	ldr	r2, [r9, #28]
   276f0:	cmp	r3, r2
   276f4:	beq	28888 <ftello64@plt+0x17248>
   276f8:	ldr	r2, [r9, #8]
   276fc:	ldr	r3, [r2, r3, lsl #2]
   27700:	cmn	r3, #1
   27704:	bne	28888 <ftello64@plt+0x17248>
   27708:	mov	r2, r6
   2770c:	mov	r1, r9
   27710:	mov	r0, r8
   27714:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27718:	ldr	r3, [r9, #40]	; 0x28
   2771c:	add	r3, r3, r0
   27720:	str	r3, [r9, #40]	; 0x28
   27724:	ldr	r2, [sl, #64]	; 0x40
   27728:	cmp	r2, #31
   2772c:	beq	2884c <ftello64@plt+0x1720c>
   27730:	ldr	fp, [sl, #56]	; 0x38
   27734:	lsl	r3, r2, #5
   27738:	add	r2, r2, #1
   2773c:	add	r0, r3, #4
   27740:	add	ip, fp, r3
   27744:	add	r3, r3, #16
   27748:	str	r2, [sl, #64]	; 0x40
   2774c:	add	r1, fp, r3
   27750:	add	fp, fp, r0
   27754:	str	r4, [ip, #4]
   27758:	str	r4, [ip, #8]
   2775c:	str	r4, [ip, #12]
   27760:	ldrd	r2, [r8]
   27764:	strd	r2, [ip, #24]
   27768:	ldrb	r3, [r1, #14]
   2776c:	bic	r3, r3, #12
   27770:	strb	r3, [r1, #14]
   27774:	str	r4, [ip, #16]
   27778:	str	r4, [ip, #20]
   2777c:	str	r7, [ip, #32]
   27780:	mov	r2, #0
   27784:	mov	r3, #0
   27788:	strd	r2, [sp, #128]	; 0x80
   2778c:	add	r2, sp, #128	; 0x80
   27790:	ldr	r1, [sl, #64]	; 0x40
   27794:	cmp	r1, #31
   27798:	beq	28818 <ftello64@plt+0x171d8>
   2779c:	ldr	r0, [sl, #56]	; 0x38
   277a0:	lsl	r3, r1, #5
   277a4:	add	lr, r1, #1
   277a8:	add	ip, r3, #4
   277ac:	add	r1, r0, r3
   277b0:	str	lr, [sl, #64]	; 0x40
   277b4:	mov	lr, #16
   277b8:	add	r3, r3, lr
   277bc:	add	ip, r0, ip
   277c0:	add	r0, r0, r3
   277c4:	stmib	r1, {r4, r5, fp}
   277c8:	cmp	fp, #0
   277cc:	strb	lr, [sp, #132]	; 0x84
   277d0:	ldrd	r2, [r2]
   277d4:	strd	r2, [r1, #24]
   277d8:	ldrb	r3, [r0, #14]
   277dc:	bic	r3, r3, #12
   277e0:	strb	r3, [r0, #14]
   277e4:	str	r4, [r1, #16]
   277e8:	str	r4, [r1, #20]
   277ec:	str	r7, [r1, #32]
   277f0:	str	ip, [r5]
   277f4:	bne	276d0 <ftello64@plt+0x16090>
   277f8:	mov	r2, #0
   277fc:	mov	r3, #12
   27800:	str	r2, [sp, #28]
   27804:	ldr	r2, [sp, #204]	; 0xcc
   27808:	str	r3, [r2]
   2780c:	b	273a4 <ftello64@plt+0x15d64>
   27810:	ldr	r2, [sl, #64]	; 0x40
   27814:	cmp	r2, #31
   27818:	beq	28b20 <ftello64@plt+0x174e0>
   2781c:	ldr	r0, [sl, #56]	; 0x38
   27820:	lsl	r3, r2, #5
   27824:	add	r2, r2, #1
   27828:	add	lr, r3, #4
   2782c:	add	r1, r0, r3
   27830:	add	r3, r3, #16
   27834:	str	r2, [sl, #64]	; 0x40
   27838:	adds	r2, r0, lr
   2783c:	add	r0, r0, r3
   27840:	ldr	r3, [sp, #20]
   27844:	mov	ip, #0
   27848:	mvn	lr, #0
   2784c:	str	r2, [sp, #28]
   27850:	str	ip, [r1, #4]
   27854:	str	ip, [r1, #8]
   27858:	str	ip, [r1, #12]
   2785c:	ldrd	r2, [r3]
   27860:	strd	r2, [r1, #24]
   27864:	ldrb	r3, [r0, #14]
   27868:	bic	r3, r3, #12
   2786c:	strb	r3, [r0, #14]
   27870:	str	ip, [r1, #16]
   27874:	str	ip, [r1, #20]
   27878:	str	lr, [r1, #32]
   2787c:	beq	277f8 <ftello64@plt+0x161b8>
   27880:	ldr	r3, [sl, #92]	; 0x5c
   27884:	cmp	r3, #1
   27888:	ble	26f7c <ftello64@plt+0x1593c>
   2788c:	ldrb	r3, [sl, #88]	; 0x58
   27890:	orr	r3, r3, #2
   27894:	strb	r3, [sl, #88]	; 0x58
   27898:	b	26f7c <ftello64@plt+0x1593c>
   2789c:	ldr	r3, [sp, #20]
   278a0:	mov	r4, #1
   278a4:	ldr	r2, [sl, #84]	; 0x54
   278a8:	ldr	r3, [r3]
   278ac:	lsl	r3, r4, r3
   278b0:	ands	r2, r3, r2
   278b4:	beq	28b4c <ftello64@plt+0x1750c>
   278b8:	ldr	r1, [sl, #64]	; 0x40
   278bc:	ldr	r2, [sl, #80]	; 0x50
   278c0:	cmp	r1, #31
   278c4:	orr	r3, r2, r3
   278c8:	str	r3, [sl, #80]	; 0x50
   278cc:	beq	28c38 <ftello64@plt+0x175f8>
   278d0:	ldr	r0, [sl, #56]	; 0x38
   278d4:	lsl	r3, r1, #5
   278d8:	add	r4, r1, #1
   278dc:	add	r2, r3, #4
   278e0:	add	r1, r0, r3
   278e4:	add	r3, r3, #16
   278e8:	str	r4, [sl, #64]	; 0x40
   278ec:	adds	r2, r0, r2
   278f0:	add	r0, r0, r3
   278f4:	ldr	r3, [sp, #20]
   278f8:	mov	ip, #0
   278fc:	mvn	lr, #0
   27900:	str	r2, [sp, #28]
   27904:	str	ip, [r1, #4]
   27908:	str	ip, [r1, #8]
   2790c:	str	ip, [r1, #12]
   27910:	ldrd	r2, [r3]
   27914:	strd	r2, [r1, #24]
   27918:	ldrb	r3, [r0, #14]
   2791c:	bic	r3, r3, #12
   27920:	strb	r3, [r0, #14]
   27924:	str	ip, [r1, #16]
   27928:	str	ip, [r1, #20]
   2792c:	str	lr, [r1, #32]
   27930:	beq	277f8 <ftello64@plt+0x161b8>
   27934:	ldrb	r3, [sl, #88]	; 0x58
   27938:	ldr	r2, [sl, #76]	; 0x4c
   2793c:	orr	r3, r3, #2
   27940:	add	r2, r2, #1
   27944:	str	r2, [sl, #76]	; 0x4c
   27948:	strb	r3, [sl, #88]	; 0x58
   2794c:	b	26f7c <ftello64@plt+0x1593c>
   27950:	mov	r6, #0
   27954:	mov	r1, #1
   27958:	mov	r0, #32
   2795c:	str	r6, [sp, #68]	; 0x44
   27960:	bl	2eaa0 <ftello64@plt+0x1d460>
   27964:	mov	r4, r0
   27968:	mov	r1, #1
   2796c:	mov	r0, #40	; 0x28
   27970:	bl	2eaa0 <ftello64@plt+0x1d460>
   27974:	clz	r5, r0
   27978:	cmp	r4, r6
   2797c:	str	r0, [sp, #16]
   27980:	lsr	r5, r5, #5
   27984:	moveq	r5, #1
   27988:	cmp	r5, r6
   2798c:	bne	28b60 <ftello64@plt+0x17520>
   27990:	ldr	r6, [sp, #20]
   27994:	mov	r1, r9
   27998:	ldr	r2, [sp, #32]
   2799c:	mov	r0, r6
   279a0:	bl	1a33c <ftello64@plt+0x8cfc>
   279a4:	ldrb	r3, [r6, #4]
   279a8:	mov	fp, r0
   279ac:	cmp	r3, #2
   279b0:	beq	28b10 <ftello64@plt+0x174d0>
   279b4:	cmp	r3, #25
   279b8:	strne	r5, [sp, #44]	; 0x2c
   279bc:	beq	28740 <ftello64@plt+0x17100>
   279c0:	cmp	r3, #21
   279c4:	beq	28730 <ftello64@plt+0x170f0>
   279c8:	ldr	r5, [sp, #20]
   279cc:	mov	r3, #0
   279d0:	mov	r0, #1
   279d4:	mov	r6, #3
   279d8:	str	sl, [sp, #24]
   279dc:	ldr	r2, [sp, #32]
   279e0:	str	r3, [sp, #36]	; 0x24
   279e4:	str	r3, [sp, #40]	; 0x28
   279e8:	add	r3, sp, #96	; 0x60
   279ec:	str	r3, [sp, #28]
   279f0:	ubfx	r1, r2, #16, #1
   279f4:	mov	sl, r2
   279f8:	str	r1, [sp, #48]	; 0x30
   279fc:	ldr	ip, [sp, #28]
   27a00:	mov	r3, fp
   27a04:	mov	r2, r5
   27a08:	mov	r1, r9
   27a0c:	str	sl, [sp]
   27a10:	str	r0, [sp, #4]
   27a14:	add	r0, sp, #72	; 0x48
   27a18:	str	r6, [sp, #72]	; 0x48
   27a1c:	str	ip, [sp, #76]	; 0x4c
   27a20:	bl	1e4b0 <ftello64@plt+0xce70>
   27a24:	cmp	r0, #0
   27a28:	bne	28878 <ftello64@plt+0x17238>
   27a2c:	mov	r2, sl
   27a30:	mov	r1, r9
   27a34:	mov	r0, r5
   27a38:	bl	1a33c <ftello64@plt+0x8cfc>
   27a3c:	ldr	r3, [sp, #72]	; 0x48
   27a40:	mov	fp, r0
   27a44:	sub	r2, r3, #2
   27a48:	bics	r2, r2, #2
   27a4c:	beq	27a64 <ftello64@plt+0x16424>
   27a50:	ldrb	r2, [r5, #4]
   27a54:	cmp	r2, #2
   27a58:	beq	287b4 <ftello64@plt+0x17174>
   27a5c:	cmp	r2, #22
   27a60:	beq	28914 <ftello64@plt+0x172d4>
   27a64:	cmp	r3, #4
   27a68:	ldrls	pc, [pc, r3, lsl #2]
   27a6c:	b	28608 <ftello64@plt+0x16fc8>
   27a70:	strdeq	r8, [r2], -ip
   27a74:	andeq	r8, r2, ip, asr #11
   27a78:	andeq	r7, r2, r0, lsl #23
   27a7c:	andeq	r7, r2, r0, lsl #23
   27a80:	andeq	r8, r2, r8, lsl #12
   27a84:	sub	r1, r2, #35	; 0x23
   27a88:	movw	r3, #5568	; 0x15c0
   27a8c:	movt	r3, #3
   27a90:	clz	r1, r1
   27a94:	movw	r2, #8768	; 0x2240
   27a98:	movt	r2, #3
   27a9c:	lsr	r1, r1, #5
   27aa0:	b	27604 <ftello64@plt+0x15fc4>
   27aa4:	mov	r2, #0
   27aa8:	mov	r3, #5
   27aac:	str	r2, [sp, #28]
   27ab0:	ldr	r2, [sp, #204]	; 0xcc
   27ab4:	str	r3, [r2]
   27ab8:	b	273a4 <ftello64@plt+0x15d64>
   27abc:	ldr	r3, [sp, #32]
   27ac0:	ands	r3, r3, #131072	; 0x20000
   27ac4:	bne	26f00 <ftello64@plt+0x158c0>
   27ac8:	str	r3, [sp, #28]
   27acc:	mov	r2, #16
   27ad0:	ldr	r3, [sp, #204]	; 0xcc
   27ad4:	str	r2, [r3]
   27ad8:	b	273a4 <ftello64@plt+0x15d64>
   27adc:	cmp	r4, #8
   27ae0:	bls	285b8 <ftello64@plt+0x16f78>
   27ae4:	mov	r3, #0
   27ae8:	mov	r2, #0
   27aec:	strd	r2, [sp, #128]	; 0x80
   27af0:	ldr	r3, [sl, #64]	; 0x40
   27af4:	cmp	r3, #31
   27af8:	beq	28bb0 <ftello64@plt+0x17570>
   27afc:	ldr	r0, [sl, #56]	; 0x38
   27b00:	lsl	r1, r3, #5
   27b04:	add	r2, r3, #1
   27b08:	add	r6, r1, #4
   27b0c:	add	r3, r0, r1
   27b10:	mov	ip, #0
   27b14:	str	r2, [sl, #64]	; 0x40
   27b18:	mov	lr, #17
   27b1c:	add	r8, r0, r6
   27b20:	str	ip, [r3, #4]
   27b24:	add	r2, r1, #16
   27b28:	mvn	fp, #0
   27b2c:	str	r5, [r3, #8]
   27b30:	add	r2, r0, r2
   27b34:	cmp	r5, ip
   27b38:	str	ip, [r3, #12]
   27b3c:	str	r8, [sp, #28]
   27b40:	strb	lr, [sp, #132]	; 0x84
   27b44:	ldrd	r6, [sp, #128]	; 0x80
   27b48:	strd	r6, [r3, #24]
   27b4c:	ldrb	lr, [r2, #14]
   27b50:	bic	lr, lr, #12
   27b54:	strb	lr, [r2, #14]
   27b58:	str	ip, [r3, #16]
   27b5c:	str	ip, [r3, #20]
   27b60:	str	fp, [r3, #32]
   27b64:	ldr	r3, [sp, #28]
   27b68:	strne	r8, [r5]
   27b6c:	cmp	r3, #0
   27b70:	beq	277f8 <ftello64@plt+0x161b8>
   27b74:	add	r1, r0, r1
   27b78:	str	r4, [r1, #24]
   27b7c:	b	26f7c <ftello64@plt+0x1593c>
   27b80:	ldr	r7, [sp, #76]	; 0x4c
   27b84:	mov	r0, r7
   27b88:	bl	114cc <strlen@plt>
   27b8c:	cmp	r0, #1
   27b90:	bne	28b9c <ftello64@plt+0x1755c>
   27b94:	ldr	r1, [sp, #204]	; 0xcc
   27b98:	mov	r2, #0
   27b9c:	ldrb	r3, [r7]
   27ba0:	str	r2, [r1]
   27ba4:	asr	r1, r3, #5
   27ba8:	and	r3, r3, #31
   27bac:	ldr	r2, [r4, r1, lsl #2]
   27bb0:	orr	r3, r2, r0, lsl r3
   27bb4:	str	r3, [r4, r1, lsl #2]
   27bb8:	ldrb	r3, [r5, #4]
   27bbc:	cmp	r3, #2
   27bc0:	beq	287b4 <ftello64@plt+0x17174>
   27bc4:	cmp	r3, #21
   27bc8:	beq	28ce4 <ftello64@plt+0x176a4>
   27bcc:	mov	r0, #0
   27bd0:	b	279fc <ftello64@plt+0x163bc>
   27bd4:	ldr	r9, [sp, #44]	; 0x2c
   27bd8:	mov	sl, r1
   27bdc:	mov	fp, r2
   27be0:	ldr	r3, [sp, #40]	; 0x28
   27be4:	cmp	r3, #0
   27be8:	beq	27fb4 <ftello64@plt+0x16974>
   27bec:	mov	r3, #0
   27bf0:	mov	r2, #0
   27bf4:	strd	r2, [fp]
   27bf8:	ldr	r3, [sl, #64]	; 0x40
   27bfc:	cmp	r3, #31
   27c00:	beq	2854c <ftello64@plt+0x16f0c>
   27c04:	ldr	r0, [sl, #56]	; 0x38
   27c08:	lsl	r2, r3, #5
   27c0c:	add	r3, r3, #1
   27c10:	add	ip, r2, #4
   27c14:	ldr	r6, [sp, #40]	; 0x28
   27c18:	add	r1, r0, r2
   27c1c:	add	ip, r0, ip
   27c20:	str	r3, [sl, #64]	; 0x40
   27c24:	mov	r3, #16
   27c28:	mvn	lr, #0
   27c2c:	add	r2, r2, r3
   27c30:	add	r0, r0, r2
   27c34:	stmib	r1, {r5, r6}
   27c38:	str	r4, [r1, #12]
   27c3c:	strb	r3, [sp, #132]	; 0x84
   27c40:	ldrd	r2, [fp]
   27c44:	strd	r2, [r1, #24]
   27c48:	ldrb	r3, [r0, #14]
   27c4c:	bic	r3, r3, #12
   27c50:	strb	r3, [r0, #14]
   27c54:	ldr	r3, [sp, #204]	; 0xcc
   27c58:	str	r5, [r1, #16]
   27c5c:	str	r5, [r1, #20]
   27c60:	str	lr, [r1, #32]
   27c64:	str	ip, [r6]
   27c68:	ldr	r3, [r3]
   27c6c:	str	ip, [r4]
   27c70:	cmp	r3, #0
   27c74:	bne	2852c <ftello64@plt+0x16eec>
   27c78:	str	ip, [sp, #28]
   27c7c:	ldr	r3, [sp, #36]	; 0x24
   27c80:	cmp	r3, #0
   27c84:	ldr	r3, [sp, #20]
   27c88:	ldrb	r7, [r3, #4]
   27c8c:	beq	26fb8 <ftello64@plt+0x15978>
   27c90:	cmp	r7, #23
   27c94:	cmpne	r7, #11
   27c98:	bne	26fb8 <ftello64@plt+0x15978>
   27c9c:	ldr	r3, [sp, #28]
   27ca0:	cmp	r3, #0
   27ca4:	beq	27cb0 <ftello64@plt+0x16670>
   27ca8:	mov	r0, r3
   27cac:	bl	1ea60 <ftello64@plt+0xd420>
   27cb0:	mov	r2, #0
   27cb4:	mov	r3, #13
   27cb8:	str	r2, [sp, #28]
   27cbc:	ldr	r2, [sp, #204]	; 0xcc
   27cc0:	str	r3, [r2]
   27cc4:	b	273a4 <ftello64@plt+0x15d64>
   27cc8:	mov	r3, r2
   27ccc:	add	fp, r8, #8
   27cd0:	b	27110 <ftello64@plt+0x15ad0>
   27cd4:	mov	r0, #996	; 0x3e4
   27cd8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   27cdc:	cmp	r0, #0
   27ce0:	beq	27ea0 <ftello64@plt+0x16860>
   27ce4:	ldr	r1, [sl, #56]	; 0x38
   27ce8:	mov	r2, #1
   27cec:	mov	lr, #4
   27cf0:	mov	r3, #0
   27cf4:	str	r1, [r0]
   27cf8:	str	r0, [sl, #56]	; 0x38
   27cfc:	b	27130 <ftello64@plt+0x15af0>
   27d00:	mov	r2, r6
   27d04:	mov	r6, r0
   27d08:	str	sl, [sp, #16]
   27d0c:	b	271d4 <ftello64@plt+0x15b94>
   27d10:	str	r0, [r1]
   27d14:	ldr	r2, [sp, #204]	; 0xcc
   27d18:	mov	r3, #12
   27d1c:	str	r3, [r2]
   27d20:	mov	r3, #0
   27d24:	ldr	r0, [sp, #28]
   27d28:	str	r3, [sp, #28]
   27d2c:	bl	1ea60 <ftello64@plt+0xd420>
   27d30:	b	273a4 <ftello64@plt+0x15d64>
   27d34:	mov	r1, r9
   27d38:	ldr	r0, [sp, #20]
   27d3c:	ldr	r2, [sp, #32]
   27d40:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27d44:	ldr	r3, [r9, #40]	; 0x28
   27d48:	ldr	r2, [sp, #28]
   27d4c:	add	r0, r3, r0
   27d50:	cmp	r2, #0
   27d54:	str	r0, [r9, #40]	; 0x28
   27d58:	beq	27f6c <ftello64@plt+0x1692c>
   27d5c:	ldrb	r3, [r2, #24]
   27d60:	mov	r7, r2
   27d64:	add	fp, sp, #128	; 0x80
   27d68:	cmp	r3, #17
   27d6c:	mov	r3, #0
   27d70:	str	r3, [sp, #40]	; 0x28
   27d74:	mov	r3, #1
   27d78:	str	r3, [sp, #24]
   27d7c:	beq	27ecc <ftello64@plt+0x1688c>
   27d80:	mov	r6, #10
   27d84:	b	27068 <ftello64@plt+0x15a28>
   27d88:	mov	r0, #996	; 0x3e4
   27d8c:	str	r2, [sp, #48]	; 0x30
   27d90:	bl	2eb14 <ftello64@plt+0x1d4d4>
   27d94:	cmp	r0, #0
   27d98:	beq	27d14 <ftello64@plt+0x166d4>
   27d9c:	ldr	r2, [sp, #16]
   27da0:	mov	ip, #1
   27da4:	mov	r8, #4
   27da8:	mov	r3, #0
   27dac:	ldr	r1, [sp, #16]
   27db0:	ldr	lr, [r2, #56]	; 0x38
   27db4:	str	lr, [r0]
   27db8:	str	r0, [r2, #56]	; 0x38
   27dbc:	ldr	r2, [sp, #48]	; 0x30
   27dc0:	b	27200 <ftello64@plt+0x15bc0>
   27dc4:	mov	r0, #996	; 0x3e4
   27dc8:	str	r2, [sp, #48]	; 0x30
   27dcc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   27dd0:	cmp	r0, #0
   27dd4:	beq	27d14 <ftello64@plt+0x166d4>
   27dd8:	ldr	r2, [sp, #16]
   27ddc:	mov	lr, #1
   27de0:	mov	r4, #4
   27de4:	mov	ip, #0
   27de8:	ldr	r1, [sp, #16]
   27dec:	ldr	r3, [r2, #56]	; 0x38
   27df0:	str	r3, [r0]
   27df4:	str	r0, [r2, #56]	; 0x38
   27df8:	ldr	r2, [sp, #48]	; 0x30
   27dfc:	b	27288 <ftello64@plt+0x15c48>
   27e00:	ldr	r8, [sp, #20]
   27e04:	mvn	fp, #0
   27e08:	movw	r7, #32816	; 0x8030
   27e0c:	mov	r1, r9
   27e10:	mov	r0, r8
   27e14:	ldr	r2, [sp, #32]
   27e18:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27e1c:	ldr	r2, [r9, #40]	; 0x28
   27e20:	ldrb	r3, [r8, #4]
   27e24:	ldrb	r1, [r8]
   27e28:	add	r0, r2, r0
   27e2c:	cmp	r3, #2
   27e30:	str	r0, [r9, #40]	; 0x28
   27e34:	beq	284f4 <ftello64@plt+0x16eb4>
   27e38:	cmp	r3, #24
   27e3c:	beq	27fbc <ftello64@plt+0x1697c>
   27e40:	cmp	r1, #44	; 0x2c
   27e44:	beq	28060 <ftello64@plt+0x16a20>
   27e48:	cmp	r3, #1
   27e4c:	beq	27e58 <ftello64@plt+0x16818>
   27e50:	mvn	fp, #1
   27e54:	b	27e0c <ftello64@plt+0x167cc>
   27e58:	sub	r2, r1, #48	; 0x30
   27e5c:	uxtb	r0, r2
   27e60:	cmp	r0, #9
   27e64:	movhi	r3, #0
   27e68:	movls	r3, #1
   27e6c:	cmn	fp, #2
   27e70:	moveq	r3, #0
   27e74:	cmp	r3, #0
   27e78:	beq	27e50 <ftello64@plt+0x16810>
   27e7c:	cmn	fp, #1
   27e80:	add	r3, fp, fp, lsl #2
   27e84:	moveq	fp, r2
   27e88:	beq	27e0c <ftello64@plt+0x167cc>
   27e8c:	add	fp, r1, r3, lsl #1
   27e90:	cmp	fp, r7
   27e94:	movge	fp, r7
   27e98:	sub	fp, fp, #48	; 0x30
   27e9c:	b	27e0c <ftello64@plt+0x167cc>
   27ea0:	mov	r2, r6
   27ea4:	mov	r6, r0
   27ea8:	str	r0, [fp]
   27eac:	str	sl, [sp, #16]
   27eb0:	b	271d4 <ftello64@plt+0x15b94>
   27eb4:	mov	r3, #0
   27eb8:	add	fp, sp, #128	; 0x80
   27ebc:	mov	r8, r3
   27ec0:	str	r3, [sp, #40]	; 0x28
   27ec4:	mvn	r3, #0
   27ec8:	str	r3, [sp, #24]
   27ecc:	mov	r3, r7
   27ed0:	ldr	ip, [r7, #20]
   27ed4:	b	27edc <ftello64@plt+0x1689c>
   27ed8:	mov	r3, r2
   27edc:	ldr	r2, [r3, #4]
   27ee0:	cmp	r2, #0
   27ee4:	bne	27ed8 <ftello64@plt+0x16898>
   27ee8:	ldr	r2, [r3, #8]
   27eec:	cmp	r2, #0
   27ef0:	bne	27ed8 <ftello64@plt+0x16898>
   27ef4:	b	27f2c <ftello64@plt+0x168ec>
   27ef8:	ldr	r1, [r3]
   27efc:	cmp	r1, #0
   27f00:	beq	27f5c <ftello64@plt+0x1691c>
   27f04:	ldr	r2, [r1, #8]
   27f08:	sub	r0, r3, r2
   27f0c:	cmp	r2, #0
   27f10:	clz	r0, r0
   27f14:	mov	r3, r1
   27f18:	lsr	r0, r0, #5
   27f1c:	moveq	r1, #1
   27f20:	movne	r1, r0
   27f24:	cmp	r1, #0
   27f28:	beq	27ed8 <ftello64@plt+0x16898>
   27f2c:	ldrb	r2, [r3, #24]
   27f30:	cmp	r2, #17
   27f34:	bne	27ef8 <ftello64@plt+0x168b8>
   27f38:	ldr	r2, [r3, #20]
   27f3c:	cmp	ip, r2
   27f40:	bne	27ef8 <ftello64@plt+0x168b8>
   27f44:	ldrb	r2, [r3, #26]
   27f48:	ldr	r1, [r3]
   27f4c:	orr	r2, r2, #8
   27f50:	cmp	r1, #0
   27f54:	strb	r2, [r3, #26]
   27f58:	bne	27f04 <ftello64@plt+0x168c4>
   27f5c:	ldr	r3, [sp, #24]
   27f60:	cmn	r3, #1
   27f64:	bne	27d80 <ftello64@plt+0x16740>
   27f68:	b	2705c <ftello64@plt+0x15a1c>
   27f6c:	ldr	r3, [sp, #204]	; 0xcc
   27f70:	ldr	r3, [r3]
   27f74:	cmp	r3, #0
   27f78:	bne	2739c <ftello64@plt+0x15d5c>
   27f7c:	mov	r3, #0
   27f80:	str	r3, [sp, #28]
   27f84:	b	27c7c <ftello64@plt+0x1663c>
   27f88:	mov	r0, #996	; 0x3e4
   27f8c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   27f90:	subs	r4, r0, #0
   27f94:	beq	27d14 <ftello64@plt+0x166d4>
   27f98:	ldr	r2, [sl, #56]	; 0x38
   27f9c:	mov	r1, #1
   27fa0:	mov	r0, #4
   27fa4:	mov	r3, #0
   27fa8:	str	r2, [r4]
   27fac:	str	r4, [sl, #56]	; 0x38
   27fb0:	b	27090 <ftello64@plt+0x15a50>
   27fb4:	str	r4, [sp, #28]
   27fb8:	b	27c7c <ftello64@plt+0x1663c>
   27fbc:	cmn	fp, #1
   27fc0:	str	fp, [sp, #24]
   27fc4:	beq	28044 <ftello64@plt+0x16a04>
   27fc8:	cmn	fp, #2
   27fcc:	movne	r8, fp
   27fd0:	beq	287a4 <ftello64@plt+0x17164>
   27fd4:	ldr	r3, [sp, #24]
   27fd8:	cmp	r3, #32768	; 0x8000
   27fdc:	movlt	r4, #0
   27fe0:	movge	r4, #1
   27fe4:	cmp	r4, #0
   27fe8:	bne	28138 <ftello64@plt+0x16af8>
   27fec:	mov	r1, r9
   27ff0:	ldr	r0, [sp, #20]
   27ff4:	ldr	r2, [sp, #32]
   27ff8:	bl	1d7f4 <ftello64@plt+0xc1b4>
   27ffc:	ldr	r3, [r9, #40]	; 0x28
   28000:	ldr	r2, [sp, #28]
   28004:	add	r0, r3, r0
   28008:	cmp	r2, #0
   2800c:	str	r0, [r9, #40]	; 0x28
   28010:	beq	27f6c <ftello64@plt+0x1692c>
   28014:	ldr	r3, [sp, #24]
   28018:	orrs	r3, r8, r3
   2801c:	bne	28148 <ftello64@plt+0x16b08>
   28020:	mov	r0, r2
   28024:	bl	1ea60 <ftello64@plt+0xd420>
   28028:	ldr	r3, [sp, #204]	; 0xcc
   2802c:	ldr	r3, [r3]
   28030:	cmp	r3, #0
   28034:	beq	27f7c <ftello64@plt+0x1693c>
   28038:	b	27d20 <ftello64@plt+0x166e0>
   2803c:	cmp	r3, #2
   28040:	beq	28590 <ftello64@plt+0x16f50>
   28044:	ldr	r2, [sp, #204]	; 0xcc
   28048:	mov	r3, #10
   2804c:	str	r3, [r2]
   28050:	ldr	r3, [sp, #28]
   28054:	cmp	r3, #0
   28058:	beq	2739c <ftello64@plt+0x15d5c>
   2805c:	b	27d20 <ftello64@plt+0x166e0>
   28060:	cmn	fp, #1
   28064:	str	fp, [sp, #24]
   28068:	bne	284e0 <ftello64@plt+0x16ea0>
   2806c:	cmp	r3, #1
   28070:	bne	28044 <ftello64@plt+0x16a04>
   28074:	mov	r8, #0
   28078:	mvn	r3, #0
   2807c:	ldr	fp, [sp, #20]
   28080:	movw	r7, #32816	; 0x8030
   28084:	str	r3, [sp, #24]
   28088:	mov	r3, r6
   2808c:	mov	r6, r4
   28090:	mov	r4, r8
   28094:	mov	r8, r9
   28098:	mov	r9, r3
   2809c:	mov	r1, r8
   280a0:	mov	r0, fp
   280a4:	ldr	r2, [sp, #32]
   280a8:	bl	1d7f4 <ftello64@plt+0xc1b4>
   280ac:	ldr	r2, [r8, #40]	; 0x28
   280b0:	ldrb	r1, [fp, #4]
   280b4:	ldrb	ip, [fp]
   280b8:	add	r0, r2, r0
   280bc:	cmp	r1, #2
   280c0:	str	r0, [r8, #40]	; 0x28
   280c4:	beq	28578 <ftello64@plt+0x16f38>
   280c8:	cmp	r1, #24
   280cc:	cmpne	ip, #44	; 0x2c
   280d0:	beq	280e8 <ftello64@plt+0x16aa8>
   280d4:	cmp	r1, #1
   280d8:	beq	28490 <ftello64@plt+0x16e50>
   280dc:	mvn	r3, #1
   280e0:	str	r3, [sp, #24]
   280e4:	b	2809c <ftello64@plt+0x16a5c>
   280e8:	mov	r2, r9
   280ec:	mov	r9, r8
   280f0:	mov	r8, r4
   280f4:	mov	r4, r6
   280f8:	mov	r6, r2
   280fc:	ldr	r2, [sp, #24]
   28100:	cmn	r2, #2
   28104:	beq	287a4 <ftello64@plt+0x17164>
   28108:	cmn	r2, #1
   2810c:	cmpne	r8, r2
   28110:	bgt	28044 <ftello64@plt+0x16a04>
   28114:	cmp	r1, #24
   28118:	bne	28044 <ftello64@plt+0x16a04>
   2811c:	cmn	r2, #1
   28120:	bne	27fd4 <ftello64@plt+0x16994>
   28124:	cmp	r8, #32768	; 0x8000
   28128:	movlt	r4, #0
   2812c:	movge	r4, #1
   28130:	cmp	r4, #0
   28134:	beq	27fec <ftello64@plt+0x169ac>
   28138:	ldr	r2, [sp, #204]	; 0xcc
   2813c:	mov	r3, #15
   28140:	str	r3, [r2]
   28144:	b	28050 <ftello64@plt+0x16a10>
   28148:	cmp	r8, #0
   2814c:	ble	294a0 <ftello64@plt+0x17e60>
   28150:	cmp	r8, #1
   28154:	beq	294ac <ftello64@plt+0x17e6c>
   28158:	ldr	r4, [r2]
   2815c:	mov	r3, #2
   28160:	mov	r6, r2
   28164:	add	fp, sp, #128	; 0x80
   28168:	str	r8, [sp, #16]
   2816c:	mov	r8, r3
   28170:	str	r9, [sp, #40]	; 0x28
   28174:	mov	r9, r2
   28178:	mov	r7, fp
   2817c:	b	28184 <ftello64@plt+0x16b44>
   28180:	mov	r6, r3
   28184:	ldr	r2, [sl, #64]	; 0x40
   28188:	cmp	r2, #31
   2818c:	beq	283e4 <ftello64@plt+0x16da4>
   28190:	ldr	r0, [sl, #56]	; 0x38
   28194:	lsl	r3, r2, #5
   28198:	add	r2, r2, #1
   2819c:	add	lr, r3, #4
   281a0:	add	ip, r0, r3
   281a4:	add	r3, r3, #16
   281a8:	str	r2, [sl, #64]	; 0x40
   281ac:	add	r1, r0, r3
   281b0:	add	r0, r0, lr
   281b4:	str	r5, [ip, #4]
   281b8:	mvn	lr, #0
   281bc:	cmp	r0, #0
   281c0:	str	r5, [ip, #8]
   281c4:	str	r5, [ip, #12]
   281c8:	ldrd	r2, [r6, #20]
   281cc:	strd	r2, [ip, #24]
   281d0:	ldrb	r3, [r1, #14]
   281d4:	bic	r3, r3, #12
   281d8:	strb	r3, [r1, #14]
   281dc:	str	r5, [ip, #16]
   281e0:	str	r5, [ip, #20]
   281e4:	str	lr, [ip, #32]
   281e8:	str	r0, [r7]
   281ec:	beq	2841c <ftello64@plt+0x16ddc>
   281f0:	str	r4, [ip, #4]
   281f4:	ldr	r4, [r7]
   281f8:	ldrb	r3, [r4, #26]
   281fc:	orr	r3, r3, #4
   28200:	strb	r3, [r4, #26]
   28204:	ldr	r3, [r6, #4]
   28208:	cmp	r3, #0
   2820c:	addne	r7, r4, #4
   28210:	bne	28180 <ftello64@plt+0x16b40>
   28214:	ldr	r2, [r6, #8]
   28218:	cmp	r2, #0
   2821c:	cmpne	r2, r3
   28220:	mov	r3, r6
   28224:	bne	28410 <ftello64@plt+0x16dd0>
   28228:	ldr	r2, [r6]
   2822c:	ldr	r4, [r4]
   28230:	subs	r6, r2, #0
   28234:	bne	28214 <ftello64@plt+0x16bd4>
   28238:	ldr	r6, [sp, #128]	; 0x80
   2823c:	mov	r3, #0
   28240:	mov	r2, #0
   28244:	strd	r2, [fp]
   28248:	ldr	r3, [sl, #64]	; 0x40
   2824c:	cmp	r3, #31
   28250:	beq	28424 <ftello64@plt+0x16de4>
   28254:	ldr	r0, [sl, #56]	; 0x38
   28258:	lsl	r1, r3, #5
   2825c:	add	lr, r3, #1
   28260:	add	r4, r1, #4
   28264:	add	r3, r0, r1
   28268:	mov	ip, #16
   2826c:	str	lr, [sl, #64]	; 0x40
   28270:	add	r1, r1, ip
   28274:	add	r4, r0, r4
   28278:	stmib	r3, {r5, r9}
   2827c:	add	r2, r0, r1
   28280:	mvn	lr, #0
   28284:	str	r6, [r3, #12]
   28288:	cmp	r6, #0
   2828c:	strb	ip, [sp, #132]	; 0x84
   28290:	ldrd	r0, [fp]
   28294:	strd	r0, [r3, #24]
   28298:	ldrb	ip, [r2, #14]
   2829c:	bic	ip, ip, #12
   282a0:	strb	ip, [r2, #14]
   282a4:	str	r5, [r3, #16]
   282a8:	str	r5, [r3, #20]
   282ac:	str	lr, [r3, #32]
   282b0:	str	r4, [r9]
   282b4:	beq	27d14 <ftello64@plt+0x166d4>
   282b8:	cmp	r4, #0
   282bc:	str	r4, [r6]
   282c0:	beq	27d14 <ftello64@plt+0x166d4>
   282c4:	ldr	r3, [sp, #16]
   282c8:	add	r8, r8, #1
   282cc:	mov	r9, r4
   282d0:	cmp	r3, r8
   282d4:	bge	28178 <ftello64@plt+0x16b38>
   282d8:	ldr	r9, [sp, #40]	; 0x28
   282dc:	mov	r8, r3
   282e0:	ldr	r3, [sp, #24]
   282e4:	cmp	r8, r3
   282e8:	beq	27fb4 <ftello64@plt+0x16974>
   282ec:	add	fp, sp, #128	; 0x80
   282f0:	str	r8, [sp, #16]
   282f4:	mov	r1, fp
   282f8:	str	r9, [sp, #40]	; 0x28
   282fc:	ldr	r7, [r6]
   28300:	b	2830c <ftello64@plt+0x16ccc>
   28304:	mov	r6, r3
   28308:	add	r1, r7, #4
   2830c:	ldr	r3, [sl, #64]	; 0x40
   28310:	cmp	r3, #31
   28314:	beq	2845c <ftello64@plt+0x16e1c>
   28318:	ldr	r0, [sl, #56]	; 0x38
   2831c:	lsl	r2, r3, #5
   28320:	add	lr, r3, #1
   28324:	add	ip, r2, #4
   28328:	add	r3, r0, r2
   2832c:	str	lr, [sl, #64]	; 0x40
   28330:	add	r2, r2, #16
   28334:	add	r2, r0, r2
   28338:	add	r0, r0, ip
   2833c:	str	r5, [r3, #4]
   28340:	mvn	ip, #0
   28344:	cmp	r0, #0
   28348:	str	r5, [r3, #8]
   2834c:	str	r5, [r3, #12]
   28350:	ldrd	r8, [r6, #20]
   28354:	strd	r8, [r3, #24]
   28358:	ldrb	lr, [r2, #14]
   2835c:	bic	lr, lr, #12
   28360:	strb	lr, [r2, #14]
   28364:	str	r5, [r3, #16]
   28368:	str	r5, [r3, #20]
   2836c:	str	ip, [r3, #32]
   28370:	str	r0, [r1]
   28374:	beq	27d14 <ftello64@plt+0x166d4>
   28378:	str	r7, [r3, #4]
   2837c:	ldr	r7, [r1]
   28380:	ldrb	r3, [r7, #26]
   28384:	orr	r3, r3, #4
   28388:	strb	r3, [r7, #26]
   2838c:	ldr	r3, [r6, #4]
   28390:	cmp	r3, #0
   28394:	bne	28304 <ftello64@plt+0x16cc4>
   28398:	ldr	r8, [sp, #16]
   2839c:	ldr	r9, [sp, #40]	; 0x28
   283a0:	ldr	r2, [r6, #8]
   283a4:	cmp	r2, #0
   283a8:	cmpne	r2, r3
   283ac:	mov	r3, r6
   283b0:	bne	28538 <ftello64@plt+0x16ef8>
   283b4:	ldr	r2, [r6]
   283b8:	ldr	r7, [r7]
   283bc:	subs	r6, r2, #0
   283c0:	bne	283a0 <ftello64@plt+0x16d60>
   283c4:	ldr	r7, [sp, #128]	; 0x80
   283c8:	cmp	r7, #0
   283cc:	beq	27d14 <ftello64@plt+0x166d4>
   283d0:	ldrb	r3, [r7, #24]
   283d4:	str	r4, [sp, #40]	; 0x28
   283d8:	cmp	r3, #17
   283dc:	bne	27f5c <ftello64@plt+0x1691c>
   283e0:	b	27ecc <ftello64@plt+0x1688c>
   283e4:	mov	r0, #996	; 0x3e4
   283e8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   283ec:	cmp	r0, #0
   283f0:	beq	28450 <ftello64@plt+0x16e10>
   283f4:	ldr	r1, [sl, #56]	; 0x38
   283f8:	mov	r2, #1
   283fc:	mov	lr, #4
   28400:	mov	r3, #0
   28404:	str	r1, [r0]
   28408:	str	r0, [sl, #56]	; 0x38
   2840c:	b	281a0 <ftello64@plt+0x16b60>
   28410:	mov	r3, r2
   28414:	add	r7, r4, #8
   28418:	b	28180 <ftello64@plt+0x16b40>
   2841c:	mov	r6, r0
   28420:	b	2823c <ftello64@plt+0x16bfc>
   28424:	mov	r0, #996	; 0x3e4
   28428:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2842c:	cmp	r0, #0
   28430:	beq	27d14 <ftello64@plt+0x166d4>
   28434:	ldr	r3, [sl, #56]	; 0x38
   28438:	mov	lr, #1
   2843c:	mov	r4, #4
   28440:	mov	r1, #0
   28444:	str	r3, [r0]
   28448:	str	r0, [sl, #56]	; 0x38
   2844c:	b	28264 <ftello64@plt+0x16c24>
   28450:	mov	r6, r0
   28454:	str	r0, [r7]
   28458:	b	2823c <ftello64@plt+0x16bfc>
   2845c:	mov	r0, #996	; 0x3e4
   28460:	str	r1, [sp, #44]	; 0x2c
   28464:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28468:	cmp	r0, #0
   2846c:	ldr	r1, [sp, #44]	; 0x2c
   28470:	beq	27d10 <ftello64@plt+0x166d0>
   28474:	ldr	r3, [sl, #56]	; 0x38
   28478:	mov	lr, #1
   2847c:	mov	ip, #4
   28480:	mov	r2, #0
   28484:	str	r3, [r0]
   28488:	str	r0, [sl, #56]	; 0x38
   2848c:	b	28328 <ftello64@plt+0x16ce8>
   28490:	ldr	r3, [sp, #24]
   28494:	sub	r1, ip, #48	; 0x30
   28498:	uxtb	r0, r1
   2849c:	cmp	r0, #9
   284a0:	movhi	r2, #0
   284a4:	movls	r2, #1
   284a8:	cmn	r3, #2
   284ac:	moveq	r2, #0
   284b0:	cmp	r2, #0
   284b4:	beq	280dc <ftello64@plt+0x16a9c>
   284b8:	cmn	r3, #1
   284bc:	add	r2, r3, r3, lsl #2
   284c0:	streq	r1, [sp, #24]
   284c4:	beq	2809c <ftello64@plt+0x16a5c>
   284c8:	add	ip, ip, r2, lsl #1
   284cc:	cmp	ip, r7
   284d0:	movge	ip, r7
   284d4:	sub	r3, ip, #48	; 0x30
   284d8:	str	r3, [sp, #24]
   284dc:	b	2809c <ftello64@plt+0x16a5c>
   284e0:	ldr	r2, [sp, #24]
   284e4:	cmn	r2, #2
   284e8:	beq	284f4 <ftello64@plt+0x16eb4>
   284ec:	cmp	r3, #1
   284f0:	beq	294e8 <ftello64@plt+0x17ea8>
   284f4:	ldr	r2, [sp, #52]	; 0x34
   284f8:	cmp	r2, #0
   284fc:	beq	2803c <ftello64@plt+0x169fc>
   28500:	ldrd	r2, [r6]
   28504:	mov	r1, #1
   28508:	str	r4, [r9, #40]	; 0x28
   2850c:	ldr	r0, [sp, #20]
   28510:	ldr	ip, [sp, #28]
   28514:	strd	r2, [r0]
   28518:	ldr	r3, [sp, #204]	; 0xcc
   2851c:	strb	r1, [r0, #4]
   28520:	ldr	r3, [r3]
   28524:	cmp	r3, #0
   28528:	beq	27c78 <ftello64@plt+0x16638>
   2852c:	cmp	ip, #0
   28530:	bne	27c78 <ftello64@plt+0x16638>
   28534:	b	28050 <ftello64@plt+0x16a10>
   28538:	mov	r6, r2
   2853c:	add	r1, r7, #8
   28540:	str	r8, [sp, #16]
   28544:	str	r9, [sp, #40]	; 0x28
   28548:	b	2830c <ftello64@plt+0x16ccc>
   2854c:	mov	r0, #996	; 0x3e4
   28550:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28554:	cmp	r0, #0
   28558:	beq	28c24 <ftello64@plt+0x175e4>
   2855c:	ldr	r1, [sl, #56]	; 0x38
   28560:	mov	ip, #4
   28564:	mov	r3, #1
   28568:	mov	r2, #0
   2856c:	str	r1, [r0]
   28570:	str	r0, [sl, #56]	; 0x38
   28574:	b	27c14 <ftello64@plt+0x165d4>
   28578:	ldr	r3, [sp, #52]	; 0x34
   2857c:	mov	r4, r6
   28580:	mov	r6, r9
   28584:	mov	r9, r8
   28588:	cmp	r3, #0
   2858c:	bne	28500 <ftello64@plt+0x16ec0>
   28590:	ldr	r2, [sp, #204]	; 0xcc
   28594:	mov	r3, #9
   28598:	str	r3, [r2]
   2859c:	b	28050 <ftello64@plt+0x16a10>
   285a0:	mvn	r3, #0
   285a4:	mov	r4, r2
   285a8:	mov	r6, r2
   285ac:	mov	r8, #1
   285b0:	str	r3, [sp, #24]
   285b4:	b	282ec <ftello64@plt+0x16cac>
   285b8:	ldr	r3, [sl, #84]	; 0x54
   285bc:	mov	r2, #1
   285c0:	orr	r3, r3, r2, lsl r4
   285c4:	str	r3, [sl, #84]	; 0x54
   285c8:	b	27ae4 <ftello64@plt+0x164a4>
   285cc:	ldr	r2, [sp, #16]
   285d0:	ldr	r0, [r2]
   285d4:	ldr	r3, [r2, #20]
   285d8:	ldr	r2, [sp, #36]	; 0x24
   285dc:	cmp	r3, r2
   285e0:	beq	28cb8 <ftello64@plt+0x17678>
   285e4:	ldr	ip, [sp, #16]
   285e8:	add	r1, r3, #1
   285ec:	ldr	r2, [sp, #76]	; 0x4c
   285f0:	str	r1, [ip, #20]
   285f4:	str	r2, [r0, r3, lsl #2]
   285f8:	b	27bb8 <ftello64@plt+0x16578>
   285fc:	ldrb	r3, [sp, #76]	; 0x4c
   28600:	mov	r0, #1
   28604:	b	27ba4 <ftello64@plt+0x16564>
   28608:	ldr	r2, [sp, #16]
   2860c:	add	r0, sp, #68	; 0x44
   28610:	mov	r1, r4
   28614:	ldr	ip, [sp, #76]	; 0x4c
   28618:	str	r0, [sp]
   2861c:	str	sl, [sp, #8]
   28620:	add	r3, r2, #36	; 0x24
   28624:	add	r2, r2, #12
   28628:	ldr	r0, [r9, #64]	; 0x40
   2862c:	str	ip, [sp, #4]
   28630:	bl	1cae8 <ftello64@plt+0xb4a8>
   28634:	ldr	r3, [sp, #204]	; 0xcc
   28638:	cmp	r0, #0
   2863c:	str	r0, [r3]
   28640:	beq	27bb8 <ftello64@plt+0x16578>
   28644:	ldr	sl, [sp, #24]
   28648:	mov	r0, r4
   2864c:	bl	15568 <ftello64@plt+0x3f28>
   28650:	ldr	r4, [sp, #16]
   28654:	ldr	r0, [r4]
   28658:	bl	15568 <ftello64@plt+0x3f28>
   2865c:	ldr	r0, [r4, #4]
   28660:	bl	15568 <ftello64@plt+0x3f28>
   28664:	ldr	r0, [r4, #8]
   28668:	bl	15568 <ftello64@plt+0x3f28>
   2866c:	ldr	r0, [r4, #12]
   28670:	bl	15568 <ftello64@plt+0x3f28>
   28674:	mov	r0, r4
   28678:	bl	15568 <ftello64@plt+0x3f28>
   2867c:	ldr	r3, [sp, #204]	; 0xcc
   28680:	ldr	r3, [r3]
   28684:	cmp	r3, #0
   28688:	bne	2739c <ftello64@plt+0x15d5c>
   2868c:	str	r3, [sp, #28]
   28690:	b	26f7c <ftello64@plt+0x1593c>
   28694:	ldr	r2, [sl, #64]	; 0x40
   28698:	cmp	r2, #31
   2869c:	beq	2905c <ftello64@plt+0x17a1c>
   286a0:	ldr	r0, [sl, #56]	; 0x38
   286a4:	lsl	r3, r2, #5
   286a8:	add	r2, r2, #1
   286ac:	add	lr, r3, #4
   286b0:	add	r1, r0, r3
   286b4:	add	r3, r3, #16
   286b8:	str	r2, [sl, #64]	; 0x40
   286bc:	adds	r2, r0, lr
   286c0:	add	r0, r0, r3
   286c4:	ldr	r3, [sp, #20]
   286c8:	mov	ip, #0
   286cc:	mvn	lr, #0
   286d0:	str	r2, [sp, #28]
   286d4:	str	ip, [r1, #4]
   286d8:	str	ip, [r1, #8]
   286dc:	str	ip, [r1, #12]
   286e0:	ldrd	r2, [r3]
   286e4:	strd	r2, [r1, #24]
   286e8:	ldrb	r3, [r0, #14]
   286ec:	bic	r3, r3, #12
   286f0:	strb	r3, [r0, #14]
   286f4:	str	ip, [r1, #16]
   286f8:	str	ip, [r1, #20]
   286fc:	str	lr, [r1, #32]
   28700:	bne	275c8 <ftello64@plt+0x15f88>
   28704:	b	277f8 <ftello64@plt+0x161b8>
   28708:	mov	r0, #996	; 0x3e4
   2870c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28710:	cmp	r0, #0
   28714:	beq	277f8 <ftello64@plt+0x161b8>
   28718:	ldr	r1, [sl, #56]	; 0x38
   2871c:	mov	r2, #4
   28720:	mov	r3, #0
   28724:	str	r1, [r0]
   28728:	str	r0, [sl, #56]	; 0x38
   2872c:	b	26f28 <ftello64@plt+0x158e8>
   28730:	ldr	r2, [sp, #20]
   28734:	mov	r3, #1
   28738:	strb	r3, [r2, #4]
   2873c:	b	279c8 <ftello64@plt+0x16388>
   28740:	ldr	r2, [sp, #16]
   28744:	ldr	r1, [sp, #32]
   28748:	ldrb	r3, [r2, #16]
   2874c:	tst	r1, #256	; 0x100
   28750:	orr	r3, r3, #1
   28754:	strb	r3, [r2, #16]
   28758:	beq	28768 <ftello64@plt+0x17128>
   2875c:	ldr	r3, [r4]
   28760:	orr	r3, r3, #1024	; 0x400
   28764:	str	r3, [r4]
   28768:	ldr	r3, [r9, #40]	; 0x28
   2876c:	mov	r1, r9
   28770:	ldr	r5, [sp, #20]
   28774:	ldr	r2, [sp, #32]
   28778:	add	fp, r3, fp
   2877c:	mov	r0, r5
   28780:	str	fp, [r9, #40]	; 0x28
   28784:	bl	1a33c <ftello64@plt+0x8cfc>
   28788:	ldrb	r3, [r5, #4]
   2878c:	mov	fp, r0
   28790:	cmp	r3, #2
   28794:	beq	28b10 <ftello64@plt+0x174d0>
   28798:	mov	r2, #1
   2879c:	str	r2, [sp, #44]	; 0x2c
   287a0:	b	279c0 <ftello64@plt+0x16380>
   287a4:	ldr	r3, [sp, #52]	; 0x34
   287a8:	cmp	r3, #0
   287ac:	bne	28500 <ftello64@plt+0x16ec0>
   287b0:	b	28044 <ftello64@plt+0x16a04>
   287b4:	mov	r3, #7
   287b8:	ldr	sl, [sp, #24]
   287bc:	ldr	r2, [sp, #204]	; 0xcc
   287c0:	str	r3, [r2]
   287c4:	b	28648 <ftello64@plt+0x17008>
   287c8:	ldr	r4, [sp, #20]
   287cc:	mov	r2, r3
   287d0:	mov	r1, r9
   287d4:	mov	r6, r3
   287d8:	mov	r0, r4
   287dc:	bl	1d7f4 <ftello64@plt+0xc1b4>
   287e0:	ldr	lr, [sp, #200]	; 0xc8
   287e4:	mov	r3, r6
   287e8:	mov	r2, r4
   287ec:	mov	r1, r5
   287f0:	ldr	ip, [r9, #40]	; 0x28
   287f4:	str	lr, [sp]
   287f8:	ldr	lr, [sp, #204]	; 0xcc
   287fc:	add	ip, ip, r0
   28800:	mov	r0, r9
   28804:	str	lr, [sp, #4]
   28808:	str	ip, [r9, #40]	; 0x28
   2880c:	bl	26e08 <ftello64@plt+0x157c8>
   28810:	str	r0, [sp, #28]
   28814:	b	273a4 <ftello64@plt+0x15d64>
   28818:	mov	r0, #996	; 0x3e4
   2881c:	str	r2, [sp, #16]
   28820:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28824:	cmp	r0, #0
   28828:	beq	277f8 <ftello64@plt+0x161b8>
   2882c:	ldr	r1, [sl, #56]	; 0x38
   28830:	mov	lr, #1
   28834:	mov	ip, #4
   28838:	mov	r3, #0
   2883c:	ldr	r2, [sp, #16]
   28840:	str	r1, [r0]
   28844:	str	r0, [sl, #56]	; 0x38
   28848:	b	277ac <ftello64@plt+0x1616c>
   2884c:	mov	r0, #996	; 0x3e4
   28850:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28854:	subs	fp, r0, #0
   28858:	beq	27780 <ftello64@plt+0x16140>
   2885c:	ldr	r1, [sl, #56]	; 0x38
   28860:	mov	r0, #4
   28864:	mov	r2, #1
   28868:	mov	r3, #0
   2886c:	str	r1, [fp]
   28870:	str	fp, [sl, #56]	; 0x38
   28874:	b	27740 <ftello64@plt+0x16100>
   28878:	ldr	sl, [sp, #24]
   2887c:	ldr	r3, [sp, #204]	; 0xcc
   28880:	str	r0, [r3]
   28884:	b	28648 <ftello64@plt+0x17008>
   28888:	str	r5, [sp, #28]
   2888c:	b	26f7c <ftello64@plt+0x1593c>
   28890:	ldr	r2, [sp, #20]
   28894:	mov	r3, #6
   28898:	str	r3, [r2]
   2889c:	ldr	r2, [sl, #64]	; 0x40
   288a0:	cmp	r2, #31
   288a4:	beq	290bc <ftello64@plt+0x17a7c>
   288a8:	lsl	r3, r2, #5
   288ac:	add	r1, r2, #1
   288b0:	ldr	r2, [sl, #56]	; 0x38
   288b4:	add	r4, r3, #4
   288b8:	add	ip, r2, r3
   288bc:	add	r3, r3, #16
   288c0:	str	r1, [sl, #64]	; 0x40
   288c4:	add	r4, r2, r4
   288c8:	add	r2, r2, r3
   288cc:	ldr	r3, [sp, #20]
   288d0:	mov	lr, #0
   288d4:	mvn	r5, #0
   288d8:	str	lr, [ip, #4]
   288dc:	str	lr, [ip, #8]
   288e0:	str	lr, [ip, #12]
   288e4:	ldrd	r0, [r3]
   288e8:	strd	r0, [ip, #24]
   288ec:	ldrb	r3, [r2, #14]
   288f0:	bic	r3, r3, #12
   288f4:	strb	r3, [r2, #14]
   288f8:	str	lr, [ip, #16]
   288fc:	str	lr, [ip, #20]
   28900:	str	r5, [ip, #32]
   28904:	ldr	r2, [sp, #20]
   28908:	mov	r3, #9
   2890c:	str	r3, [r2]
   28910:	b	274c8 <ftello64@plt+0x15e88>
   28914:	ldr	r3, [r9, #40]	; 0x28
   28918:	mov	r2, sl
   2891c:	add	r0, sp, #88	; 0x58
   28920:	mov	r1, r9
   28924:	add	r3, r3, fp
   28928:	str	r3, [r9, #40]	; 0x28
   2892c:	bl	1a33c <ftello64@plt+0x8cfc>
   28930:	ldrb	r2, [sp, #92]	; 0x5c
   28934:	mov	r3, r0
   28938:	cmp	r2, #2
   2893c:	beq	287b4 <ftello64@plt+0x17174>
   28940:	cmp	r2, #21
   28944:	beq	28c08 <ftello64@plt+0x175c8>
   28948:	mov	r1, #1
   2894c:	add	ip, sp, #128	; 0x80
   28950:	str	sl, [sp]
   28954:	add	r2, sp, #88	; 0x58
   28958:	add	r0, sp, #80	; 0x50
   2895c:	str	r1, [sp, #4]
   28960:	mov	r1, r9
   28964:	str	r6, [sp, #80]	; 0x50
   28968:	str	ip, [sp, #84]	; 0x54
   2896c:	bl	1e4b0 <ftello64@plt+0xce70>
   28970:	cmp	r0, #0
   28974:	bne	28878 <ftello64@plt+0x17238>
   28978:	mov	r2, sl
   2897c:	mov	r1, r9
   28980:	mov	r0, r5
   28984:	bl	1a33c <ftello64@plt+0x8cfc>
   28988:	ldr	r2, [sp, #72]	; 0x48
   2898c:	mov	fp, r0
   28990:	sub	r3, r2, #2
   28994:	bics	r3, r3, #2
   28998:	beq	292ac <ftello64@plt+0x17c6c>
   2899c:	ldr	r3, [sp, #80]	; 0x50
   289a0:	sub	r1, r3, #2
   289a4:	bics	r1, r1, #2
   289a8:	beq	292ac <ftello64@plt+0x17c6c>
   289ac:	cmp	r2, #3
   289b0:	moveq	r1, #1
   289b4:	movne	r1, #0
   289b8:	str	r1, [sp, #52]	; 0x34
   289bc:	beq	292c8 <ftello64@plt+0x17c88>
   289c0:	cmp	r3, #3
   289c4:	beq	29364 <ftello64@plt+0x17d24>
   289c8:	cmp	r2, #0
   289cc:	bne	29294 <ftello64@plt+0x17c54>
   289d0:	ldrb	r7, [sp, #76]	; 0x4c
   289d4:	cmp	r3, #0
   289d8:	beq	292a4 <ftello64@plt+0x17c64>
   289dc:	cmp	r3, #3
   289e0:	bne	292c0 <ftello64@plt+0x17c80>
   289e4:	ldr	r1, [sp, #84]	; 0x54
   289e8:	ldrb	r8, [r1]
   289ec:	cmp	r2, #0
   289f0:	ldr	r1, [sp, #52]	; 0x34
   289f4:	moveq	r1, #1
   289f8:	cmp	r1, #0
   289fc:	beq	2928c <ftello64@plt+0x17c4c>
   28a00:	ldr	r2, [sp, #24]
   28a04:	ldr	r2, [r2, #92]	; 0x5c
   28a08:	cmp	r2, #1
   28a0c:	ble	29178 <ftello64@plt+0x17b38>
   28a10:	mov	r0, r7
   28a14:	bl	1152c <btowc@plt>
   28a18:	ldr	r3, [sp, #80]	; 0x50
   28a1c:	mov	r7, r0
   28a20:	cmp	r3, #3
   28a24:	cmpne	r3, #0
   28a28:	bne	29184 <ftello64@plt+0x17b44>
   28a2c:	ldr	r3, [sp, #24]
   28a30:	ldr	r3, [r3, #92]	; 0x5c
   28a34:	cmp	r3, #1
   28a38:	ble	28a48 <ftello64@plt+0x17408>
   28a3c:	mov	r0, r8
   28a40:	bl	1152c <btowc@plt>
   28a44:	mov	r8, r0
   28a48:	cmn	r7, #1
   28a4c:	cmnne	r8, #1
   28a50:	beq	28b9c <ftello64@plt+0x1755c>
   28a54:	ldr	r3, [sp, #48]	; 0x30
   28a58:	cmp	r8, r7
   28a5c:	movcs	r3, #0
   28a60:	andcc	r3, r3, #1
   28a64:	cmp	r3, #0
   28a68:	bne	292ac <ftello64@plt+0x17c6c>
   28a6c:	ldr	r3, [sp, #24]
   28a70:	ldr	r3, [r3, #92]	; 0x5c
   28a74:	cmp	r3, #1
   28a78:	ble	28ab0 <ftello64@plt+0x17470>
   28a7c:	ldr	r2, [sp, #16]
   28a80:	ldr	r1, [sp, #40]	; 0x28
   28a84:	ldr	r3, [r2, #32]
   28a88:	ldr	r2, [r2, #4]
   28a8c:	cmp	r3, r1
   28a90:	beq	29440 <ftello64@plt+0x17e00>
   28a94:	ldr	r0, [sp, #16]
   28a98:	str	r7, [r2, r3, lsl #2]
   28a9c:	ldr	r2, [r0, #8]
   28aa0:	ldr	r3, [r0, #32]
   28aa4:	add	r1, r3, #1
   28aa8:	str	r1, [r0, #32]
   28aac:	str	r8, [r2, r3, lsl #2]
   28ab0:	mov	r3, #0
   28ab4:	mov	ip, #1
   28ab8:	cmp	r7, r3
   28abc:	asr	r2, r3, #5
   28ac0:	and	r0, r3, #31
   28ac4:	movhi	r1, #0
   28ac8:	movls	r1, #1
   28acc:	cmp	r8, r3
   28ad0:	add	r3, r3, #1
   28ad4:	movcc	r1, #0
   28ad8:	cmp	r1, #0
   28adc:	beq	28aec <ftello64@plt+0x174ac>
   28ae0:	ldr	r1, [r4, r2, lsl #2]
   28ae4:	orr	r1, r1, ip, lsl r0
   28ae8:	str	r1, [r4, r2, lsl #2]
   28aec:	cmp	r3, #256	; 0x100
   28af0:	bne	28ab8 <ftello64@plt+0x17478>
   28af4:	ldr	r2, [sp, #204]	; 0xcc
   28af8:	mov	r3, #0
   28afc:	str	r3, [r2]
   28b00:	b	27bb8 <ftello64@plt+0x16578>
   28b04:	cmp	r5, #0
   28b08:	strne	r6, [r5]
   28b0c:	b	277f8 <ftello64@plt+0x161b8>
   28b10:	ldr	r2, [sp, #204]	; 0xcc
   28b14:	mov	r3, #2
   28b18:	str	r3, [r2]
   28b1c:	b	28648 <ftello64@plt+0x17008>
   28b20:	mov	r0, #996	; 0x3e4
   28b24:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28b28:	cmp	r0, #0
   28b2c:	beq	277f8 <ftello64@plt+0x161b8>
   28b30:	ldr	r1, [sl, #56]	; 0x38
   28b34:	mov	lr, #4
   28b38:	mov	r2, #1
   28b3c:	mov	r3, #0
   28b40:	str	r1, [r0]
   28b44:	str	r0, [sl, #56]	; 0x38
   28b48:	b	2782c <ftello64@plt+0x161ec>
   28b4c:	str	r2, [sp, #28]
   28b50:	mov	r3, #6
   28b54:	ldr	r2, [sp, #204]	; 0xcc
   28b58:	str	r3, [r2]
   28b5c:	b	273a4 <ftello64@plt+0x15d64>
   28b60:	mov	r0, r4
   28b64:	str	r6, [sp, #28]
   28b68:	bl	15568 <ftello64@plt+0x3f28>
   28b6c:	ldr	r0, [sp, #16]
   28b70:	bl	15568 <ftello64@plt+0x3f28>
   28b74:	ldr	r2, [sp, #204]	; 0xcc
   28b78:	mov	r3, #12
   28b7c:	str	r3, [r2]
   28b80:	b	273a4 <ftello64@plt+0x15d64>
   28b84:	ldr	r0, [sp, #84]	; 0x54
   28b88:	strd	r2, [sp, #56]	; 0x38
   28b8c:	bl	114cc <strlen@plt>
   28b90:	cmp	r0, #1
   28b94:	ldrd	r2, [sp, #56]	; 0x38
   28b98:	bls	292e8 <ftello64@plt+0x17ca8>
   28b9c:	mov	r3, #3
   28ba0:	ldr	sl, [sp, #24]
   28ba4:	ldr	r2, [sp, #204]	; 0xcc
   28ba8:	str	r3, [r2]
   28bac:	b	28648 <ftello64@plt+0x17008>
   28bb0:	mov	r0, #996	; 0x3e4
   28bb4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28bb8:	cmp	r0, #0
   28bbc:	beq	277f8 <ftello64@plt+0x161b8>
   28bc0:	ldr	r3, [sl, #56]	; 0x38
   28bc4:	mov	r2, #1
   28bc8:	mov	r6, #4
   28bcc:	mov	r1, #0
   28bd0:	str	r3, [r0]
   28bd4:	str	r0, [sl, #56]	; 0x38
   28bd8:	b	27b0c <ftello64@plt+0x164cc>
   28bdc:	mov	r0, #996	; 0x3e4
   28be0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28be4:	cmp	r0, #0
   28be8:	beq	277f8 <ftello64@plt+0x161b8>
   28bec:	ldr	r1, [sl, #56]	; 0x38
   28bf0:	mov	r2, #1
   28bf4:	mov	ip, #4
   28bf8:	mov	r3, #0
   28bfc:	str	r1, [r0]
   28c00:	str	r0, [sl, #56]	; 0x38
   28c04:	b	27660 <ftello64@plt+0x16020>
   28c08:	ldr	r2, [r9, #40]	; 0x28
   28c0c:	mov	r1, #1
   28c10:	ldr	r3, [sp, #72]	; 0x48
   28c14:	sub	r2, r2, fp
   28c18:	str	r2, [r9, #40]	; 0x28
   28c1c:	strb	r1, [r5, #4]
   28c20:	b	27a64 <ftello64@plt+0x16424>
   28c24:	ldr	r3, [sp, #204]	; 0xcc
   28c28:	ldr	r3, [r3]
   28c2c:	cmp	r3, #0
   28c30:	beq	27f7c <ftello64@plt+0x1693c>
   28c34:	b	27d20 <ftello64@plt+0x166e0>
   28c38:	mov	r0, #996	; 0x3e4
   28c3c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28c40:	cmp	r0, #0
   28c44:	beq	277f8 <ftello64@plt+0x161b8>
   28c48:	ldr	r1, [sl, #56]	; 0x38
   28c4c:	mov	r2, #4
   28c50:	mov	r3, #0
   28c54:	str	r1, [r0]
   28c58:	str	r0, [sl, #56]	; 0x38
   28c5c:	b	278e0 <ftello64@plt+0x162a0>
   28c60:	mov	r0, #996	; 0x3e4
   28c64:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28c68:	cmp	r0, #0
   28c6c:	beq	277f8 <ftello64@plt+0x161b8>
   28c70:	ldr	r1, [sl, #56]	; 0x38
   28c74:	mov	r6, #4
   28c78:	mov	r2, #1
   28c7c:	mov	r3, #0
   28c80:	str	r1, [r0]
   28c84:	str	r0, [sl, #56]	; 0x38
   28c88:	b	27558 <ftello64@plt+0x15f18>
   28c8c:	mov	r0, #996	; 0x3e4
   28c90:	bl	2eb14 <ftello64@plt+0x1d4d4>
   28c94:	cmp	r0, #0
   28c98:	beq	294b8 <ftello64@plt+0x17e78>
   28c9c:	ldr	r1, [sl, #56]	; 0x38
   28ca0:	mov	r2, #1
   28ca4:	mov	r5, #4
   28ca8:	mov	r3, #0
   28cac:	str	r1, [r0]
   28cb0:	str	r0, [sl, #56]	; 0x38
   28cb4:	b	274e4 <ftello64@plt+0x15ea4>
   28cb8:	lsl	r3, r2, #1
   28cbc:	add	r3, r3, #1
   28cc0:	lsl	r1, r3, #2
   28cc4:	str	r3, [sp, #36]	; 0x24
   28cc8:	bl	2eb50 <ftello64@plt+0x1d510>
   28ccc:	cmp	r0, #0
   28cd0:	beq	29438 <ftello64@plt+0x17df8>
   28cd4:	ldr	r2, [sp, #16]
   28cd8:	str	r0, [r2]
   28cdc:	ldr	r3, [r2, #20]
   28ce0:	b	285e4 <ftello64@plt+0x16fa4>
   28ce4:	ldr	r3, [r9, #40]	; 0x28
   28ce8:	ldr	sl, [sp, #24]
   28cec:	ldr	r2, [sp, #44]	; 0x2c
   28cf0:	add	fp, r3, fp
   28cf4:	str	fp, [r9, #40]	; 0x28
   28cf8:	cmp	r2, #0
   28cfc:	beq	28d90 <ftello64@plt+0x17750>
   28d00:	ubfx	r2, r4, #2, #1
   28d04:	cmp	r2, #0
   28d08:	moveq	r1, r2
   28d0c:	beq	28d20 <ftello64@plt+0x176e0>
   28d10:	ldr	r3, [r4]
   28d14:	mov	r1, #1
   28d18:	mvn	r3, r3
   28d1c:	str	r3, [r4]
   28d20:	ldr	ip, [r4, r2, lsl #2]
   28d24:	rsb	lr, r2, #8
   28d28:	add	r3, r4, r2, lsl #2
   28d2c:	lsr	lr, lr, #1
   28d30:	ldr	r0, [r3, #4]
   28d34:	cmp	lr, #4
   28d38:	mvn	ip, ip
   28d3c:	str	ip, [r4, r2, lsl #2]
   28d40:	mvn	r2, r0
   28d44:	ldr	lr, [r3, #8]
   28d48:	ldr	ip, [r3, #12]
   28d4c:	ldr	r0, [r3, #16]
   28d50:	mvn	lr, lr
   28d54:	stmib	r3, {r2, lr}
   28d58:	mvn	ip, ip
   28d5c:	ldr	r2, [r3, #20]
   28d60:	mvn	r0, r0
   28d64:	str	ip, [r3, #12]
   28d68:	str	r0, [r3, #16]
   28d6c:	mvn	r2, r2
   28d70:	str	r2, [r3, #20]
   28d74:	bne	28f54 <ftello64@plt+0x17914>
   28d78:	ldr	r1, [r3, #24]
   28d7c:	ldr	r2, [r3, #28]
   28d80:	mvn	r1, r1
   28d84:	mvn	r2, r2
   28d88:	str	r1, [r3, #24]
   28d8c:	str	r2, [r3, #28]
   28d90:	ldr	r1, [sl, #92]	; 0x5c
   28d94:	cmp	r1, #1
   28d98:	ble	28e48 <ftello64@plt+0x17808>
   28d9c:	ldr	r3, [sl, #60]	; 0x3c
   28da0:	add	r0, r4, #8
   28da4:	add	r2, r3, #8
   28da8:	orr	ip, r3, r4
   28dac:	cmp	r3, r0
   28db0:	cmpcc	r4, r2
   28db4:	movcs	r2, #1
   28db8:	movcc	r2, #0
   28dbc:	tst	ip, #7
   28dc0:	movne	r2, #0
   28dc4:	cmp	r2, #0
   28dc8:	ldr	r2, [r4]
   28dcc:	beq	2938c <ftello64@plt+0x17d4c>
   28dd0:	ldm	r3, {ip, lr}
   28dd4:	ldr	r0, [r4, #4]
   28dd8:	and	r2, r2, ip
   28ddc:	ldr	ip, [r4, #8]
   28de0:	and	r0, r0, lr
   28de4:	str	r2, [r4]
   28de8:	ldr	r2, [r4, #12]
   28dec:	str	r0, [r4, #4]
   28df0:	ldr	r0, [r3, #8]
   28df4:	ldr	lr, [r3, #12]
   28df8:	and	ip, ip, r0
   28dfc:	ldr	r0, [r4, #16]
   28e00:	and	r2, r2, lr
   28e04:	str	ip, [r4, #8]
   28e08:	ldr	lr, [r4, #20]
   28e0c:	str	r2, [r4, #12]
   28e10:	ldr	r2, [r3, #16]
   28e14:	ldr	ip, [r3, #20]
   28e18:	and	r2, r2, r0
   28e1c:	ldr	r0, [r4, #24]
   28e20:	and	ip, ip, lr
   28e24:	str	r2, [r4, #16]
   28e28:	ldr	r2, [r4, #28]
   28e2c:	str	ip, [r4, #20]
   28e30:	ldr	ip, [r3, #24]
   28e34:	ldr	r3, [r3, #28]
   28e38:	and	r0, r0, ip
   28e3c:	and	r3, r3, r2
   28e40:	str	r0, [r4, #24]
   28e44:	str	r3, [r4, #28]
   28e48:	ldr	r3, [sp, #16]
   28e4c:	ldr	r3, [r3, #20]
   28e50:	cmp	r3, #0
   28e54:	bne	28f68 <ftello64@plt+0x17928>
   28e58:	ldr	r2, [sp, #16]
   28e5c:	ldr	r3, [r2, #24]
   28e60:	cmp	r3, #0
   28e64:	bne	28f68 <ftello64@plt+0x17928>
   28e68:	ldr	r3, [r2, #28]
   28e6c:	cmp	r3, #0
   28e70:	bne	28f68 <ftello64@plt+0x17928>
   28e74:	ldr	r3, [r2, #32]
   28e78:	cmp	r3, #0
   28e7c:	bne	28f68 <ftello64@plt+0x17928>
   28e80:	cmp	r1, #1
   28e84:	ble	28ea0 <ftello64@plt+0x17860>
   28e88:	ldr	r3, [r2, #36]	; 0x24
   28e8c:	cmp	r3, #0
   28e90:	bne	28f68 <ftello64@plt+0x17928>
   28e94:	ldrb	r3, [r2, #16]
   28e98:	tst	r3, #1
   28e9c:	bne	28f68 <ftello64@plt+0x17928>
   28ea0:	ldr	r5, [sp, #16]
   28ea4:	ldr	r0, [r5]
   28ea8:	bl	15568 <ftello64@plt+0x3f28>
   28eac:	ldr	r0, [r5, #4]
   28eb0:	bl	15568 <ftello64@plt+0x3f28>
   28eb4:	ldr	r0, [r5, #8]
   28eb8:	bl	15568 <ftello64@plt+0x3f28>
   28ebc:	ldr	r0, [r5, #12]
   28ec0:	bl	15568 <ftello64@plt+0x3f28>
   28ec4:	mov	r0, r5
   28ec8:	bl	15568 <ftello64@plt+0x3f28>
   28ecc:	ldr	r1, [sl, #64]	; 0x40
   28ed0:	cmp	r1, #31
   28ed4:	beq	2940c <ftello64@plt+0x17dcc>
   28ed8:	ldr	r2, [sl, #56]	; 0x38
   28edc:	lsl	r3, r1, #5
   28ee0:	add	r5, r1, #1
   28ee4:	mov	lr, #3
   28ee8:	mov	r1, #0
   28eec:	add	ip, r3, #24
   28ef0:	add	r0, r3, #16
   28ef4:	str	r5, [sl, #64]	; 0x40
   28ef8:	add	r5, r3, #4
   28efc:	mvn	r7, #0
   28f00:	add	r3, r2, r3
   28f04:	add	r6, r2, ip
   28f08:	add	r0, r2, r0
   28f0c:	adds	r5, r2, r5
   28f10:	str	r1, [r3, #4]
   28f14:	str	r1, [r3, #8]
   28f18:	str	r1, [r3, #12]
   28f1c:	str	r4, [r2, ip]
   28f20:	strb	lr, [r6, #4]
   28f24:	ldrb	r2, [r0, #14]
   28f28:	str	r5, [sp, #28]
   28f2c:	bic	r2, r2, #12
   28f30:	strb	r2, [r0, #14]
   28f34:	str	r1, [r3, #16]
   28f38:	str	r1, [r3, #20]
   28f3c:	str	r7, [r3, #32]
   28f40:	bne	26f7c <ftello64@plt+0x1593c>
   28f44:	ldr	r2, [sp, #204]	; 0xcc
   28f48:	mov	r3, #12
   28f4c:	str	r3, [r2]
   28f50:	b	28648 <ftello64@plt+0x17008>
   28f54:	add	r3, r1, #6
   28f58:	ldr	r2, [r4, r3, lsl #2]
   28f5c:	mvn	r2, r2
   28f60:	str	r2, [r4, r3, lsl #2]
   28f64:	b	28d90 <ftello64@plt+0x17750>
   28f68:	ldrb	r2, [sl, #88]	; 0x58
   28f6c:	ldr	r3, [sl, #64]	; 0x40
   28f70:	orr	r2, r2, #2
   28f74:	cmp	r3, #31
   28f78:	strb	r2, [sl, #88]	; 0x58
   28f7c:	beq	292f4 <ftello64@plt+0x17cb4>
   28f80:	ldr	r0, [sl, #56]	; 0x38
   28f84:	lsl	r5, r3, #5
   28f88:	add	ip, r3, #1
   28f8c:	mov	lr, #6
   28f90:	mov	r3, #0
   28f94:	str	ip, [sl, #64]	; 0x40
   28f98:	add	ip, r5, #4
   28f9c:	add	r1, r5, #24
   28fa0:	add	r2, r5, #16
   28fa4:	mvn	r6, #0
   28fa8:	adds	r8, r0, ip
   28fac:	ldr	ip, [sp, #16]
   28fb0:	add	r7, r0, r5
   28fb4:	add	r5, r0, r1
   28fb8:	add	r2, r0, r2
   28fbc:	str	r3, [r7, #4]
   28fc0:	str	r3, [r7, #8]
   28fc4:	str	r3, [r7, #12]
   28fc8:	str	ip, [r0, r1]
   28fcc:	strb	lr, [r5, #4]
   28fd0:	ldrb	r1, [r2, #14]
   28fd4:	bic	r1, r1, #12
   28fd8:	strb	r1, [r2, #14]
   28fdc:	str	r3, [r7, #16]
   28fe0:	str	r3, [r7, #20]
   28fe4:	str	r6, [r7, #32]
   28fe8:	beq	28f44 <ftello64@plt+0x17904>
   28fec:	ldr	r3, [r4]
   28ff0:	cmp	r3, #0
   28ff4:	bne	2918c <ftello64@plt+0x17b4c>
   28ff8:	ldr	r3, [r4, #4]
   28ffc:	cmp	r3, #0
   29000:	bne	2918c <ftello64@plt+0x17b4c>
   29004:	ldr	r3, [r4, #8]
   29008:	cmp	r3, #0
   2900c:	bne	2918c <ftello64@plt+0x17b4c>
   29010:	ldr	r3, [r4, #12]
   29014:	cmp	r3, #0
   29018:	bne	2918c <ftello64@plt+0x17b4c>
   2901c:	ldr	r3, [r4, #16]
   29020:	cmp	r3, #0
   29024:	bne	2918c <ftello64@plt+0x17b4c>
   29028:	ldr	r3, [r4, #20]
   2902c:	cmp	r3, #0
   29030:	bne	2918c <ftello64@plt+0x17b4c>
   29034:	ldr	r3, [r4, #24]
   29038:	cmp	r3, #0
   2903c:	bne	2918c <ftello64@plt+0x17b4c>
   29040:	ldr	r3, [r4, #28]
   29044:	cmp	r3, #0
   29048:	bne	2918c <ftello64@plt+0x17b4c>
   2904c:	mov	r0, r4
   29050:	str	r8, [sp, #28]
   29054:	bl	15568 <ftello64@plt+0x3f28>
   29058:	b	26f7c <ftello64@plt+0x1593c>
   2905c:	mov	r0, #996	; 0x3e4
   29060:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29064:	cmp	r0, #0
   29068:	beq	277f8 <ftello64@plt+0x161b8>
   2906c:	ldr	r1, [sl, #56]	; 0x38
   29070:	mov	lr, #4
   29074:	mov	r2, #1
   29078:	mov	r3, #0
   2907c:	str	r1, [r0]
   29080:	str	r0, [sl, #56]	; 0x38
   29084:	b	286b0 <ftello64@plt+0x17070>
   29088:	mov	r0, #996	; 0x3e4
   2908c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29090:	cmp	r0, #0
   29094:	mov	r4, r0
   29098:	beq	274bc <ftello64@plt+0x15e7c>
   2909c:	ldr	ip, [sl, #56]	; 0x38
   290a0:	mov	r3, r6
   290a4:	mov	r2, r0
   290a8:	mov	r1, #1
   290ac:	mov	r4, #4
   290b0:	str	ip, [r0]
   290b4:	str	r0, [sl, #56]	; 0x38
   290b8:	b	27470 <ftello64@plt+0x15e30>
   290bc:	mov	r0, #996	; 0x3e4
   290c0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   290c4:	cmp	r0, #0
   290c8:	mov	r4, r0
   290cc:	beq	28904 <ftello64@plt+0x172c4>
   290d0:	ldr	ip, [sl, #56]	; 0x38
   290d4:	mov	r3, r6
   290d8:	mov	r2, r0
   290dc:	mov	r1, #1
   290e0:	mov	r4, #4
   290e4:	str	ip, [r0]
   290e8:	str	r0, [sl, #56]	; 0x38
   290ec:	b	288b8 <ftello64@plt+0x17278>
   290f0:	mov	r4, #128	; 0x80
   290f4:	mov	r7, #4
   290f8:	bl	114a8 <__ctype_b_loc@plt>
   290fc:	ldr	r2, [r0]
   29100:	add	ip, r7, #24
   29104:	sub	r3, r4, #-2147483647	; 0x80000001
   29108:	mov	lr, #1
   2910c:	add	ip, sl, ip, lsl #2
   29110:	add	r7, sl, #128	; 0x80
   29114:	add	r6, r2, r3, lsl lr
   29118:	mov	r0, r6
   2911c:	mov	r1, #0
   29120:	ldrh	r2, [r0, #2]!
   29124:	add	r3, r4, r1
   29128:	ubfx	r2, r2, #3, #1
   2912c:	cmp	r3, #95	; 0x5f
   29130:	movne	r3, r2
   29134:	orreq	r3, r2, #1
   29138:	cmp	r3, #0
   2913c:	beq	2914c <ftello64@plt+0x17b0c>
   29140:	ldr	r3, [ip]
   29144:	orr	r3, r3, lr, lsl r1
   29148:	str	r3, [ip]
   2914c:	add	r1, r1, #1
   29150:	cmp	r1, #32
   29154:	bne	29120 <ftello64@plt+0x17ae0>
   29158:	add	ip, ip, #4
   2915c:	add	r4, r4, #32
   29160:	cmp	ip, r7
   29164:	add	r6, r6, #64	; 0x40
   29168:	bne	29118 <ftello64@plt+0x17ad8>
   2916c:	b	27434 <ftello64@plt+0x15df4>
   29170:	mov	r7, r4
   29174:	b	290f8 <ftello64@plt+0x17ab8>
   29178:	cmp	r3, #3
   2917c:	cmpne	r3, #0
   29180:	beq	28a54 <ftello64@plt+0x17414>
   29184:	ldr	r8, [sp, #84]	; 0x54
   29188:	b	28a48 <ftello64@plt+0x17408>
   2918c:	ldr	r2, [sl, #64]	; 0x40
   29190:	cmp	r2, #31
   29194:	beq	29340 <ftello64@plt+0x17d00>
   29198:	lsl	r3, r2, #5
   2919c:	add	r2, r2, #1
   291a0:	mov	r6, #0
   291a4:	mov	lr, #3
   291a8:	add	r1, r3, #24
   291ac:	add	r5, r0, r3
   291b0:	str	r2, [sl, #64]	; 0x40
   291b4:	add	ip, r0, r1
   291b8:	add	r2, r3, #16
   291bc:	add	r2, r0, r2
   291c0:	add	r3, r3, #4
   291c4:	str	r6, [r5, #4]
   291c8:	adds	fp, r0, r3
   291cc:	str	r6, [r5, #8]
   291d0:	str	r6, [r5, #12]
   291d4:	str	r4, [r0, r1]
   291d8:	strb	lr, [ip, #4]
   291dc:	ldrb	r3, [r2, #14]
   291e0:	bic	r3, r3, #12
   291e4:	strb	r3, [r2, #14]
   291e8:	mvn	r3, #0
   291ec:	str	r6, [r5, #16]
   291f0:	str	r6, [r5, #20]
   291f4:	str	r3, [r5, #32]
   291f8:	beq	28f44 <ftello64@plt+0x17904>
   291fc:	mov	r2, #0
   29200:	mov	r3, #0
   29204:	strd	r2, [sp, #128]	; 0x80
   29208:	ldr	r1, [sl, #64]	; 0x40
   2920c:	cmp	r1, #31
   29210:	beq	29318 <ftello64@plt+0x17cd8>
   29214:	ldr	ip, [sl, #56]	; 0x38
   29218:	lsl	r3, r1, #5
   2921c:	add	r1, r1, #1
   29220:	mov	lr, #10
   29224:	str	r1, [sl, #64]	; 0x40
   29228:	add	r1, r3, #4
   2922c:	add	r2, r3, #16
   29230:	add	r6, ip, r1
   29234:	add	r3, ip, r3
   29238:	mov	r1, #0
   2923c:	add	r2, ip, r2
   29240:	cmp	r6, r1
   29244:	mvn	ip, #0
   29248:	str	r6, [sp, #28]
   2924c:	stmib	r3, {r1, fp}
   29250:	str	r8, [r3, #12]
   29254:	strb	lr, [sp, #132]	; 0x84
   29258:	ldrd	r0, [sp, #128]	; 0x80
   2925c:	strd	r0, [r3, #24]
   29260:	ldrb	r1, [r2, #14]
   29264:	bic	r1, r1, #12
   29268:	strb	r1, [r2, #14]
   2926c:	mov	r2, #0
   29270:	str	r2, [r3, #16]
   29274:	str	r2, [r3, #20]
   29278:	str	ip, [r3, #32]
   2927c:	str	r6, [r5, #4]
   29280:	str	r6, [r7, #4]
   29284:	bne	26f7c <ftello64@plt+0x1593c>
   29288:	b	28f44 <ftello64@plt+0x17904>
   2928c:	ldr	r7, [sp, #76]	; 0x4c
   29290:	b	28a20 <ftello64@plt+0x173e0>
   29294:	cmp	r3, #0
   29298:	movne	r7, #0
   2929c:	bne	292c0 <ftello64@plt+0x17c80>
   292a0:	mov	r7, r3
   292a4:	ldrb	r8, [sp, #84]	; 0x54
   292a8:	b	289ec <ftello64@plt+0x173ac>
   292ac:	mov	r3, #11
   292b0:	ldr	sl, [sp, #24]
   292b4:	ldr	r2, [sp, #204]	; 0xcc
   292b8:	str	r3, [r2]
   292bc:	b	28648 <ftello64@plt+0x17008>
   292c0:	mov	r8, #0
   292c4:	b	289ec <ftello64@plt+0x173ac>
   292c8:	ldr	r0, [sp, #76]	; 0x4c
   292cc:	strd	r2, [sp, #56]	; 0x38
   292d0:	bl	114cc <strlen@plt>
   292d4:	cmp	r0, #1
   292d8:	ldrd	r2, [sp, #56]	; 0x38
   292dc:	bhi	28b9c <ftello64@plt+0x1755c>
   292e0:	cmp	r3, #3
   292e4:	beq	28b84 <ftello64@plt+0x17544>
   292e8:	ldr	r1, [sp, #76]	; 0x4c
   292ec:	ldrb	r7, [r1]
   292f0:	b	289d4 <ftello64@plt+0x17394>
   292f4:	mov	r0, #996	; 0x3e4
   292f8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   292fc:	cmp	r0, #0
   29300:	beq	28f44 <ftello64@plt+0x17904>
   29304:	ldr	r2, [sl, #56]	; 0x38
   29308:	mov	r3, #0
   2930c:	str	r2, [r0]
   29310:	str	r0, [sl, #56]	; 0x38
   29314:	b	28f80 <ftello64@plt+0x17940>
   29318:	mov	r0, #996	; 0x3e4
   2931c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29320:	cmp	r0, #0
   29324:	beq	28f44 <ftello64@plt+0x17904>
   29328:	ldr	r3, [sl, #56]	; 0x38
   2932c:	mov	r1, r6
   29330:	str	r3, [r0]
   29334:	str	r0, [sl, #56]	; 0x38
   29338:	str	r6, [sl, #64]	; 0x40
   2933c:	b	29214 <ftello64@plt+0x17bd4>
   29340:	mov	r0, #996	; 0x3e4
   29344:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29348:	cmp	r0, #0
   2934c:	beq	28f44 <ftello64@plt+0x17904>
   29350:	ldr	r3, [sl, #56]	; 0x38
   29354:	mov	r2, #0
   29358:	str	r3, [r0]
   2935c:	str	r0, [sl, #56]	; 0x38
   29360:	b	29198 <ftello64@plt+0x17b58>
   29364:	ldr	r0, [sp, #84]	; 0x54
   29368:	strd	r2, [sp, #56]	; 0x38
   2936c:	bl	114cc <strlen@plt>
   29370:	cmp	r0, #1
   29374:	bhi	28b9c <ftello64@plt+0x1755c>
   29378:	ldrd	r2, [sp, #56]	; 0x38
   2937c:	cmp	r2, #0
   29380:	movne	r7, #0
   29384:	bne	289e4 <ftello64@plt+0x173a4>
   29388:	b	289d0 <ftello64@plt+0x17390>
   2938c:	ldr	r0, [r3]
   29390:	ldr	ip, [r4, #4]
   29394:	and	r2, r2, r0
   29398:	ldr	r0, [r4, #8]
   2939c:	str	r2, [r4]
   293a0:	ldr	lr, [r3, #4]
   293a4:	ldr	r2, [r4, #12]
   293a8:	and	ip, ip, lr
   293ac:	ldr	lr, [r4, #16]
   293b0:	str	ip, [r4, #4]
   293b4:	ldr	r5, [r3, #8]
   293b8:	ldr	ip, [r4, #20]
   293bc:	and	r0, r0, r5
   293c0:	str	r0, [r4, #8]
   293c4:	ldr	r5, [r3, #12]
   293c8:	ldr	r0, [r4, #24]
   293cc:	and	r2, r2, r5
   293d0:	str	r2, [r4, #12]
   293d4:	ldr	r5, [r3, #16]
   293d8:	ldr	r2, [r4, #28]
   293dc:	and	lr, lr, r5
   293e0:	str	lr, [r4, #16]
   293e4:	ldr	lr, [r3, #20]
   293e8:	and	ip, ip, lr
   293ec:	str	ip, [r4, #20]
   293f0:	ldr	ip, [r3, #24]
   293f4:	and	r0, r0, ip
   293f8:	str	r0, [r4, #24]
   293fc:	ldr	r3, [r3, #28]
   29400:	and	r3, r3, r2
   29404:	str	r3, [r4, #28]
   29408:	b	28e48 <ftello64@plt+0x17808>
   2940c:	mov	r0, #996	; 0x3e4
   29410:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29414:	cmp	r0, #0
   29418:	beq	28f44 <ftello64@plt+0x17904>
   2941c:	ldr	r2, [sl, #56]	; 0x38
   29420:	mov	r3, #0
   29424:	mov	r1, r3
   29428:	str	r2, [r0]
   2942c:	str	r0, [sl, #56]	; 0x38
   29430:	str	r3, [sl, #64]	; 0x40
   29434:	b	28ed8 <ftello64@plt+0x17898>
   29438:	ldr	sl, [sp, #24]
   2943c:	b	28f44 <ftello64@plt+0x17904>
   29440:	lsl	r3, r1, #1
   29444:	mov	r0, r2
   29448:	add	r3, r3, #1
   2944c:	str	r3, [sp, #40]	; 0x28
   29450:	lsl	r3, r3, #2
   29454:	mov	r1, r3
   29458:	str	r3, [sp, #56]	; 0x38
   2945c:	bl	2eb50 <ftello64@plt+0x1d510>
   29460:	ldr	r3, [sp, #56]	; 0x38
   29464:	mov	r2, r0
   29468:	str	r2, [sp, #52]	; 0x34
   2946c:	mov	r1, r3
   29470:	ldr	r3, [sp, #16]
   29474:	ldr	r0, [r3, #8]
   29478:	bl	2eb50 <ftello64@plt+0x1d510>
   2947c:	ldr	r2, [sp, #52]	; 0x34
   29480:	cmp	r0, #0
   29484:	cmpne	r2, #0
   29488:	beq	294c0 <ftello64@plt+0x17e80>
   2948c:	ldr	r1, [sp, #16]
   29490:	str	r2, [r1, #4]
   29494:	str	r0, [r1, #8]
   29498:	ldr	r3, [r1, #32]
   2949c:	b	28a94 <ftello64@plt+0x17454>
   294a0:	add	fp, sp, #128	; 0x80
   294a4:	ldr	r7, [sp, #28]
   294a8:	b	283d0 <ftello64@plt+0x16d90>
   294ac:	ldr	r6, [sp, #28]
   294b0:	mov	r4, r6
   294b4:	b	282e0 <ftello64@plt+0x16ca0>
   294b8:	mov	r5, r0
   294bc:	b	27530 <ftello64@plt+0x15ef0>
   294c0:	mov	r8, r0
   294c4:	mov	r0, r2
   294c8:	ldr	sl, [sp, #24]
   294cc:	bl	15568 <ftello64@plt+0x3f28>
   294d0:	mov	r0, r8
   294d4:	bl	15568 <ftello64@plt+0x3f28>
   294d8:	ldr	r2, [sp, #204]	; 0xcc
   294dc:	mov	r3, #12
   294e0:	str	r3, [r2]
   294e4:	b	28648 <ftello64@plt+0x17008>
   294e8:	ldr	r8, [sp, #24]
   294ec:	b	28078 <ftello64@plt+0x16a38>
   294f0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   294f4:	strd	r6, [sp, #8]
   294f8:	mov	r7, r2
   294fc:	strd	r8, [sp, #16]
   29500:	mov	r8, r1
   29504:	strd	sl, [sp, #24]
   29508:	mov	fp, r0
   2950c:	str	lr, [sp, #32]
   29510:	sub	sp, sp, #44	; 0x2c
   29514:	ldr	r6, [sp, #80]	; 0x50
   29518:	str	r3, [sp, #12]
   2951c:	ldr	r5, [sp, #84]	; 0x54
   29520:	ldr	r9, [r1]
   29524:	str	r6, [sp]
   29528:	str	r5, [sp, #4]
   2952c:	bl	26e08 <ftello64@plt+0x157c8>
   29530:	ldr	r2, [r5]
   29534:	clz	r3, r0
   29538:	lsr	r3, r3, #5
   2953c:	cmp	r2, #0
   29540:	moveq	r3, #0
   29544:	cmp	r3, #0
   29548:	bne	29704 <ftello64@plt+0x180c4>
   2954c:	mov	r4, r0
   29550:	strd	r8, [sp, #16]
   29554:	str	r3, [sp, #24]
   29558:	ldrb	r2, [r7, #4]
   2955c:	and	r3, r2, #247	; 0xf7
   29560:	cmp	r3, #2
   29564:	beq	295e0 <ftello64@plt+0x17fa0>
   29568:	clz	r3, r6
   2956c:	lsr	r3, r3, #5
   29570:	cmp	r2, #9
   29574:	orrne	r3, r3, #1
   29578:	cmp	r3, #0
   2957c:	beq	295e0 <ftello64@plt+0x17fa0>
   29580:	mov	r2, r7
   29584:	mov	r0, fp
   29588:	str	r6, [sp]
   2958c:	str	r5, [sp, #4]
   29590:	ldr	r3, [sp, #12]
   29594:	ldr	r1, [sp, #16]
   29598:	bl	26e08 <ftello64@plt+0x157c8>
   2959c:	ldr	r2, [r5]
   295a0:	clz	r3, r0
   295a4:	mov	sl, r0
   295a8:	lsr	r3, r3, #5
   295ac:	cmp	r2, #0
   295b0:	moveq	r3, #0
   295b4:	cmp	r3, #0
   295b8:	bne	296cc <ftello64@plt+0x1808c>
   295bc:	cmp	r4, #0
   295c0:	cmpne	r0, #0
   295c4:	bne	29600 <ftello64@plt+0x17fc0>
   295c8:	ldrb	r2, [r7, #4]
   295cc:	cmp	r4, #0
   295d0:	moveq	r4, r0
   295d4:	and	r3, r2, #247	; 0xf7
   295d8:	cmp	r3, #2
   295dc:	bne	29568 <ftello64@plt+0x17f28>
   295e0:	mov	r0, r4
   295e4:	add	sp, sp, #44	; 0x2c
   295e8:	ldrd	r4, [sp]
   295ec:	ldrd	r6, [sp, #8]
   295f0:	ldrd	r8, [sp, #16]
   295f4:	ldrd	sl, [sp, #24]
   295f8:	add	sp, sp, #32
   295fc:	pop	{pc}		; (ldr pc, [sp], #4)
   29600:	ldr	r2, [sp, #20]
   29604:	mov	r0, #0
   29608:	mov	r1, #0
   2960c:	strd	r0, [sp, #32]
   29610:	ldr	ip, [r2, #64]	; 0x40
   29614:	cmp	ip, #31
   29618:	beq	29698 <ftello64@plt+0x18058>
   2961c:	ldr	r0, [r2, #56]	; 0x38
   29620:	lsl	r3, ip, #5
   29624:	add	ip, ip, #1
   29628:	add	r1, r3, #4
   2962c:	mov	r2, #16
   29630:	ldr	lr, [sp, #24]
   29634:	strb	r2, [sp, #36]	; 0x24
   29638:	add	r2, r0, r3
   2963c:	add	r3, r3, #16
   29640:	add	r3, r0, r3
   29644:	add	r0, r0, r1
   29648:	ldr	r1, [sp, #20]
   2964c:	cmp	r0, #0
   29650:	ldrd	r8, [sp, #32]
   29654:	str	ip, [r1, #64]	; 0x40
   29658:	mvn	r1, #0
   2965c:	str	lr, [r2, #4]
   29660:	str	r4, [r2, #8]
   29664:	str	sl, [r2, #12]
   29668:	strd	r8, [r2, #24]
   2966c:	ldrb	ip, [r3, #14]
   29670:	bic	ip, ip, #12
   29674:	strb	ip, [r3, #14]
   29678:	str	lr, [r2, #16]
   2967c:	str	lr, [r2, #20]
   29680:	str	r1, [r2, #32]
   29684:	str	r0, [r4]
   29688:	str	r0, [sl]
   2968c:	beq	296e4 <ftello64@plt+0x180a4>
   29690:	mov	r4, r0
   29694:	b	29558 <ftello64@plt+0x17f18>
   29698:	mov	r0, #996	; 0x3e4
   2969c:	str	r3, [sp, #28]
   296a0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   296a4:	cmp	r0, #0
   296a8:	beq	296e4 <ftello64@plt+0x180a4>
   296ac:	ldr	lr, [sp, #20]
   296b0:	mov	ip, #1
   296b4:	mov	r1, #4
   296b8:	ldr	r3, [sp, #28]
   296bc:	ldr	r2, [lr, #56]	; 0x38
   296c0:	str	r2, [r0]
   296c4:	str	r0, [lr, #56]	; 0x38
   296c8:	b	2962c <ftello64@plt+0x17fec>
   296cc:	cmp	r4, #0
   296d0:	beq	29704 <ftello64@plt+0x180c4>
   296d4:	mov	r0, r4
   296d8:	mov	r4, #0
   296dc:	bl	1ea60 <ftello64@plt+0xd420>
   296e0:	b	295e0 <ftello64@plt+0x17fa0>
   296e4:	mov	r0, sl
   296e8:	bl	1ea60 <ftello64@plt+0xd420>
   296ec:	mov	r0, r4
   296f0:	mov	r4, #0
   296f4:	bl	1ea60 <ftello64@plt+0xd420>
   296f8:	mov	r3, #12
   296fc:	str	r3, [r5]
   29700:	b	295e0 <ftello64@plt+0x17fa0>
   29704:	mov	r4, #0
   29708:	b	295e0 <ftello64@plt+0x17fa0>
   2970c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29710:	mov	r5, r2
   29714:	mov	r4, r0
   29718:	strd	r6, [sp, #8]
   2971c:	ldr	r6, [r1]
   29720:	strd	r8, [sp, #16]
   29724:	mov	r8, r3
   29728:	strd	sl, [sp, #24]
   2972c:	mov	sl, r1
   29730:	str	lr, [sp, #32]
   29734:	sub	sp, sp, #76	; 0x4c
   29738:	ldr	r9, [sp, #116]	; 0x74
   2973c:	ldr	ip, [r6, #84]	; 0x54
   29740:	str	r9, [sp, #4]
   29744:	str	ip, [sp, #16]
   29748:	ldr	ip, [sp, #112]	; 0x70
   2974c:	str	ip, [sp]
   29750:	bl	294f0 <ftello64@plt+0x17eb0>
   29754:	ldr	r2, [r9]
   29758:	clz	r3, r0
   2975c:	lsr	r3, r3, #5
   29760:	cmp	r2, #0
   29764:	moveq	r3, #0
   29768:	cmp	r3, #0
   2976c:	bne	2a2b4 <ftello64@plt+0x18c74>
   29770:	movw	r3, #1026	; 0x402
   29774:	mov	r2, #65280	; 0xff00
   29778:	movt	r2, #65503	; 0xffdf
   2977c:	and	r3, r8, r3
   29780:	str	r8, [sp, #12]
   29784:	mov	r7, r0
   29788:	str	sl, [sp, #20]
   2978c:	str	r3, [sp, #32]
   29790:	and	r3, r8, #4608	; 0x1200
   29794:	str	r3, [sp, #36]	; 0x24
   29798:	and	r3, r8, #33792	; 0x8400
   2979c:	str	r2, [sp, #40]	; 0x28
   297a0:	str	r3, [sp, #44]	; 0x2c
   297a4:	and	r3, r8, #8192	; 0x2000
   297a8:	str	r9, [sp, #116]	; 0x74
   297ac:	str	r3, [sp, #28]
   297b0:	and	r3, r8, #8
   297b4:	str	r3, [sp, #52]	; 0x34
   297b8:	and	r3, r8, #2048	; 0x800
   297bc:	str	r3, [sp, #56]	; 0x38
   297c0:	and	r3, r8, #524288	; 0x80000
   297c4:	str	r3, [sp, #48]	; 0x30
   297c8:	and	r3, r8, #16384	; 0x4000
   297cc:	str	r3, [sp, #60]	; 0x3c
   297d0:	ldrb	r3, [r5, #4]
   297d4:	cmp	r3, #10
   297d8:	bne	29b8c <ftello64@plt+0x1854c>
   297dc:	ldr	r0, [r4, #40]	; 0x28
   297e0:	ldr	r3, [r4, #56]	; 0x38
   297e4:	cmp	r3, r0
   297e8:	ble	29b60 <ftello64@plt+0x18520>
   297ec:	ldr	r1, [r4, #4]
   297f0:	add	fp, r0, #1
   297f4:	ldrb	ip, [r5, #6]
   297f8:	ldr	r2, [r4, #80]	; 0x50
   297fc:	ldrb	sl, [r1, r0]
   29800:	bic	ip, ip, #96	; 0x60
   29804:	cmp	r2, #1
   29808:	strb	sl, [r5]
   2980c:	strb	ip, [r5, #6]
   29810:	ble	29bac <ftello64@plt+0x1856c>
   29814:	ldr	ip, [r4, #28]
   29818:	cmp	r0, ip
   2981c:	beq	29830 <ftello64@plt+0x181f0>
   29820:	ldr	ip, [r4, #8]
   29824:	ldr	ip, [ip, r0, lsl #2]
   29828:	cmn	ip, #1
   2982c:	beq	29e70 <ftello64@plt+0x18830>
   29830:	cmp	sl, #92	; 0x5c
   29834:	beq	29be8 <ftello64@plt+0x185a8>
   29838:	ldr	r2, [r4, #8]
   2983c:	mov	r1, #1
   29840:	strb	r1, [r5, #4]
   29844:	ldr	r2, [r2, r0, lsl #2]
   29848:	mov	r0, r2
   2984c:	str	r2, [sp, #24]
   29850:	bl	114f0 <iswalnum@plt>
   29854:	ldr	r2, [sp, #24]
   29858:	adds	r0, r0, #0
   2985c:	movne	r0, #1
   29860:	ldrb	r1, [r5, #6]
   29864:	cmp	r2, #95	; 0x5f
   29868:	orreq	r0, r0, #1
   2986c:	bfi	r1, r0, #6, #1
   29870:	strb	r1, [r5, #6]
   29874:	sub	r3, sl, #10
   29878:	cmp	r3, #115	; 0x73
   2987c:	ldrls	pc, [pc, r3, lsl #2]
   29880:	b	29a60 <ftello64@plt+0x18420>
   29884:	ldrdeq	r9, [r2], -r8
   29888:	andeq	r9, r2, r0, ror #20
   2988c:	andeq	r9, r2, r0, ror #20
   29890:	andeq	r9, r2, r0, ror #20
   29894:	andeq	r9, r2, r0, ror #20
   29898:	andeq	r9, r2, r0, ror #20
   2989c:	andeq	r9, r2, r0, ror #20
   298a0:	andeq	r9, r2, r0, ror #20
   298a4:	andeq	r9, r2, r0, ror #20
   298a8:	andeq	r9, r2, r0, ror #20
   298ac:	andeq	r9, r2, r0, ror #20
   298b0:	andeq	r9, r2, r0, ror #20
   298b4:	andeq	r9, r2, r0, ror #20
   298b8:	andeq	r9, r2, r0, ror #20
   298bc:	andeq	r9, r2, r0, ror #20
   298c0:	andeq	r9, r2, r0, ror #20
   298c4:	andeq	r9, r2, r0, ror #20
   298c8:	andeq	r9, r2, r0, ror #20
   298cc:	andeq	r9, r2, r0, ror #20
   298d0:	andeq	r9, r2, r0, ror #20
   298d4:	andeq	r9, r2, r0, ror #20
   298d8:	andeq	r9, r2, r0, ror #20
   298dc:	andeq	r9, r2, r0, ror #20
   298e0:	andeq	r9, r2, r0, ror #20
   298e4:	andeq	r9, r2, r0, ror #20
   298e8:	andeq	r9, r2, r0, ror #20
   298ec:	strdeq	r9, [r2], -r8
   298f0:	andeq	r9, r2, r0, ror #20
   298f4:	andeq	r9, r2, r0, ror #20
   298f8:	andeq	r9, r2, r0, ror #20
   298fc:	andeq	r9, r2, r8, lsr #30
   29900:	andeq	r9, r2, r4, asr #30
   29904:	andeq	r9, r2, r4, ror #30
   29908:	andeq	r9, r2, r4, ror pc
   2990c:	andeq	r9, r2, r0, ror #20
   29910:	andeq	r9, r2, r0, ror #20
   29914:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   29918:	andeq	r9, r2, r0, ror #20
   2991c:	andeq	r9, r2, r0, ror #20
   29920:	andeq	r9, r2, r0, ror #20
   29924:	andeq	r9, r2, r0, ror #20
   29928:	andeq	r9, r2, r0, ror #20
   2992c:	andeq	r9, r2, r0, ror #20
   29930:	andeq	r9, r2, r0, ror #20
   29934:	andeq	r9, r2, r0, ror #20
   29938:	andeq	r9, r2, r0, ror #20
   2993c:	andeq	r9, r2, r0, ror #20
   29940:	andeq	r9, r2, r0, ror #20
   29944:	andeq	r9, r2, r0, ror #20
   29948:	andeq	r9, r2, r0, ror #20
   2994c:	andeq	r9, r2, r0, ror #20
   29950:	andeq	r9, r2, r0, ror #20
   29954:	andeq	r9, r2, r0, ror #20
   29958:	andeq	r9, r2, r0, lsr #31
   2995c:	andeq	r9, r2, r0, ror #20
   29960:	andeq	r9, r2, r0, ror #20
   29964:	andeq	r9, r2, r0, ror #20
   29968:	andeq	r9, r2, r0, ror #20
   2996c:	andeq	r9, r2, r0, ror #20
   29970:	andeq	r9, r2, r0, ror #20
   29974:	andeq	r9, r2, r0, ror #20
   29978:	andeq	r9, r2, r0, ror #20
   2997c:	andeq	r9, r2, r0, ror #20
   29980:	andeq	r9, r2, r0, ror #20
   29984:	andeq	r9, r2, r0, ror #20
   29988:	andeq	r9, r2, r0, ror #20
   2998c:	andeq	r9, r2, r0, ror #20
   29990:	andeq	r9, r2, r0, ror #20
   29994:	andeq	r9, r2, r0, ror #20
   29998:	andeq	r9, r2, r0, ror #20
   2999c:	andeq	r9, r2, r0, ror #20
   299a0:	andeq	r9, r2, r0, ror #20
   299a4:	andeq	r9, r2, r0, ror #20
   299a8:	andeq	r9, r2, r0, ror #20
   299ac:	andeq	r9, r2, r0, ror #20
   299b0:	andeq	r9, r2, r0, ror #20
   299b4:	andeq	r9, r2, r0, ror #20
   299b8:	andeq	r9, r2, r0, ror #20
   299bc:	andeq	r9, r2, r0, ror #20
   299c0:	andeq	r9, r2, r0, ror #20
   299c4:	andeq	r9, r2, r0, ror #20
   299c8:			; <UNDEFINED> instruction: 0x00029fbc
   299cc:	andeq	r9, r2, r0, ror #20
   299d0:	andeq	r9, r2, r0, ror #20
   299d4:	andeq	r9, r2, ip, asr #31
   299d8:	andeq	r9, r2, r0, ror #20
   299dc:	andeq	r9, r2, r0, ror #20
   299e0:	andeq	r9, r2, r0, ror #20
   299e4:	andeq	r9, r2, r0, ror #20
   299e8:	andeq	r9, r2, r0, ror #20
   299ec:	andeq	r9, r2, r0, ror #20
   299f0:	andeq	r9, r2, r0, ror #20
   299f4:	andeq	r9, r2, r0, ror #20
   299f8:	andeq	r9, r2, r0, ror #20
   299fc:	andeq	r9, r2, r0, ror #20
   29a00:	andeq	r9, r2, r0, ror #20
   29a04:	andeq	r9, r2, r0, ror #20
   29a08:	andeq	r9, r2, r0, ror #20
   29a0c:	andeq	r9, r2, r0, ror #20
   29a10:	andeq	r9, r2, r0, ror #20
   29a14:	andeq	r9, r2, r0, ror #20
   29a18:	andeq	r9, r2, r0, ror #20
   29a1c:	andeq	r9, r2, r0, ror #20
   29a20:	andeq	r9, r2, r0, ror #20
   29a24:	andeq	r9, r2, r0, ror #20
   29a28:	andeq	r9, r2, r0, ror #20
   29a2c:	andeq	r9, r2, r0, ror #20
   29a30:	andeq	r9, r2, r0, ror #20
   29a34:	andeq	r9, r2, r0, ror #20
   29a38:	andeq	r9, r2, r0, ror #20
   29a3c:	andeq	r9, r2, r0, ror #20
   29a40:	andeq	r9, r2, r0, ror #20
   29a44:	andeq	r9, r2, r0, ror #20
   29a48:	andeq	r9, r2, r4, ror #31
   29a4c:	andeq	r9, r2, r4, asr sl
   29a50:			; <UNDEFINED> instruction: 0x00029ebc
   29a54:	ldr	r3, [sp, #44]	; 0x2c
   29a58:	cmp	r3, #32768	; 0x8000
   29a5c:	beq	29ee4 <ftello64@plt+0x188a4>
   29a60:	str	fp, [r4, #40]	; 0x28
   29a64:	ldr	fp, [r6, #84]	; 0x54
   29a68:	mov	r2, r5
   29a6c:	mov	r0, r4
   29a70:	ldr	ip, [sp, #16]
   29a74:	ldr	r3, [sp, #12]
   29a78:	ldr	r1, [sp, #20]
   29a7c:	str	ip, [r6, #84]	; 0x54
   29a80:	ldr	ip, [sp, #112]	; 0x70
   29a84:	str	ip, [sp]
   29a88:	ldr	ip, [sp, #116]	; 0x74
   29a8c:	str	ip, [sp, #4]
   29a90:	bl	294f0 <ftello64@plt+0x17eb0>
   29a94:	ldr	r3, [sp, #116]	; 0x74
   29a98:	mov	sl, r0
   29a9c:	ldr	r2, [r3]
   29aa0:	clz	r3, r0
   29aa4:	lsr	r3, r3, #5
   29aa8:	cmp	r2, #0
   29aac:	moveq	r3, #0
   29ab0:	cmp	r3, #0
   29ab4:	bne	2a29c <ftello64@plt+0x18c5c>
   29ab8:	ldr	r3, [r6, #84]	; 0x54
   29abc:	orr	fp, r3, fp
   29ac0:	str	fp, [r6, #84]	; 0x54
   29ac4:	mov	r2, #0
   29ac8:	mov	r3, #0
   29acc:	strd	r2, [sp, #64]	; 0x40
   29ad0:	ldr	fp, [r6, #64]	; 0x40
   29ad4:	cmp	fp, #31
   29ad8:	beq	29c04 <ftello64@plt+0x185c4>
   29adc:	ldr	r0, [r6, #56]	; 0x38
   29ae0:	lsl	r3, fp, #5
   29ae4:	add	fp, fp, #1
   29ae8:	add	ip, r3, #4
   29aec:	add	r2, r0, r3
   29af0:	mov	lr, #0
   29af4:	str	fp, [r6, #64]	; 0x40
   29af8:	mov	fp, #10
   29afc:	add	r3, r3, #16
   29b00:	str	lr, [r2, #4]
   29b04:	add	r3, r0, r3
   29b08:	cmp	r7, lr
   29b0c:	str	r7, [r2, #8]
   29b10:	add	r0, r0, ip
   29b14:	mvn	ip, #0
   29b18:	str	sl, [r2, #12]
   29b1c:	strb	fp, [sp, #68]	; 0x44
   29b20:	ldrd	r8, [sp, #64]	; 0x40
   29b24:	strd	r8, [r2, #24]
   29b28:	ldrb	fp, [r3, #14]
   29b2c:	bic	fp, fp, #12
   29b30:	strb	fp, [r3, #14]
   29b34:	str	lr, [r2, #16]
   29b38:	str	lr, [r2, #20]
   29b3c:	str	ip, [r2, #32]
   29b40:	strne	r0, [r7]
   29b44:	cmp	sl, #0
   29b48:	beq	29b74 <ftello64@plt+0x18534>
   29b4c:	cmp	r0, #0
   29b50:	str	r0, [sl]
   29b54:	beq	29b7c <ftello64@plt+0x1853c>
   29b58:	mov	r7, r0
   29b5c:	b	297d0 <ftello64@plt+0x18190>
   29b60:	mov	r3, #2
   29b64:	mov	sl, #0
   29b68:	strb	r3, [r5, #4]
   29b6c:	str	r0, [r4, #40]	; 0x28
   29b70:	b	29ac4 <ftello64@plt+0x18484>
   29b74:	cmp	r0, #0
   29b78:	bne	29b58 <ftello64@plt+0x18518>
   29b7c:	ldr	r9, [sp, #116]	; 0x74
   29b80:	mov	r3, #12
   29b84:	mov	r7, #0
   29b88:	str	r3, [r9]
   29b8c:	mov	r0, r7
   29b90:	add	sp, sp, #76	; 0x4c
   29b94:	ldrd	r4, [sp]
   29b98:	ldrd	r6, [sp, #8]
   29b9c:	ldrd	r8, [sp, #16]
   29ba0:	ldrd	sl, [sp, #24]
   29ba4:	add	sp, sp, #32
   29ba8:	pop	{pc}		; (ldr pc, [sp], #4)
   29bac:	cmp	sl, #92	; 0x5c
   29bb0:	beq	29be8 <ftello64@plt+0x185a8>
   29bb4:	mov	r2, #1
   29bb8:	strb	r2, [r5, #4]
   29bbc:	bl	114a8 <__ctype_b_loc@plt>
   29bc0:	ldr	r0, [r0]
   29bc4:	lsl	r2, sl, #1
   29bc8:	ldrb	r1, [r5, #6]
   29bcc:	ldrh	r2, [r0, r2]
   29bd0:	ubfx	r2, r2, #3, #1
   29bd4:	cmp	sl, #95	; 0x5f
   29bd8:	orreq	r2, r2, #1
   29bdc:	bfi	r1, r2, #6, #1
   29be0:	strb	r1, [r5, #6]
   29be4:	b	29874 <ftello64@plt+0x18234>
   29be8:	ldr	r3, [r4, #48]	; 0x30
   29bec:	cmp	r3, fp
   29bf0:	bgt	29c30 <ftello64@plt+0x185f0>
   29bf4:	mov	r3, #36	; 0x24
   29bf8:	strb	r3, [r5, #4]
   29bfc:	str	fp, [r4, #40]	; 0x28
   29c00:	b	29a64 <ftello64@plt+0x18424>
   29c04:	mov	r0, #996	; 0x3e4
   29c08:	bl	2eb14 <ftello64@plt+0x1d4d4>
   29c0c:	cmp	r0, #0
   29c10:	beq	29b7c <ftello64@plt+0x1853c>
   29c14:	ldr	r2, [r6, #56]	; 0x38
   29c18:	mov	fp, #1
   29c1c:	mov	ip, #4
   29c20:	mov	r3, #0
   29c24:	str	r2, [r0]
   29c28:	str	r0, [r6, #56]	; 0x38
   29c2c:	b	29aec <ftello64@plt+0x184ac>
   29c30:	ldrb	r3, [r4, #75]	; 0x4b
   29c34:	add	r0, r0, #2
   29c38:	mov	r8, r0
   29c3c:	cmp	r3, #0
   29c40:	bne	2a238 <ftello64@plt+0x18bf8>
   29c44:	ldrb	sl, [r1, fp]
   29c48:	mov	r1, #1
   29c4c:	strb	sl, [r5]
   29c50:	cmp	r2, r1
   29c54:	strb	r1, [r5, #4]
   29c58:	ble	29e90 <ftello64@plt+0x18850>
   29c5c:	ldr	r0, [r4, #8]
   29c60:	add	r0, r0, fp, lsl #2
   29c64:	ldr	fp, [r0]
   29c68:	mov	r0, fp
   29c6c:	sub	fp, fp, #95	; 0x5f
   29c70:	bl	114f0 <iswalnum@plt>
   29c74:	ldrb	r2, [r5, #6]
   29c78:	clz	fp, fp
   29c7c:	cmp	r0, #0
   29c80:	lsr	fp, fp, #5
   29c84:	movne	fp, #1
   29c88:	bfi	r2, fp, #6, #1
   29c8c:	strb	r2, [r5, #6]
   29c90:	sub	r2, sl, #39	; 0x27
   29c94:	cmp	r2, #86	; 0x56
   29c98:	ldrls	pc, [pc, r2, lsl #2]
   29c9c:	b	29e34 <ftello64@plt+0x187f4>
   29ca0:	strdeq	sl, [r2], -r8
   29ca4:	andeq	sl, r2, ip, lsl r2
   29ca8:	andeq	sl, r2, r0
   29cac:	andeq	r9, r2, r4, lsr lr
   29cb0:	andeq	sl, r2, r0, lsr #32
   29cb4:	andeq	r9, r2, r4, lsr lr
   29cb8:	andeq	r9, r2, r4, lsr lr
   29cbc:	andeq	r9, r2, r4, lsr lr
   29cc0:	andeq	r9, r2, r4, lsr lr
   29cc4:	andeq	r9, r2, r4, lsr lr
   29cc8:	andeq	sl, r2, ip, lsr r0
   29ccc:	andeq	sl, r2, ip, lsr r0
   29cd0:	andeq	sl, r2, ip, lsr r0
   29cd4:	andeq	sl, r2, ip, lsr r0
   29cd8:	andeq	sl, r2, ip, lsr r0
   29cdc:	andeq	sl, r2, ip, lsr r0
   29ce0:	andeq	sl, r2, ip, lsr r0
   29ce4:	andeq	sl, r2, ip, lsr r0
   29ce8:	andeq	sl, r2, ip, lsr r0
   29cec:	andeq	r9, r2, r4, lsr lr
   29cf0:	andeq	r9, r2, r4, lsr lr
   29cf4:	andeq	sl, r2, r0, rrx
   29cf8:	andeq	r9, r2, r4, lsr lr
   29cfc:	andeq	sl, r2, r4, lsl #1
   29d00:	andeq	sl, r2, r8, lsr #1
   29d04:	andeq	r9, r2, r4, lsr lr
   29d08:	andeq	r9, r2, r4, lsr lr
   29d0c:	andeq	sl, r2, r4, asr #1
   29d10:	andeq	r9, r2, r4, lsr lr
   29d14:	andeq	r9, r2, r4, lsr lr
   29d18:	andeq	r9, r2, r4, lsr lr
   29d1c:	andeq	r9, r2, r4, lsr lr
   29d20:	andeq	r9, r2, r4, lsr lr
   29d24:	andeq	r9, r2, r4, lsr lr
   29d28:	andeq	r9, r2, r4, lsr lr
   29d2c:	andeq	r9, r2, r4, lsr lr
   29d30:	andeq	r9, r2, r4, lsr lr
   29d34:	andeq	r9, r2, r4, lsr lr
   29d38:	andeq	r9, r2, r4, lsr lr
   29d3c:	andeq	r9, r2, r4, lsr lr
   29d40:	andeq	r9, r2, r4, lsr lr
   29d44:	andeq	r9, r2, r4, lsr lr
   29d48:	andeq	r9, r2, r4, lsr lr
   29d4c:	andeq	r9, r2, r4, lsr lr
   29d50:	andeq	sl, r2, r8, ror #1
   29d54:	andeq	r9, r2, r4, lsr lr
   29d58:	andeq	r9, r2, r4, lsr lr
   29d5c:	andeq	r9, r2, r4, lsr lr
   29d60:	andeq	sl, r2, r4, lsl #2
   29d64:	andeq	r9, r2, r4, lsr lr
   29d68:	andeq	r9, r2, r4, lsr lr
   29d6c:	andeq	r9, r2, r4, lsr lr
   29d70:	andeq	r9, r2, r4, lsr lr
   29d74:	andeq	r9, r2, r4, lsr lr
   29d78:	andeq	r9, r2, r4, lsr lr
   29d7c:	andeq	r9, r2, r4, lsr lr
   29d80:	andeq	r9, r2, r4, lsr lr
   29d84:	andeq	sl, r2, r0, lsr #2
   29d88:	andeq	r9, r2, r4, lsr lr
   29d8c:	andeq	sl, r2, r4, asr #2
   29d90:	andeq	r9, r2, r4, lsr lr
   29d94:	andeq	r9, r2, r4, lsr lr
   29d98:	andeq	r9, r2, r4, lsr lr
   29d9c:	andeq	r9, r2, r4, lsr lr
   29da0:	andeq	r9, r2, r4, lsr lr
   29da4:	andeq	r9, r2, r4, lsr lr
   29da8:	andeq	r9, r2, r4, lsr lr
   29dac:	andeq	r9, r2, r4, lsr lr
   29db0:	andeq	r9, r2, r4, lsr lr
   29db4:	andeq	r9, r2, r4, lsr lr
   29db8:	andeq	r9, r2, r4, lsr lr
   29dbc:	andeq	r9, r2, r4, lsr lr
   29dc0:	andeq	r9, r2, r4, lsr lr
   29dc4:	andeq	r9, r2, r4, lsr lr
   29dc8:	andeq	r9, r2, r4, lsr lr
   29dcc:	andeq	r9, r2, r4, lsr lr
   29dd0:	andeq	sl, r2, r8, ror #2
   29dd4:	andeq	r9, r2, r4, lsr lr
   29dd8:	andeq	r9, r2, r4, lsr lr
   29ddc:	andeq	r9, r2, r4, lsr lr
   29de0:	andeq	sl, r2, r4, lsl #3
   29de4:	andeq	r9, r2, r4, lsr lr
   29de8:	andeq	r9, r2, r4, lsr lr
   29dec:	andeq	r9, r2, r4, lsr lr
   29df0:	andeq	sl, r2, r0, lsr #3
   29df4:			; <UNDEFINED> instruction: 0x0002a1bc
   29df8:	ldrdeq	sl, [r2], -ip
   29dfc:	ldr	r3, [sp, #12]
   29e00:	mov	r1, r4
   29e04:	add	r0, sp, #64	; 0x40
   29e08:	str	fp, [r4, #40]	; 0x28
   29e0c:	orr	r2, r3, #8388608	; 0x800000
   29e10:	bl	1d7f4 <ftello64@plt+0xc1b4>
   29e14:	ldrb	r3, [sp, #68]	; 0x44
   29e18:	ldr	fp, [r4, #40]	; 0x28
   29e1c:	sub	r3, r3, #9
   29e20:	cmp	r3, #1
   29e24:	sub	r3, fp, #1
   29e28:	mov	r8, fp
   29e2c:	str	r3, [r4, #40]	; 0x28
   29e30:	bls	29f10 <ftello64@plt+0x188d0>
   29e34:	ldrb	r3, [r5, #4]
   29e38:	str	r8, [r4, #40]	; 0x28
   29e3c:	and	r2, r3, #247	; 0xf7
   29e40:	cmp	r2, #2
   29e44:	moveq	sl, #0
   29e48:	beq	29ac4 <ftello64@plt+0x18484>
   29e4c:	ldr	r2, [sp, #112]	; 0x70
   29e50:	clz	r1, r2
   29e54:	lsr	r1, r1, #5
   29e58:	cmp	r3, #9
   29e5c:	orrne	r1, r1, #1
   29e60:	cmp	r1, #0
   29e64:	moveq	sl, r1
   29e68:	beq	29ac4 <ftello64@plt+0x18484>
   29e6c:	b	29a64 <ftello64@plt+0x18424>
   29e70:	ldr	r3, [r5, #4]
   29e74:	ldr	r2, [sp, #40]	; 0x28
   29e78:	and	r3, r3, r2
   29e7c:	orr	r3, r3, #2097152	; 0x200000
   29e80:	orr	r3, r3, #1
   29e84:	str	r3, [r5, #4]
   29e88:	str	fp, [r4, #40]	; 0x28
   29e8c:	b	29a64 <ftello64@plt+0x18424>
   29e90:	bl	114a8 <__ctype_b_loc@plt>
   29e94:	ldr	r0, [r0]
   29e98:	lsl	r2, sl, #1
   29e9c:	ldrb	r1, [r5, #6]
   29ea0:	ldrh	r2, [r0, r2]
   29ea4:	ubfx	r2, r2, #3, #1
   29ea8:	cmp	sl, #95	; 0x5f
   29eac:	orreq	r2, r2, #1
   29eb0:	bfi	r1, r2, #6, #1
   29eb4:	strb	r1, [r5, #6]
   29eb8:	b	29c90 <ftello64@plt+0x18650>
   29ebc:	ldr	r3, [sp, #36]	; 0x24
   29ec0:	cmp	r3, #4608	; 0x1200
   29ec4:	moveq	r3, #24
   29ec8:	strbeq	r3, [r5, #4]
   29ecc:	streq	fp, [r4, #40]	; 0x28
   29ed0:	bne	29a60 <ftello64@plt+0x18420>
   29ed4:	b	29a64 <ftello64@plt+0x18424>
   29ed8:	ldr	r3, [sp, #56]	; 0x38
   29edc:	cmp	r3, #0
   29ee0:	beq	29a60 <ftello64@plt+0x18420>
   29ee4:	mov	r3, #10
   29ee8:	mov	sl, #0
   29eec:	strb	r3, [r5, #4]
   29ef0:	str	fp, [r4, #40]	; 0x28
   29ef4:	b	29ac4 <ftello64@plt+0x18484>
   29ef8:	ldr	r3, [sp, #52]	; 0x34
   29efc:	cmp	r3, #0
   29f00:	bne	29f10 <ftello64@plt+0x188d0>
   29f04:	ldr	r3, [r4, #48]	; 0x30
   29f08:	cmp	r3, fp
   29f0c:	bne	29dfc <ftello64@plt+0x187bc>
   29f10:	mov	r3, #12
   29f14:	mov	r2, #32
   29f18:	str	r2, [r5]
   29f1c:	strb	r3, [r5, #4]
   29f20:	str	fp, [r4, #40]	; 0x28
   29f24:	b	29a64 <ftello64@plt+0x18424>
   29f28:	ldr	r3, [sp, #28]
   29f2c:	cmp	r3, #0
   29f30:	beq	29a60 <ftello64@plt+0x18420>
   29f34:	mov	r3, #8
   29f38:	strb	r3, [r5, #4]
   29f3c:	str	fp, [r4, #40]	; 0x28
   29f40:	b	29a64 <ftello64@plt+0x18424>
   29f44:	ldr	r3, [sp, #28]
   29f48:	cmp	r3, #0
   29f4c:	beq	29a60 <ftello64@plt+0x18420>
   29f50:	mov	r3, #9
   29f54:	strb	r3, [r5, #4]
   29f58:	mov	r3, #9
   29f5c:	str	fp, [r4, #40]	; 0x28
   29f60:	b	29e4c <ftello64@plt+0x1880c>
   29f64:	mov	r3, #11
   29f68:	strb	r3, [r5, #4]
   29f6c:	str	fp, [r4, #40]	; 0x28
   29f70:	b	29a64 <ftello64@plt+0x18424>
   29f74:	ldr	r3, [sp, #32]
   29f78:	cmp	r3, #0
   29f7c:	bne	29a60 <ftello64@plt+0x18420>
   29f80:	mov	r3, #18
   29f84:	strb	r3, [r5, #4]
   29f88:	str	fp, [r4, #40]	; 0x28
   29f8c:	b	29a64 <ftello64@plt+0x18424>
   29f90:	mov	r3, #5
   29f94:	strb	r3, [r5, #4]
   29f98:	str	fp, [r4, #40]	; 0x28
   29f9c:	b	29a64 <ftello64@plt+0x18424>
   29fa0:	ldr	r3, [sp, #32]
   29fa4:	cmp	r3, #0
   29fa8:	bne	29a60 <ftello64@plt+0x18420>
   29fac:	mov	r3, #19
   29fb0:	strb	r3, [r5, #4]
   29fb4:	str	fp, [r4, #40]	; 0x28
   29fb8:	b	29a64 <ftello64@plt+0x18424>
   29fbc:	mov	r3, #20
   29fc0:	strb	r3, [r5, #4]
   29fc4:	str	fp, [r4, #40]	; 0x28
   29fc8:	b	29a64 <ftello64@plt+0x18424>
   29fcc:	mov	r3, #12
   29fd0:	mov	r2, #16
   29fd4:	str	r2, [r5]
   29fd8:	strb	r3, [r5, #4]
   29fdc:	str	fp, [r4, #40]	; 0x28
   29fe0:	b	29a64 <ftello64@plt+0x18424>
   29fe4:	ldr	r3, [sp, #36]	; 0x24
   29fe8:	cmp	r3, #4608	; 0x1200
   29fec:	bne	29a60 <ftello64@plt+0x18420>
   29ff0:	mov	r3, #23
   29ff4:	strb	r3, [r5, #4]
   29ff8:	str	fp, [r4, #40]	; 0x28
   29ffc:	b	29a64 <ftello64@plt+0x18424>
   2a000:	ldr	r3, [sp, #28]
   2a004:	cmp	r3, #0
   2a008:	bne	29e34 <ftello64@plt+0x187f4>
   2a00c:	mov	r3, #9
   2a010:	strb	r3, [r5, #4]
   2a014:	mov	r3, #9
   2a018:	str	r8, [r4, #40]	; 0x28
   2a01c:	b	29e4c <ftello64@plt+0x1880c>
   2a020:	ldr	r3, [sp, #32]
   2a024:	cmp	r3, #2
   2a028:	bne	29e34 <ftello64@plt+0x187f4>
   2a02c:	mov	r3, #18
   2a030:	strb	r3, [r5, #4]
   2a034:	str	r8, [r4, #40]	; 0x28
   2a038:	b	29a64 <ftello64@plt+0x18424>
   2a03c:	ldr	r3, [sp, #60]	; 0x3c
   2a040:	cmp	r3, #0
   2a044:	bne	29e34 <ftello64@plt+0x187f4>
   2a048:	sub	r3, sl, #49	; 0x31
   2a04c:	mov	r2, #4
   2a050:	str	r3, [r5]
   2a054:	strb	r2, [r5, #4]
   2a058:	str	r8, [r4, #40]	; 0x28
   2a05c:	b	29a64 <ftello64@plt+0x18424>
   2a060:	ldr	r3, [sp, #48]	; 0x30
   2a064:	cmp	r3, #0
   2a068:	bne	29e34 <ftello64@plt+0x187f4>
   2a06c:	mov	r3, #12
   2a070:	mov	r2, #6
   2a074:	str	r2, [r5]
   2a078:	strb	r3, [r5, #4]
   2a07c:	str	r8, [r4, #40]	; 0x28
   2a080:	b	29a64 <ftello64@plt+0x18424>
   2a084:	ldr	r3, [sp, #48]	; 0x30
   2a088:	cmp	r3, #0
   2a08c:	bne	29e34 <ftello64@plt+0x187f4>
   2a090:	mov	r3, #12
   2a094:	mov	r2, #9
   2a098:	str	r2, [r5]
   2a09c:	strb	r3, [r5, #4]
   2a0a0:	str	r8, [r4, #40]	; 0x28
   2a0a4:	b	29a64 <ftello64@plt+0x18424>
   2a0a8:	ldr	r3, [sp, #32]
   2a0ac:	cmp	r3, #2
   2a0b0:	bne	29e34 <ftello64@plt+0x187f4>
   2a0b4:	mov	r3, #19
   2a0b8:	strb	r3, [r5, #4]
   2a0bc:	str	r8, [r4, #40]	; 0x28
   2a0c0:	b	29a64 <ftello64@plt+0x18424>
   2a0c4:	ldr	r3, [sp, #48]	; 0x30
   2a0c8:	cmp	r3, #0
   2a0cc:	bne	29e34 <ftello64@plt+0x187f4>
   2a0d0:	mov	r3, #12
   2a0d4:	mov	r2, #512	; 0x200
   2a0d8:	str	r2, [r5]
   2a0dc:	strb	r3, [r5, #4]
   2a0e0:	str	r8, [r4, #40]	; 0x28
   2a0e4:	b	29a64 <ftello64@plt+0x18424>
   2a0e8:	ldr	r3, [sp, #48]	; 0x30
   2a0ec:	cmp	r3, #0
   2a0f0:	bne	29e34 <ftello64@plt+0x187f4>
   2a0f4:	mov	r3, #35	; 0x23
   2a0f8:	strb	r3, [r5, #4]
   2a0fc:	str	r8, [r4, #40]	; 0x28
   2a100:	b	29a64 <ftello64@plt+0x18424>
   2a104:	ldr	r3, [sp, #48]	; 0x30
   2a108:	cmp	r3, #0
   2a10c:	bne	29e34 <ftello64@plt+0x187f4>
   2a110:	mov	r3, #33	; 0x21
   2a114:	strb	r3, [r5, #4]
   2a118:	str	r8, [r4, #40]	; 0x28
   2a11c:	b	29a64 <ftello64@plt+0x18424>
   2a120:	ldr	r3, [sp, #48]	; 0x30
   2a124:	cmp	r3, #0
   2a128:	bne	29e34 <ftello64@plt+0x187f4>
   2a12c:	mov	r3, #12
   2a130:	mov	r2, #64	; 0x40
   2a134:	str	r2, [r5]
   2a138:	strb	r3, [r5, #4]
   2a13c:	str	r8, [r4, #40]	; 0x28
   2a140:	b	29a64 <ftello64@plt+0x18424>
   2a144:	ldr	r3, [sp, #48]	; 0x30
   2a148:	cmp	r3, #0
   2a14c:	bne	29e34 <ftello64@plt+0x187f4>
   2a150:	mov	r3, #12
   2a154:	mov	r2, #256	; 0x100
   2a158:	str	r2, [r5]
   2a15c:	strb	r3, [r5, #4]
   2a160:	str	r8, [r4, #40]	; 0x28
   2a164:	b	29a64 <ftello64@plt+0x18424>
   2a168:	ldr	r3, [sp, #48]	; 0x30
   2a16c:	cmp	r3, #0
   2a170:	bne	29e34 <ftello64@plt+0x187f4>
   2a174:	mov	r3, #34	; 0x22
   2a178:	strb	r3, [r5, #4]
   2a17c:	str	r8, [r4, #40]	; 0x28
   2a180:	b	29a64 <ftello64@plt+0x18424>
   2a184:	ldr	r3, [sp, #48]	; 0x30
   2a188:	cmp	r3, #0
   2a18c:	bne	29e34 <ftello64@plt+0x187f4>
   2a190:	mov	r3, #32
   2a194:	strb	r3, [r5, #4]
   2a198:	str	r8, [r4, #40]	; 0x28
   2a19c:	b	29a64 <ftello64@plt+0x18424>
   2a1a0:	ldr	r3, [sp, #36]	; 0x24
   2a1a4:	cmp	r3, #512	; 0x200
   2a1a8:	bne	29e34 <ftello64@plt+0x187f4>
   2a1ac:	mov	r3, #23
   2a1b0:	strb	r3, [r5, #4]
   2a1b4:	str	r8, [r4, #40]	; 0x28
   2a1b8:	b	29a64 <ftello64@plt+0x18424>
   2a1bc:	ldr	r3, [sp, #44]	; 0x2c
   2a1c0:	cmp	r3, #0
   2a1c4:	bne	29e34 <ftello64@plt+0x187f4>
   2a1c8:	mov	sl, r3
   2a1cc:	mov	r3, #10
   2a1d0:	strb	r3, [r5, #4]
   2a1d4:	str	r8, [r4, #40]	; 0x28
   2a1d8:	b	29ac4 <ftello64@plt+0x18484>
   2a1dc:	ldr	r3, [sp, #36]	; 0x24
   2a1e0:	cmp	r3, #512	; 0x200
   2a1e4:	bne	29e34 <ftello64@plt+0x187f4>
   2a1e8:	mov	r3, #24
   2a1ec:	strb	r3, [r5, #4]
   2a1f0:	str	r8, [r4, #40]	; 0x28
   2a1f4:	b	29a64 <ftello64@plt+0x18424>
   2a1f8:	ldr	r3, [sp, #48]	; 0x30
   2a1fc:	cmp	r3, #0
   2a200:	bne	29e34 <ftello64@plt+0x187f4>
   2a204:	mov	r3, #12
   2a208:	mov	r2, #128	; 0x80
   2a20c:	str	r2, [r5]
   2a210:	strb	r3, [r5, #4]
   2a214:	str	r8, [r4, #40]	; 0x28
   2a218:	b	29a64 <ftello64@plt+0x18424>
   2a21c:	ldr	r3, [sp, #28]
   2a220:	cmp	r3, #0
   2a224:	bne	29e34 <ftello64@plt+0x187f4>
   2a228:	mov	r3, #8
   2a22c:	strb	r3, [r5, #4]
   2a230:	str	r8, [r4, #40]	; 0x28
   2a234:	b	29a64 <ftello64@plt+0x18424>
   2a238:	cmp	r2, #1
   2a23c:	ble	2a26c <ftello64@plt+0x18c2c>
   2a240:	ldr	r0, [r4, #8]
   2a244:	ldr	r3, [r0, fp, lsl #2]
   2a248:	add	r0, r0, fp, lsl #2
   2a24c:	cmn	r3, #1
   2a250:	beq	2a2c8 <ftello64@plt+0x18c88>
   2a254:	ldr	r3, [r4, #28]
   2a258:	cmp	r3, r8
   2a25c:	beq	2a26c <ftello64@plt+0x18c2c>
   2a260:	ldr	r3, [r0, #4]
   2a264:	cmn	r3, #1
   2a268:	beq	2a2c8 <ftello64@plt+0x18c88>
   2a26c:	ldrb	ip, [r4, #76]	; 0x4c
   2a270:	ldr	r0, [r4]
   2a274:	ldr	r3, [r4, #24]
   2a278:	cmp	ip, #0
   2a27c:	beq	2a2bc <ftello64@plt+0x18c7c>
   2a280:	ldr	ip, [r4, #12]
   2a284:	add	r3, r0, r3
   2a288:	ldr	r0, [ip, fp, lsl #2]
   2a28c:	ldrb	sl, [r3, r0]
   2a290:	tst	sl, #128	; 0x80
   2a294:	beq	29c48 <ftello64@plt+0x18608>
   2a298:	b	29c44 <ftello64@plt+0x18604>
   2a29c:	cmp	r7, #0
   2a2a0:	beq	2a2b4 <ftello64@plt+0x18c74>
   2a2a4:	mov	r0, r7
   2a2a8:	mov	r7, #0
   2a2ac:	bl	1ea60 <ftello64@plt+0xd420>
   2a2b0:	b	29b8c <ftello64@plt+0x1854c>
   2a2b4:	mov	r7, #0
   2a2b8:	b	29b8c <ftello64@plt+0x1854c>
   2a2bc:	add	r0, r0, fp
   2a2c0:	ldrb	sl, [r0, r3]
   2a2c4:	b	29c48 <ftello64@plt+0x18608>
   2a2c8:	ldrb	sl, [r1, fp]
   2a2cc:	mov	r2, #1
   2a2d0:	strb	sl, [r5]
   2a2d4:	strb	r2, [r5, #4]
   2a2d8:	b	29c64 <ftello64@plt+0x18624>
   2a2dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2a2e0:	mov	r5, r2
   2a2e4:	strd	r6, [sp, #8]
   2a2e8:	mov	r6, r0
   2a2ec:	mov	r7, r3
   2a2f0:	ldrb	r3, [r0, #28]
   2a2f4:	mov	r0, #0
   2a2f8:	strd	r8, [sp, #16]
   2a2fc:	mov	r8, r1
   2a300:	strd	sl, [sp, #24]
   2a304:	ldr	r2, [r6, #4]
   2a308:	str	lr, [sp, #32]
   2a30c:	sub	sp, sp, #148	; 0x94
   2a310:	bic	r3, r3, #111	; 0x6f
   2a314:	str	r0, [r6, #8]
   2a318:	str	r7, [r6, #12]
   2a31c:	str	r0, [r6, #24]
   2a320:	cmp	r2, #159	; 0x9f
   2a324:	strb	r3, [r6, #28]
   2a328:	str	r0, [sp, #36]	; 0x24
   2a32c:	ldr	r4, [r6]
   2a330:	bls	2b630 <ftello64@plt+0x19ff0>
   2a334:	mov	r3, #160	; 0xa0
   2a338:	mov	r1, #0
   2a33c:	mov	r2, r3
   2a340:	mov	r0, r4
   2a344:	str	r3, [r6, #8]
   2a348:	bl	11520 <memset@plt>
   2a34c:	movw	r3, #43689	; 0xaaa9
   2a350:	movt	r3, #2730	; 0xaaa
   2a354:	mov	r2, #31
   2a358:	cmp	r5, r3
   2a35c:	str	r2, [r4, #64]	; 0x40
   2a360:	bhi	2ab38 <ftello64@plt+0x194f8>
   2a364:	add	r9, r5, #1
   2a368:	lsl	r0, r9, #3
   2a36c:	str	r9, [r4, #4]
   2a370:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a374:	cmp	r5, #0
   2a378:	str	r0, [r4]
   2a37c:	beq	2b654 <ftello64@plt+0x1a014>
   2a380:	mov	r1, #1
   2a384:	lsl	r1, r1, #1
   2a388:	cmp	r5, r1
   2a38c:	bcs	2a384 <ftello64@plt+0x18d44>
   2a390:	sub	sl, r1, #1
   2a394:	mov	r0, #12
   2a398:	bl	2eaa0 <ftello64@plt+0x1d460>
   2a39c:	str	r0, [r4, #32]
   2a3a0:	str	sl, [r4, #68]	; 0x44
   2a3a4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2a3a8:	str	r0, [r4, #92]	; 0x5c
   2a3ac:	mov	r0, #14
   2a3b0:	bl	115bc <nl_langinfo@plt>
   2a3b4:	ldrb	r3, [r0]
   2a3b8:	and	r3, r3, #223	; 0xdf
   2a3bc:	cmp	r3, #85	; 0x55
   2a3c0:	bne	2a418 <ftello64@plt+0x18dd8>
   2a3c4:	ldrb	r3, [r0, #1]
   2a3c8:	and	r3, r3, #223	; 0xdf
   2a3cc:	cmp	r3, #84	; 0x54
   2a3d0:	bne	2a418 <ftello64@plt+0x18dd8>
   2a3d4:	ldrb	r3, [r0, #2]
   2a3d8:	and	r3, r3, #223	; 0xdf
   2a3dc:	cmp	r3, #70	; 0x46
   2a3e0:	bne	2a418 <ftello64@plt+0x18dd8>
   2a3e4:	ldrb	r3, [r0, #3]
   2a3e8:	movw	r1, #8012	; 0x1f4c
   2a3ec:	movt	r1, #3
   2a3f0:	cmp	r3, #45	; 0x2d
   2a3f4:	moveq	r3, #4
   2a3f8:	movne	r3, #3
   2a3fc:	add	r0, r0, r3
   2a400:	bl	112b0 <strcmp@plt>
   2a404:	cmp	r0, #0
   2a408:	bne	2a418 <ftello64@plt+0x18dd8>
   2a40c:	ldrb	r3, [r4, #88]	; 0x58
   2a410:	orr	r3, r3, #4
   2a414:	strb	r3, [r4, #88]	; 0x58
   2a418:	ldrb	r3, [r4, #88]	; 0x58
   2a41c:	ldr	r2, [r4, #92]	; 0x5c
   2a420:	bfc	r3, #3, #1
   2a424:	cmp	r2, #1
   2a428:	strb	r3, [r4, #88]	; 0x58
   2a42c:	ble	2a448 <ftello64@plt+0x18e08>
   2a430:	uxtb	sl, r3
   2a434:	ands	sl, sl, #4
   2a438:	beq	2ab94 <ftello64@plt+0x19554>
   2a43c:	movw	r3, #8244	; 0x2034
   2a440:	movt	r3, #3
   2a444:	str	r3, [r4, #60]	; 0x3c
   2a448:	ldr	r3, [r4]
   2a44c:	cmp	r3, #0
   2a450:	beq	2ab38 <ftello64@plt+0x194f8>
   2a454:	ldr	r3, [r4, #32]
   2a458:	cmp	r3, #0
   2a45c:	beq	2ab38 <ftello64@plt+0x194f8>
   2a460:	mov	r1, #0
   2a464:	movw	r2, #0
   2a468:	movt	r2, #0
   2a46c:	mov	r3, #1
   2a470:	cmp	r2, r1
   2a474:	str	r1, [sp, #36]	; 0x24
   2a478:	mov	r1, #1
   2a47c:	moveq	r3, r2
   2a480:	movw	r2, #0
   2a484:	movt	r2, #0
   2a488:	cmp	r2, #0
   2a48c:	moveq	r1, r2
   2a490:	orr	r3, r3, r1
   2a494:	ands	r3, r3, #255	; 0xff
   2a498:	str	r3, [sp, #16]
   2a49c:	beq	2a4c0 <ftello64@plt+0x18e80>
   2a4a0:	mov	r1, #0
   2a4a4:	add	r0, r4, #136	; 0x88
   2a4a8:	bl	11328 <pthread_mutex_init@plt>
   2a4ac:	cmp	r0, #0
   2a4b0:	bne	2ab38 <ftello64@plt+0x194f8>
   2a4b4:	ldr	r3, [sp, #36]	; 0x24
   2a4b8:	cmp	r3, #0
   2a4bc:	bne	2ab40 <ftello64@plt+0x19500>
   2a4c0:	and	r3, r7, #4194304	; 0x400000
   2a4c4:	mov	r2, #76	; 0x4c
   2a4c8:	ldr	sl, [r6, #20]
   2a4cc:	mov	r1, #0
   2a4d0:	add	r0, sp, #64	; 0x40
   2a4d4:	mov	fp, r3
   2a4d8:	str	r3, [sp, #12]
   2a4dc:	bl	11520 <memset@plt>
   2a4e0:	ldrb	r3, [r4, #88]	; 0x58
   2a4e4:	adds	ip, fp, #0
   2a4e8:	orr	fp, sl, fp
   2a4ec:	movne	ip, #1
   2a4f0:	str	r8, [sp, #60]	; 0x3c
   2a4f4:	ldr	r1, [r4, #92]	; 0x5c
   2a4f8:	adds	r2, fp, #0
   2a4fc:	movne	r2, #1
   2a500:	cmp	r5, #0
   2a504:	str	r5, [sp, #104]	; 0x68
   2a508:	str	r5, [sp, #108]	; 0x6c
   2a50c:	ubfx	r0, r3, #2, #1
   2a510:	str	r5, [sp, #112]	; 0x70
   2a514:	ubfx	r3, r3, #3, #1
   2a518:	str	r5, [sp, #116]	; 0x74
   2a51c:	str	sl, [sp, #124]	; 0x7c
   2a520:	strb	ip, [sp, #132]	; 0x84
   2a524:	strb	r0, [sp, #133]	; 0x85
   2a528:	strb	r3, [sp, #134]	; 0x86
   2a52c:	strb	r2, [sp, #135]	; 0x87
   2a530:	str	r1, [sp, #140]	; 0x8c
   2a534:	bne	2ab74 <ftello64@plt+0x19534>
   2a538:	cmp	r2, #0
   2a53c:	ldr	r3, [sp, #12]
   2a540:	ldrne	r8, [sp, #64]	; 0x40
   2a544:	cmp	r3, #0
   2a548:	str	r8, [sp, #64]	; 0x40
   2a54c:	beq	2a618 <ftello64@plt+0x18fd8>
   2a550:	cmp	r1, #1
   2a554:	ble	2b5a4 <ftello64@plt+0x19f64>
   2a558:	add	r0, sp, #60	; 0x3c
   2a55c:	bl	1ac54 <ftello64@plt+0x9614>
   2a560:	cmp	r0, #0
   2a564:	bne	2a5a0 <ftello64@plt+0x18f60>
   2a568:	ldr	r3, [sp, #92]	; 0x5c
   2a56c:	cmp	r5, r3
   2a570:	ble	2b6d0 <ftello64@plt+0x1a090>
   2a574:	ldr	r3, [sp, #88]	; 0x58
   2a578:	ldr	r2, [r4, #92]	; 0x5c
   2a57c:	ldr	r1, [sp, #96]	; 0x60
   2a580:	add	r3, r3, r2
   2a584:	cmp	r1, r3
   2a588:	bgt	2b6d0 <ftello64@plt+0x1a090>
   2a58c:	lsl	r1, r1, #1
   2a590:	add	r0, sp, #60	; 0x3c
   2a594:	bl	1a870 <ftello64@plt+0x9230>
   2a598:	cmp	r0, #0
   2a59c:	beq	2a558 <ftello64@plt+0x18f18>
   2a5a0:	ldr	r5, [r6]
   2a5a4:	str	r0, [sp, #36]	; 0x24
   2a5a8:	ldr	r0, [r5, #56]	; 0x38
   2a5ac:	cmp	r0, #0
   2a5b0:	beq	2a5c4 <ftello64@plt+0x18f84>
   2a5b4:	ldr	r7, [r0]
   2a5b8:	bl	15568 <ftello64@plt+0x3f28>
   2a5bc:	subs	r0, r7, #0
   2a5c0:	bne	2a5b4 <ftello64@plt+0x18f74>
   2a5c4:	mov	r3, #31
   2a5c8:	mov	r7, #0
   2a5cc:	ldr	r0, [r5, #16]
   2a5d0:	str	r7, [r5, #52]	; 0x34
   2a5d4:	str	r7, [r5, #56]	; 0x38
   2a5d8:	str	r3, [r5, #64]	; 0x40
   2a5dc:	bl	15568 <ftello64@plt+0x3f28>
   2a5e0:	str	r7, [r5, #16]
   2a5e4:	ldr	r0, [sp, #68]	; 0x44
   2a5e8:	bl	15568 <ftello64@plt+0x3f28>
   2a5ec:	ldr	r0, [sp, #72]	; 0x48
   2a5f0:	bl	15568 <ftello64@plt+0x3f28>
   2a5f4:	ldrb	r3, [sp, #135]	; 0x87
   2a5f8:	cmp	r3, r7
   2a5fc:	bne	2b66c <ftello64@plt+0x1a02c>
   2a600:	ldr	r3, [sp, #16]
   2a604:	cmp	r3, #0
   2a608:	beq	2ab40 <ftello64@plt+0x19500>
   2a60c:	add	r0, r4, #136	; 0x88
   2a610:	bl	112bc <pthread_mutex_destroy@plt>
   2a614:	b	2ab40 <ftello64@plt+0x19500>
   2a618:	cmp	r1, #1
   2a61c:	bgt	2b4a8 <ftello64@plt+0x19e68>
   2a620:	cmp	fp, #0
   2a624:	ldr	r1, [sp, #96]	; 0x60
   2a628:	beq	2ac44 <ftello64@plt+0x19604>
   2a62c:	ldr	r3, [sp, #88]	; 0x58
   2a630:	ldr	r2, [sp, #108]	; 0x6c
   2a634:	cmp	r1, r2
   2a638:	movge	r1, r2
   2a63c:	cmp	r1, r3
   2a640:	ble	2b814 <ftello64@plt+0x1a1d4>
   2a644:	ldr	r0, [sp, #60]	; 0x3c
   2a648:	add	r2, r3, #1
   2a64c:	cmp	r1, r2
   2a650:	ldr	lr, [sp, #84]	; 0x54
   2a654:	ldr	ip, [sp, #124]	; 0x7c
   2a658:	add	r0, r0, r3
   2a65c:	ldrb	r0, [r0, lr]
   2a660:	ldrb	r0, [ip, r0]
   2a664:	strb	r0, [r8, r3]
   2a668:	ble	2a698 <ftello64@plt+0x19058>
   2a66c:	ldr	r3, [sp, #60]	; 0x3c
   2a670:	ldr	r0, [sp, #84]	; 0x54
   2a674:	ldr	ip, [sp, #124]	; 0x7c
   2a678:	add	r3, r3, r2
   2a67c:	ldrb	r0, [r3, r0]
   2a680:	ldr	r3, [sp, #64]	; 0x40
   2a684:	ldrb	r0, [ip, r0]
   2a688:	strb	r0, [r3, r2]
   2a68c:	add	r2, r2, #1
   2a690:	cmp	r1, r2
   2a694:	bne	2a66c <ftello64@plt+0x1902c>
   2a698:	mov	r3, #0
   2a69c:	str	r3, [sp, #36]	; 0x24
   2a6a0:	str	r1, [sp, #88]	; 0x58
   2a6a4:	str	r1, [sp, #92]	; 0x5c
   2a6a8:	ldr	r5, [r6]
   2a6ac:	mov	r8, #0
   2a6b0:	orr	r2, r7, #8388608	; 0x800000
   2a6b4:	add	r1, sp, #60	; 0x3c
   2a6b8:	add	r0, sp, #40	; 0x28
   2a6bc:	str	r8, [r6, #24]
   2a6c0:	str	r7, [r5, #128]	; 0x80
   2a6c4:	bl	1d7f4 <ftello64@plt+0xc1b4>
   2a6c8:	ldr	ip, [sp, #100]	; 0x64
   2a6cc:	add	r1, sp, #36	; 0x24
   2a6d0:	mov	r3, r7
   2a6d4:	add	r2, sp, #40	; 0x28
   2a6d8:	str	r8, [sp]
   2a6dc:	str	r1, [sp, #4]
   2a6e0:	mov	r1, r6
   2a6e4:	add	ip, ip, r0
   2a6e8:	add	r0, sp, #60	; 0x3c
   2a6ec:	str	ip, [sp, #100]	; 0x64
   2a6f0:	bl	2970c <ftello64@plt+0x180cc>
   2a6f4:	ldr	sl, [sp, #36]	; 0x24
   2a6f8:	clz	r3, r0
   2a6fc:	mov	r9, r0
   2a700:	lsr	r3, r3, #5
   2a704:	cmp	sl, r8
   2a708:	movne	sl, r3
   2a70c:	moveq	sl, r8
   2a710:	cmp	sl, r8
   2a714:	bne	2b82c <ftello64@plt+0x1a1ec>
   2a718:	mov	r2, #0
   2a71c:	mov	r3, #0
   2a720:	strd	r2, [sp, #48]	; 0x30
   2a724:	ldr	r2, [r5, #64]	; 0x40
   2a728:	cmp	r2, #31
   2a72c:	beq	2b69c <ftello64@plt+0x1a05c>
   2a730:	ldr	r7, [r5, #56]	; 0x38
   2a734:	lsl	r3, r2, #5
   2a738:	add	r2, r2, #1
   2a73c:	add	r0, r3, #4
   2a740:	add	ip, r7, r3
   2a744:	mov	lr, #0
   2a748:	str	r2, [r5, #64]	; 0x40
   2a74c:	mov	r2, #2
   2a750:	add	r3, r3, #16
   2a754:	str	lr, [ip, #4]
   2a758:	add	r1, r7, r3
   2a75c:	adds	r7, r7, r0
   2a760:	str	lr, [ip, #8]
   2a764:	mvn	r0, #0
   2a768:	moveq	r8, #1
   2a76c:	str	lr, [ip, #12]
   2a770:	movne	r8, lr
   2a774:	cmp	r9, lr
   2a778:	strb	r2, [sp, #52]	; 0x34
   2a77c:	ldrd	r2, [sp, #48]	; 0x30
   2a780:	strd	r2, [ip, #24]
   2a784:	ldrb	r3, [r1, #14]
   2a788:	bic	r3, r3, #12
   2a78c:	strb	r3, [r1, #14]
   2a790:	str	lr, [ip, #16]
   2a794:	str	lr, [ip, #20]
   2a798:	str	r0, [ip, #32]
   2a79c:	beq	2a830 <ftello64@plt+0x191f0>
   2a7a0:	mov	r3, #0
   2a7a4:	mov	r2, #0
   2a7a8:	strd	r2, [sp, #48]	; 0x30
   2a7ac:	ldr	r3, [r5, #64]	; 0x40
   2a7b0:	cmp	r3, #31
   2a7b4:	beq	2b7c8 <ftello64@plt+0x1a188>
   2a7b8:	ldr	r0, [r5, #56]	; 0x38
   2a7bc:	lsl	r1, r3, #5
   2a7c0:	add	r3, r3, #1
   2a7c4:	add	r2, r1, #4
   2a7c8:	add	ip, r0, r1
   2a7cc:	mov	lr, #0
   2a7d0:	str	r3, [r5, #64]	; 0x40
   2a7d4:	mov	r3, #16
   2a7d8:	mvn	r5, #0
   2a7dc:	add	r1, r1, r3
   2a7e0:	str	lr, [ip, #4]
   2a7e4:	str	r9, [ip, #8]
   2a7e8:	add	r1, r0, r1
   2a7ec:	add	r0, r0, r2
   2a7f0:	str	r7, [ip, #12]
   2a7f4:	cmp	r0, lr
   2a7f8:	orreq	r8, r8, #1
   2a7fc:	cmp	r7, lr
   2a800:	strb	r3, [sp, #52]	; 0x34
   2a804:	ldrd	r2, [sp, #48]	; 0x30
   2a808:	strd	r2, [ip, #24]
   2a80c:	ldrb	r3, [r1, #14]
   2a810:	bic	r3, r3, #12
   2a814:	strb	r3, [r1, #14]
   2a818:	str	lr, [ip, #16]
   2a81c:	str	lr, [ip, #20]
   2a820:	str	r5, [ip, #32]
   2a824:	str	r0, [r9]
   2a828:	strne	r0, [r7]
   2a82c:	mov	r7, r0
   2a830:	cmp	r8, #0
   2a834:	ldr	r5, [r6]
   2a838:	bne	2b688 <ftello64@plt+0x1a048>
   2a83c:	ldr	r0, [r5, #4]
   2a840:	str	r7, [r4, #52]	; 0x34
   2a844:	lsl	r0, r0, #2
   2a848:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a84c:	ldr	r3, [r5, #4]
   2a850:	str	r0, [r5, #12]
   2a854:	lsl	r0, r3, #2
   2a858:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a85c:	ldr	r3, [r5, #4]
   2a860:	str	r0, [r5, #16]
   2a864:	add	r3, r3, r3, lsl #1
   2a868:	lsl	r0, r3, #2
   2a86c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a870:	ldr	r3, [r5, #4]
   2a874:	str	r0, [r5, #20]
   2a878:	add	r3, r3, r3, lsl #1
   2a87c:	lsl	r0, r3, #2
   2a880:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a884:	ldr	r3, [r5, #12]
   2a888:	str	r0, [r5, #24]
   2a88c:	cmp	r3, #0
   2a890:	beq	2aca0 <ftello64@plt+0x19660>
   2a894:	ldr	r3, [r5, #16]
   2a898:	cmp	r3, #0
   2a89c:	beq	2aca0 <ftello64@plt+0x19660>
   2a8a0:	ldr	r3, [r5, #20]
   2a8a4:	cmp	r3, #0
   2a8a8:	beq	2aca0 <ftello64@plt+0x19660>
   2a8ac:	cmp	r0, #0
   2a8b0:	beq	2aca0 <ftello64@plt+0x19660>
   2a8b4:	ldr	r0, [r6, #24]
   2a8b8:	lsl	r0, r0, #2
   2a8bc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2a8c0:	cmp	r0, #0
   2a8c4:	str	r0, [r5, #132]	; 0x84
   2a8c8:	beq	2b528 <ftello64@plt+0x19ee8>
   2a8cc:	ldr	ip, [r6, #24]
   2a8d0:	cmp	ip, #0
   2a8d4:	beq	2a984 <ftello64@plt+0x19344>
   2a8d8:	sub	r3, ip, #1
   2a8dc:	ubfx	r2, r0, #2, #1
   2a8e0:	cmp	r3, #4
   2a8e4:	bls	2b7fc <ftello64@plt+0x1a1bc>
   2a8e8:	cmp	r2, #0
   2a8ec:	beq	2b660 <ftello64@plt+0x1a020>
   2a8f0:	mov	r7, r2
   2a8f4:	mov	r9, #1
   2a8f8:	str	r8, [r0]
   2a8fc:	sub	r8, ip, r2
   2a900:	add	r2, r0, r2, lsl #2
   2a904:	mov	lr, r9
   2a908:	lsr	r3, r8, #1
   2a90c:	add	r1, r9, #1
   2a910:	add	r3, r2, r3, lsl #3
   2a914:	add	r2, r2, #8
   2a918:	str	lr, [r2, #-8]
   2a91c:	add	lr, lr, #2
   2a920:	str	r1, [r2, #-4]
   2a924:	cmp	r3, r2
   2a928:	add	r1, r1, #2
   2a92c:	bne	2a914 <ftello64@plt+0x192d4>
   2a930:	bic	r3, r8, #1
   2a934:	cmp	r3, r8
   2a938:	add	r7, r3, r7
   2a93c:	add	r3, r3, r9
   2a940:	beq	2a984 <ftello64@plt+0x19344>
   2a944:	add	r2, r3, #1
   2a948:	str	r3, [r0, r7, lsl #2]
   2a94c:	cmp	ip, r2
   2a950:	bls	2a984 <ftello64@plt+0x19344>
   2a954:	add	r1, r3, #2
   2a958:	str	r2, [r0, r2, lsl #2]
   2a95c:	cmp	ip, r1
   2a960:	bls	2a984 <ftello64@plt+0x19344>
   2a964:	add	r2, r3, #3
   2a968:	str	r1, [r0, r1, lsl #2]
   2a96c:	cmp	ip, r2
   2a970:	bls	2a984 <ftello64@plt+0x19344>
   2a974:	add	r3, r3, #4
   2a978:	str	r2, [r0, r2, lsl #2]
   2a97c:	cmp	ip, r3
   2a980:	strhi	r3, [r0, r3, lsl #2]
   2a984:	ldr	r2, [r5, #52]	; 0x34
   2a988:	mov	r8, #1
   2a98c:	ldrb	r1, [r2, #24]
   2a990:	mov	lr, r2
   2a994:	ldr	r3, [r2, #4]
   2a998:	b	2a9bc <ftello64@plt+0x1937c>
   2a99c:	cmp	r1, #17
   2a9a0:	beq	2ac54 <ftello64@plt+0x19614>
   2a9a4:	cmp	r3, #0
   2a9a8:	beq	2a9e4 <ftello64@plt+0x193a4>
   2a9ac:	ldrb	r1, [r3, #24]
   2a9b0:	ldr	r7, [r3, #4]
   2a9b4:	mov	lr, r3
   2a9b8:	mov	r3, r7
   2a9bc:	cmp	r1, #4
   2a9c0:	bne	2a99c <ftello64@plt+0x1935c>
   2a9c4:	ldr	r7, [lr, #20]
   2a9c8:	cmp	r3, #0
   2a9cc:	ldr	r1, [r5, #80]	; 0x50
   2a9d0:	ldr	r7, [r0, r7, lsl #2]
   2a9d4:	orr	r1, r1, r8, lsl r7
   2a9d8:	str	r7, [lr, #20]
   2a9dc:	str	r1, [r5, #80]	; 0x50
   2a9e0:	bne	2a9ac <ftello64@plt+0x1936c>
   2a9e4:	mov	r1, #0
   2a9e8:	b	2a9f0 <ftello64@plt+0x193b0>
   2a9ec:	mov	lr, r3
   2a9f0:	ldr	r3, [lr, #8]
   2a9f4:	cmp	r3, r1
   2a9f8:	cmpne	r3, #0
   2a9fc:	bne	2a9ac <ftello64@plt+0x1936c>
   2aa00:	ldr	r3, [lr]
   2aa04:	mov	r1, lr
   2aa08:	cmp	r3, #0
   2aa0c:	bne	2a9ec <ftello64@plt+0x193ac>
   2aa10:	cmp	ip, #0
   2aa14:	beq	2aa44 <ftello64@plt+0x19404>
   2aa18:	ldr	r3, [r0]
   2aa1c:	cmp	r3, #0
   2aa20:	bne	2aa54 <ftello64@plt+0x19414>
   2aa24:	mov	r1, r0
   2aa28:	b	2aa38 <ftello64@plt+0x193f8>
   2aa2c:	ldr	lr, [r1, #4]!
   2aa30:	cmp	lr, r3
   2aa34:	bne	2aa54 <ftello64@plt+0x19414>
   2aa38:	add	r3, r3, #1
   2aa3c:	cmp	r3, ip
   2aa40:	bne	2aa2c <ftello64@plt+0x193ec>
   2aa44:	bl	15568 <ftello64@plt+0x3f28>
   2aa48:	ldr	r2, [r5, #52]	; 0x34
   2aa4c:	mov	r3, #0
   2aa50:	str	r3, [r5, #132]	; 0x84
   2aa54:	mov	r7, #0
   2aa58:	mov	r8, r2
   2aa5c:	ldr	r3, [r8, #4]
   2aa60:	cmp	r3, #0
   2aa64:	beq	2aa78 <ftello64@plt+0x19438>
   2aa68:	mov	r8, r3
   2aa6c:	ldr	r3, [r8, #4]
   2aa70:	cmp	r3, #0
   2aa74:	bne	2aa68 <ftello64@plt+0x19428>
   2aa78:	ldr	r2, [r8, #8]
   2aa7c:	cmp	r2, #0
   2aa80:	bne	2aa58 <ftello64@plt+0x19418>
   2aa84:	mov	r3, r2
   2aa88:	b	2aad0 <ftello64@plt+0x19490>
   2aa8c:	cmp	r3, #0
   2aa90:	beq	2aaac <ftello64@plt+0x1946c>
   2aa94:	ldrb	r2, [r3, #24]
   2aa98:	cmp	r2, #17
   2aa9c:	beq	2ab18 <ftello64@plt+0x194d8>
   2aaa0:	ldr	r3, [sp, #48]	; 0x30
   2aaa4:	cmp	r3, #0
   2aaa8:	bne	2b468 <ftello64@plt+0x19e28>
   2aaac:	ldr	r2, [r8]
   2aab0:	cmp	r2, #0
   2aab4:	beq	2acb0 <ftello64@plt+0x19670>
   2aab8:	ldr	r3, [r2, #8]
   2aabc:	cmp	r3, #0
   2aac0:	cmpne	r8, r3
   2aac4:	bne	2b6c8 <ftello64@plt+0x1a088>
   2aac8:	mov	r8, r2
   2aacc:	ldr	r2, [r2, #4]
   2aad0:	cmp	r2, #0
   2aad4:	str	r7, [sp, #48]	; 0x30
   2aad8:	beq	2aa8c <ftello64@plt+0x1944c>
   2aadc:	ldrb	r1, [r2, #24]
   2aae0:	cmp	r1, #17
   2aae4:	bne	2aa8c <ftello64@plt+0x1944c>
   2aae8:	mov	r1, r6
   2aaec:	add	r0, sp, #48	; 0x30
   2aaf0:	bl	227c8 <ftello64@plt+0x11188>
   2aaf4:	ldr	r3, [r8, #8]
   2aaf8:	cmp	r0, #0
   2aafc:	str	r0, [r8, #4]
   2ab00:	strne	r8, [r0]
   2ab04:	cmp	r3, #0
   2ab08:	beq	2aaa0 <ftello64@plt+0x19460>
   2ab0c:	ldrb	r2, [r3, #24]
   2ab10:	cmp	r2, #17
   2ab14:	bne	2aaa0 <ftello64@plt+0x19460>
   2ab18:	mov	r2, r3
   2ab1c:	mov	r1, r6
   2ab20:	add	r0, sp, #48	; 0x30
   2ab24:	bl	227c8 <ftello64@plt+0x11188>
   2ab28:	cmp	r0, #0
   2ab2c:	str	r0, [r8, #8]
   2ab30:	strne	r8, [r0]
   2ab34:	b	2aaa0 <ftello64@plt+0x19460>
   2ab38:	mov	r3, #12
   2ab3c:	str	r3, [sp, #36]	; 0x24
   2ab40:	mov	r0, r4
   2ab44:	bl	1eb40 <ftello64@plt+0xd500>
   2ab48:	ldr	r0, [sp, #36]	; 0x24
   2ab4c:	mov	r3, #0
   2ab50:	str	r3, [r6]
   2ab54:	str	r3, [r6, #4]
   2ab58:	add	sp, sp, #148	; 0x94
   2ab5c:	ldrd	r4, [sp]
   2ab60:	ldrd	r6, [sp, #8]
   2ab64:	ldrd	r8, [sp, #16]
   2ab68:	ldrd	sl, [sp, #24]
   2ab6c:	add	sp, sp, #32
   2ab70:	pop	{pc}		; (ldr pc, [sp], #4)
   2ab74:	mov	r1, r9
   2ab78:	add	r0, sp, #60	; 0x3c
   2ab7c:	bl	1a870 <ftello64@plt+0x9230>
   2ab80:	cmp	r0, #0
   2ab84:	bne	2a5a0 <ftello64@plt+0x18f60>
   2ab88:	ldrb	r2, [sp, #135]	; 0x87
   2ab8c:	ldr	r1, [r4, #92]	; 0x5c
   2ab90:	b	2a538 <ftello64@plt+0x18ef8>
   2ab94:	mov	r1, #1
   2ab98:	mov	r0, #32
   2ab9c:	bl	2eaa0 <ftello64@plt+0x1d460>
   2aba0:	cmp	r0, #0
   2aba4:	str	r0, [r4, #60]	; 0x3c
   2aba8:	beq	2ab38 <ftello64@plt+0x194f8>
   2abac:	str	r5, [sp, #12]
   2abb0:	mov	r5, r4
   2abb4:	lsl	fp, sl, #3
   2abb8:	mov	r4, #0
   2abbc:	b	2abe4 <ftello64@plt+0x195a4>
   2abc0:	cmp	r3, #0
   2abc4:	bne	2abd4 <ftello64@plt+0x19594>
   2abc8:	ldrb	r3, [r5, #88]	; 0x58
   2abcc:	orr	r3, r3, #8
   2abd0:	strb	r3, [r5, #88]	; 0x58
   2abd4:	add	r4, r4, #1
   2abd8:	add	fp, fp, #1
   2abdc:	cmp	r4, #32
   2abe0:	beq	2ac2c <ftello64@plt+0x195ec>
   2abe4:	mov	r0, fp
   2abe8:	bl	1152c <btowc@plt>
   2abec:	cmn	r0, #1
   2abf0:	bic	r3, fp, #127	; 0x7f
   2abf4:	beq	2abc0 <ftello64@plt+0x19580>
   2abf8:	ldr	r1, [r5, #60]	; 0x3c
   2abfc:	cmp	r3, #0
   2ac00:	mov	r2, #1
   2ac04:	ldr	r3, [r1, sl]
   2ac08:	orr	r3, r3, r2, lsl r4
   2ac0c:	str	r3, [r1, sl]
   2ac10:	bne	2abd4 <ftello64@plt+0x19594>
   2ac14:	cmp	r0, fp
   2ac18:	bne	2abc8 <ftello64@plt+0x19588>
   2ac1c:	add	r4, r4, #1
   2ac20:	add	fp, fp, #1
   2ac24:	cmp	r4, #32
   2ac28:	bne	2abe4 <ftello64@plt+0x195a4>
   2ac2c:	add	sl, sl, #4
   2ac30:	cmp	sl, #32
   2ac34:	bne	2abb4 <ftello64@plt+0x19574>
   2ac38:	mov	r4, r5
   2ac3c:	ldr	r5, [sp, #12]
   2ac40:	b	2a448 <ftello64@plt+0x18e08>
   2ac44:	str	r3, [sp, #36]	; 0x24
   2ac48:	str	r1, [sp, #88]	; 0x58
   2ac4c:	str	r1, [sp, #92]	; 0x5c
   2ac50:	b	2a6a8 <ftello64@plt+0x19068>
   2ac54:	cmp	r3, #0
   2ac58:	beq	2a9e4 <ftello64@plt+0x193a4>
   2ac5c:	ldrb	r1, [r3, #24]
   2ac60:	ldr	r7, [r3, #4]
   2ac64:	cmp	r1, #17
   2ac68:	bne	2a9b4 <ftello64@plt+0x19374>
   2ac6c:	ldr	r1, [r3, #20]
   2ac70:	cmp	r7, #0
   2ac74:	str	r7, [lr, #4]
   2ac78:	ldr	r3, [lr, #20]
   2ac7c:	strne	lr, [r7]
   2ac80:	cmp	r1, #31
   2ac84:	ldrle	r9, [r5, #80]	; 0x50
   2ac88:	ldr	r3, [r0, r3, lsl #2]
   2ac8c:	str	r3, [r0, r1, lsl #2]
   2ac90:	bicle	r1, r9, r8, lsl r1
   2ac94:	mov	r3, r7
   2ac98:	strle	r1, [r5, #80]	; 0x50
   2ac9c:	b	2a9a4 <ftello64@plt+0x19364>
   2aca0:	mov	r3, #12
   2aca4:	ldr	r5, [r6]
   2aca8:	str	r3, [sp, #36]	; 0x24
   2acac:	b	2a5a8 <ftello64@plt+0x18f68>
   2acb0:	ldr	r3, [r5, #52]	; 0x34
   2acb4:	mov	r7, r3
   2acb8:	ldr	r3, [r3, #4]
   2acbc:	cmp	r3, #0
   2acc0:	bne	2acb4 <ftello64@plt+0x19674>
   2acc4:	ldr	r3, [r7, #8]
   2acc8:	cmp	r3, #0
   2accc:	bne	2acb4 <ftello64@plt+0x19674>
   2acd0:	b	2ad18 <ftello64@plt+0x196d8>
   2acd4:	ldr	r3, [r7, #4]
   2acd8:	ldr	r2, [r3, #12]
   2acdc:	ldr	r3, [r3, #28]
   2ace0:	str	r2, [r7, #12]
   2ace4:	str	r3, [r7, #28]
   2ace8:	ldr	r1, [r7]
   2acec:	cmp	r1, #0
   2acf0:	beq	2ad74 <ftello64@plt+0x19734>
   2acf4:	ldr	r3, [r1, #8]
   2acf8:	sub	r2, r7, r3
   2acfc:	cmp	r3, #0
   2ad00:	clz	r2, r2
   2ad04:	mov	r7, r1
   2ad08:	lsr	r2, r2, #5
   2ad0c:	moveq	r2, #1
   2ad10:	cmp	r2, #0
   2ad14:	beq	2acb4 <ftello64@plt+0x19674>
   2ad18:	ldrb	r3, [r7, #24]
   2ad1c:	cmp	r3, #16
   2ad20:	beq	2acd4 <ftello64@plt+0x19694>
   2ad24:	add	r3, r7, #20
   2ad28:	mov	r0, r5
   2ad2c:	ldm	r3, {r1, r2}
   2ad30:	str	r7, [r7, #12]
   2ad34:	bl	1b2d0 <ftello64@plt+0x9c90>
   2ad38:	cmn	r0, #1
   2ad3c:	str	r0, [r7, #28]
   2ad40:	beq	2b494 <ftello64@plt+0x19e54>
   2ad44:	ldrb	r3, [r7, #24]
   2ad48:	cmp	r3, #12
   2ad4c:	bne	2ace8 <ftello64@plt+0x196a8>
   2ad50:	ldr	r3, [r5]
   2ad54:	ldr	r2, [r7, #20]
   2ad58:	add	r0, r3, r0, lsl #3
   2ad5c:	ldr	r3, [r0, #4]
   2ad60:	bfi	r3, r2, #8, #10
   2ad64:	str	r3, [r0, #4]
   2ad68:	ldr	r1, [r7]
   2ad6c:	cmp	r1, #0
   2ad70:	bne	2acf4 <ftello64@plt+0x196b4>
   2ad74:	ldr	fp, [r5, #52]	; 0x34
   2ad78:	mov	r3, fp
   2ad7c:	b	2ada8 <ftello64@plt+0x19768>
   2ad80:	cmp	r2, #0
   2ad84:	ldr	r1, [r3, #8]
   2ad88:	beq	2ade0 <ftello64@plt+0x197a0>
   2ad8c:	ldr	r0, [r3, #16]
   2ad90:	cmp	r1, #0
   2ad94:	str	r0, [r2, #16]
   2ad98:	beq	2ada4 <ftello64@plt+0x19764>
   2ad9c:	ldr	r3, [r3, #16]
   2ada0:	str	r3, [r1, #16]
   2ada4:	mov	r3, r2
   2ada8:	ldrb	r1, [r3, #24]
   2adac:	ldr	r2, [r3, #4]
   2adb0:	cmp	r1, #11
   2adb4:	beq	2add8 <ftello64@plt+0x19798>
   2adb8:	cmp	r1, #16
   2adbc:	bne	2ad80 <ftello64@plt+0x19740>
   2adc0:	ldr	r1, [r3, #8]
   2adc4:	ldr	r0, [r1, #12]
   2adc8:	str	r0, [r2, #16]
   2adcc:	ldr	r3, [r3, #16]
   2add0:	str	r3, [r1, #16]
   2add4:	b	2ada4 <ftello64@plt+0x19764>
   2add8:	str	r3, [r2, #16]
   2addc:	b	2ada4 <ftello64@plt+0x19764>
   2ade0:	cmp	r1, #0
   2ade4:	beq	2adf8 <ftello64@plt+0x197b8>
   2ade8:	ldr	r3, [r3, #16]
   2adec:	mov	r2, r1
   2adf0:	str	r3, [r1, #16]
   2adf4:	b	2ada4 <ftello64@plt+0x19764>
   2adf8:	ldr	r1, [r3]
   2adfc:	cmp	r1, #0
   2ae00:	bne	2ae0c <ftello64@plt+0x197cc>
   2ae04:	b	2ae2c <ftello64@plt+0x197ec>
   2ae08:	mov	r1, r2
   2ae0c:	ldr	r2, [r1, #8]
   2ae10:	cmp	r2, #0
   2ae14:	cmpne	r2, r3
   2ae18:	bne	2ada4 <ftello64@plt+0x19764>
   2ae1c:	ldr	r2, [r1]
   2ae20:	mov	r3, r1
   2ae24:	cmp	r2, #0
   2ae28:	bne	2ae08 <ftello64@plt+0x197c8>
   2ae2c:	mov	r7, #1
   2ae30:	mov	r9, #2
   2ae34:	str	r4, [sp, #20]
   2ae38:	ldrb	r2, [fp, #24]
   2ae3c:	ldr	r3, [fp, #28]
   2ae40:	sub	r2, r2, #2
   2ae44:	cmp	r2, #14
   2ae48:	ldrls	pc, [pc, r2, lsl #2]
   2ae4c:	b	2b000 <ftello64@plt+0x199c0>
   2ae50:	andeq	sl, r2, r4, lsl #30
   2ae54:	andeq	fp, r2, r0
   2ae58:	ldrdeq	sl, [r2], -r4
   2ae5c:	andeq	fp, r2, r0
   2ae60:	andeq	fp, r2, r0
   2ae64:	andeq	fp, r2, r0
   2ae68:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2ae6c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2ae70:	andeq	sl, r2, ip, lsl #29
   2ae74:	andeq	sl, r2, ip, lsl #29
   2ae78:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2ae7c:	andeq	fp, r2, r0
   2ae80:	andeq	fp, r2, r0
   2ae84:	andeq	fp, r2, r0
   2ae88:	andeq	sl, r2, r4, lsl #30
   2ae8c:	ldrb	r2, [r5, #88]	; 0x58
   2ae90:	add	r3, r3, r3, lsl #1
   2ae94:	mov	r0, #8
   2ae98:	orr	r2, r2, #1
   2ae9c:	strb	r2, [r5, #88]	; 0x58
   2aea0:	ldr	r2, [fp, #4]
   2aea4:	cmp	r2, #0
   2aea8:	ldrne	r2, [r2, #12]
   2aeac:	ldreq	r2, [fp, #16]
   2aeb0:	ldr	sl, [r2, #28]
   2aeb4:	ldr	r2, [fp, #8]
   2aeb8:	cmp	r2, #0
   2aebc:	ldrne	r2, [r2, #12]
   2aec0:	ldreq	r2, [fp, #16]
   2aec4:	ldr	r4, [r2, #28]
   2aec8:	ldr	r2, [r5, #20]
   2aecc:	add	r8, r2, r3, lsl #2
   2aed0:	str	r9, [r2, r3, lsl #2]
   2aed4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2aed8:	cmp	r0, #0
   2aedc:	str	r0, [r8, #8]
   2aee0:	beq	2b490 <ftello64@plt+0x19e50>
   2aee4:	cmp	sl, r4
   2aee8:	streq	r7, [r8, #4]
   2aeec:	streq	sl, [r0]
   2aef0:	beq	2af04 <ftello64@plt+0x198c4>
   2aef4:	str	r9, [r8, #4]
   2aef8:	strlt	sl, [r0]
   2aefc:	strlt	r4, [r0, #4]
   2af00:	stmge	r0, {r4, sl}
   2af04:	ldr	r3, [fp, #4]
   2af08:	cmp	r3, #0
   2af0c:	beq	2af1c <ftello64@plt+0x198dc>
   2af10:	mov	fp, r3
   2af14:	b	2ae38 <ftello64@plt+0x197f8>
   2af18:	mov	fp, r8
   2af1c:	ldr	r2, [fp, #8]
   2af20:	sub	r3, r2, r3
   2af24:	cmp	r2, #0
   2af28:	clz	r3, r3
   2af2c:	moveq	sl, #1
   2af30:	lsr	r3, r3, #5
   2af34:	movne	sl, r3
   2af38:	cmp	sl, #0
   2af3c:	beq	2b59c <ftello64@plt+0x19f5c>
   2af40:	ldr	r8, [fp]
   2af44:	mov	r3, fp
   2af48:	cmp	r8, #0
   2af4c:	bne	2af18 <ftello64@plt+0x198d8>
   2af50:	ldr	r4, [sp, #20]
   2af54:	mov	fp, r8
   2af58:	mov	r7, r8
   2af5c:	ldr	r2, [r5, #24]
   2af60:	add	r9, r7, r7, lsl #1
   2af64:	lsl	r9, r9, #2
   2af68:	add	r3, r2, r9
   2af6c:	ldr	r3, [r3, #4]
   2af70:	cmp	r3, #0
   2af74:	beq	2b04c <ftello64@plt+0x19a0c>
   2af78:	ldr	r3, [r5, #8]
   2af7c:	add	r7, r7, #1
   2af80:	cmp	r3, r7
   2af84:	bne	2af60 <ftello64@plt+0x19920>
   2af88:	cmp	fp, #0
   2af8c:	beq	2b088 <ftello64@plt+0x19a48>
   2af90:	mov	fp, #0
   2af94:	mov	r7, fp
   2af98:	b	2af60 <ftello64@plt+0x19920>
   2af9c:	ldr	r1, [fp, #16]
   2afa0:	add	r3, r3, r3, lsl #1
   2afa4:	mov	r0, #4
   2afa8:	ldr	r2, [r5, #20]
   2afac:	ldr	r8, [r1, #28]
   2afb0:	add	sl, r2, r3, lsl #2
   2afb4:	str	r7, [r2, r3, lsl #2]
   2afb8:	str	r7, [sl, #4]
   2afbc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2afc0:	cmp	r0, #0
   2afc4:	str	r0, [sl, #8]
   2afc8:	beq	2b7b4 <ftello64@plt+0x1a174>
   2afcc:	str	r8, [r0]
   2afd0:	b	2af04 <ftello64@plt+0x198c4>
   2afd4:	ldr	r1, [fp, #16]
   2afd8:	ldr	r2, [r5, #12]
   2afdc:	ldr	r8, [r1, #28]
   2afe0:	str	r8, [r2, r3, lsl #2]
   2afe4:	ldrb	r0, [fp, #24]
   2afe8:	cmp	r0, #4
   2afec:	bne	2af04 <ftello64@plt+0x198c4>
   2aff0:	ldr	r2, [r5, #20]
   2aff4:	add	r3, r3, r3, lsl #1
   2aff8:	add	sl, r2, r3, lsl #2
   2affc:	b	2afb4 <ftello64@plt+0x19974>
   2b000:	ldr	r1, [fp, #16]
   2b004:	ldr	r2, [r5, #12]
   2b008:	ldr	r1, [r1, #28]
   2b00c:	str	r1, [r2, r3, lsl #2]
   2b010:	b	2af04 <ftello64@plt+0x198c4>
   2b014:	ldr	r0, [sp, #56]	; 0x38
   2b018:	bl	15568 <ftello64@plt+0x3f28>
   2b01c:	ldr	r3, [r5, #8]
   2b020:	cmp	r3, r7
   2b024:	moveq	fp, r9
   2b028:	moveq	r7, fp
   2b02c:	movne	fp, sl
   2b030:	ldr	r2, [r5, #24]
   2b034:	add	r9, r7, r7, lsl #1
   2b038:	lsl	r9, r9, #2
   2b03c:	add	r1, r2, r9
   2b040:	ldr	r1, [r1, #4]
   2b044:	cmp	r1, #0
   2b048:	bne	2af7c <ftello64@plt+0x1993c>
   2b04c:	mov	r3, #1
   2b050:	mov	r2, r7
   2b054:	mov	r1, r5
   2b058:	add	r0, sp, #48	; 0x30
   2b05c:	bl	1fe08 <ftello64@plt+0xe7c8>
   2b060:	cmp	r0, #0
   2b064:	bne	2b464 <ftello64@plt+0x19e24>
   2b068:	ldr	r2, [r5, #24]
   2b06c:	add	r7, r7, #1
   2b070:	add	r9, r2, r9
   2b074:	ldr	r9, [r9, #4]
   2b078:	cmp	r9, #0
   2b07c:	beq	2b014 <ftello64@plt+0x199d4>
   2b080:	ldr	r3, [r5, #8]
   2b084:	b	2af80 <ftello64@plt+0x19940>
   2b088:	ldrb	r3, [r6, #28]
   2b08c:	tst	r3, #16
   2b090:	bne	2b0ac <ftello64@plt+0x19a6c>
   2b094:	ldr	r3, [r6, #24]
   2b098:	cmp	r3, #0
   2b09c:	beq	2b0ac <ftello64@plt+0x19a6c>
   2b0a0:	ldrb	r3, [r5, #88]	; 0x58
   2b0a4:	tst	r3, #1
   2b0a8:	bne	2b0b8 <ftello64@plt+0x19a78>
   2b0ac:	ldr	r3, [r5, #76]	; 0x4c
   2b0b0:	cmp	r3, #0
   2b0b4:	beq	2b1dc <ftello64@plt+0x19b9c>
   2b0b8:	add	r7, r7, r7, lsl #1
   2b0bc:	lsl	r0, r7, #2
   2b0c0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2b0c4:	cmp	r0, #0
   2b0c8:	str	r0, [r5, #28]
   2b0cc:	beq	2aca0 <ftello64@plt+0x19660>
   2b0d0:	ldr	r3, [r5, #8]
   2b0d4:	cmp	r3, #0
   2b0d8:	movne	r3, #0
   2b0dc:	movne	r2, r3
   2b0e0:	bne	2b0ec <ftello64@plt+0x19aac>
   2b0e4:	b	2b1dc <ftello64@plt+0x19b9c>
   2b0e8:	ldr	r0, [r5, #28]
   2b0ec:	add	ip, r3, r3, lsl #1
   2b0f0:	add	r3, r3, #1
   2b0f4:	add	r1, r0, ip, lsl #2
   2b0f8:	str	r2, [r0, ip, lsl #2]
   2b0fc:	str	r2, [r1, #4]
   2b100:	str	r2, [r1, #8]
   2b104:	ldr	r1, [r5, #8]
   2b108:	cmp	r1, r3
   2b10c:	bhi	2b0e8 <ftello64@plt+0x19aa8>
   2b110:	cmp	r1, #0
   2b114:	beq	2b1dc <ftello64@plt+0x19b9c>
   2b118:	ldr	ip, [r5, #24]
   2b11c:	mov	r3, #0
   2b120:	mov	sl, r3
   2b124:	str	r4, [sp, #20]
   2b128:	mov	r4, r3
   2b12c:	str	r8, [sp, #24]
   2b130:	str	fp, [sp, #28]
   2b134:	add	fp, ip, r4
   2b138:	ldmib	fp, {r3, r9}
   2b13c:	cmp	r3, #0
   2b140:	ble	2b1c4 <ftello64@plt+0x19b84>
   2b144:	sub	r9, r9, #4
   2b148:	mov	r8, #0
   2b14c:	b	2b16c <ftello64@plt+0x19b2c>
   2b150:	add	r3, r1, #1
   2b154:	add	r8, r8, #1
   2b158:	str	r3, [r7, #4]
   2b15c:	str	sl, [r0, r1, lsl #2]
   2b160:	ldr	r3, [fp, #4]
   2b164:	cmp	r8, r3
   2b168:	bge	2b1c0 <ftello64@plt+0x19b80>
   2b16c:	ldr	r3, [r9, #4]!
   2b170:	ldr	r2, [r5, #28]
   2b174:	add	r3, r3, r3, lsl #1
   2b178:	add	r7, r2, r3, lsl #2
   2b17c:	ldr	lr, [r2, r3, lsl #2]
   2b180:	ldr	r1, [r7, #4]
   2b184:	ldr	r0, [r7, #8]
   2b188:	cmp	lr, r1
   2b18c:	bne	2b150 <ftello64@plt+0x19b10>
   2b190:	add	r1, r1, #1
   2b194:	lsl	ip, r1, #1
   2b198:	lsl	r1, r1, #3
   2b19c:	str	ip, [r2, r3, lsl #2]
   2b1a0:	bl	2eb50 <ftello64@plt+0x1d510>
   2b1a4:	cmp	r0, #0
   2b1a8:	beq	2b490 <ftello64@plt+0x19e50>
   2b1ac:	ldr	ip, [r5, #24]
   2b1b0:	str	r0, [r7, #8]
   2b1b4:	ldr	r1, [r7, #4]
   2b1b8:	add	fp, ip, r4
   2b1bc:	b	2b150 <ftello64@plt+0x19b10>
   2b1c0:	ldr	r1, [r5, #8]
   2b1c4:	add	sl, sl, #1
   2b1c8:	add	r4, r4, #12
   2b1cc:	cmp	sl, r1
   2b1d0:	bcc	2b134 <ftello64@plt+0x19af4>
   2b1d4:	add	r4, sp, #20
   2b1d8:	ldm	r4, {r4, r8, fp}
   2b1dc:	mov	r1, #0
   2b1e0:	str	r1, [sp, #36]	; 0x24
   2b1e4:	ldr	r3, [sp, #12]
   2b1e8:	ldrb	r2, [r4, #88]	; 0x58
   2b1ec:	clz	r3, r3
   2b1f0:	lsr	r3, r3, #5
   2b1f4:	ands	r3, r3, r2, lsr #2
   2b1f8:	bne	2b4bc <ftello64@plt+0x19e7c>
   2b1fc:	ldr	r7, [r4, #24]
   2b200:	ldr	r3, [r4, #52]	; 0x34
   2b204:	ldr	r3, [r3, #12]
   2b208:	ldr	r3, [r3, #28]
   2b20c:	add	r2, r3, r3, lsl #1
   2b210:	str	r3, [r4, #72]	; 0x48
   2b214:	add	r7, r7, r2, lsl #2
   2b218:	ldr	r3, [r7, #4]
   2b21c:	cmp	r3, #0
   2b220:	str	r3, [sp, #52]	; 0x34
   2b224:	ble	2b474 <ftello64@plt+0x19e34>
   2b228:	lsl	r0, r3, #2
   2b22c:	str	r3, [sp, #48]	; 0x30
   2b230:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2b234:	cmp	r0, #0
   2b238:	mov	r8, r0
   2b23c:	str	r0, [sp, #56]	; 0x38
   2b240:	beq	2b7f4 <ftello64@plt+0x1a1b4>
   2b244:	ldr	r2, [r7, #4]
   2b248:	add	r5, sp, #48	; 0x30
   2b24c:	ldr	r1, [r7, #8]
   2b250:	lsl	r2, r2, #2
   2b254:	bl	1131c <memcpy@plt>
   2b258:	mov	r3, #0
   2b25c:	str	r3, [sp, #40]	; 0x28
   2b260:	ldr	r3, [r4, #76]	; 0x4c
   2b264:	cmp	r3, #0
   2b268:	ble	2b394 <ftello64@plt+0x19d54>
   2b26c:	ldr	r7, [sp, #52]	; 0x34
   2b270:	cmp	r7, #0
   2b274:	ble	2b394 <ftello64@plt+0x19d54>
   2b278:	mov	ip, #0
   2b27c:	b	2b290 <ftello64@plt+0x19c50>
   2b280:	add	ip, ip, #1
   2b284:	cmp	r7, ip
   2b288:	ble	2b394 <ftello64@plt+0x19d54>
   2b28c:	ldr	r8, [sp, #56]	; 0x38
   2b290:	ldr	r3, [r8, ip, lsl #2]
   2b294:	ldr	r0, [r4]
   2b298:	add	r9, r0, r3, lsl #3
   2b29c:	ldrb	r2, [r9, #4]
   2b2a0:	cmp	r2, #4
   2b2a4:	bne	2b280 <ftello64@plt+0x19c40>
   2b2a8:	sub	lr, r8, #4
   2b2ac:	mov	r1, #0
   2b2b0:	b	2b2c0 <ftello64@plt+0x19c80>
   2b2b4:	add	r1, r1, #1
   2b2b8:	cmp	r7, r1
   2b2bc:	beq	2b280 <ftello64@plt+0x19c40>
   2b2c0:	ldr	r2, [lr, #4]!
   2b2c4:	add	sl, r0, r2, lsl #3
   2b2c8:	ldrb	sl, [sl, #4]
   2b2cc:	cmp	sl, #9
   2b2d0:	bne	2b2b4 <ftello64@plt+0x19c74>
   2b2d4:	ldr	sl, [r0, r2, lsl #3]
   2b2d8:	ldr	r2, [r9]
   2b2dc:	cmp	sl, r2
   2b2e0:	bne	2b2b4 <ftello64@plt+0x19c74>
   2b2e4:	ldr	r1, [r4, #20]
   2b2e8:	add	r3, r3, r3, lsl #1
   2b2ec:	subs	r2, r7, #1
   2b2f0:	add	r3, r1, r3, lsl #2
   2b2f4:	moveq	r1, r2
   2b2f8:	ldr	r3, [r3, #8]
   2b2fc:	ldr	lr, [r3]
   2b300:	beq	2b35c <ftello64@plt+0x19d1c>
   2b304:	mov	r1, #0
   2b308:	add	r3, r2, r1
   2b30c:	lsr	r3, r3, #1
   2b310:	ldr	r0, [r8, r3, lsl #2]
   2b314:	cmp	lr, r0
   2b318:	bgt	2b454 <ftello64@plt+0x19e14>
   2b31c:	cmp	r3, r1
   2b320:	bls	2b35c <ftello64@plt+0x19d1c>
   2b324:	add	r2, r3, r1
   2b328:	lsr	r2, r2, #1
   2b32c:	ldr	r0, [r8, r2, lsl #2]
   2b330:	cmp	lr, r0
   2b334:	ble	2b354 <ftello64@plt+0x19d14>
   2b338:	b	2b448 <ftello64@plt+0x19e08>
   2b33c:	add	r3, r1, r2
   2b340:	lsr	r3, r3, #1
   2b344:	ldr	r0, [r8, r3, lsl #2]
   2b348:	cmp	lr, r0
   2b34c:	bgt	2b454 <ftello64@plt+0x19e14>
   2b350:	mov	r2, r3
   2b354:	cmp	r1, r2
   2b358:	bcc	2b33c <ftello64@plt+0x19cfc>
   2b35c:	ldr	r3, [r8, r1, lsl #2]
   2b360:	cmp	lr, r3
   2b364:	beq	2b280 <ftello64@plt+0x19c40>
   2b368:	ldr	r1, [r4, #24]
   2b36c:	add	lr, lr, lr, lsl #1
   2b370:	mov	r0, r5
   2b374:	add	r1, r1, lr, lsl #2
   2b378:	bl	1b980 <ftello64@plt+0xa340>
   2b37c:	cmp	r0, #0
   2b380:	bne	2b3d8 <ftello64@plt+0x19d98>
   2b384:	ldr	r7, [sp, #52]	; 0x34
   2b388:	mov	ip, #1
   2b38c:	cmp	r7, ip
   2b390:	bgt	2b28c <ftello64@plt+0x19c4c>
   2b394:	mov	r3, #0
   2b398:	mov	r2, r5
   2b39c:	mov	r1, r4
   2b3a0:	add	r0, sp, #40	; 0x28
   2b3a4:	bl	20994 <ftello64@plt+0xf354>
   2b3a8:	cmp	r0, #0
   2b3ac:	str	r0, [r4, #36]	; 0x24
   2b3b0:	beq	2b594 <ftello64@plt+0x19f54>
   2b3b4:	ldrsb	r3, [r0, #52]	; 0x34
   2b3b8:	cmp	r3, #0
   2b3bc:	strge	r0, [r4, #40]	; 0x28
   2b3c0:	strge	r0, [r4, #44]	; 0x2c
   2b3c4:	strge	r0, [r4, #48]	; 0x30
   2b3c8:	blt	2b530 <ftello64@plt+0x19ef0>
   2b3cc:	ldr	r0, [sp, #56]	; 0x38
   2b3d0:	bl	15568 <ftello64@plt+0x3f28>
   2b3d4:	mov	r0, #0
   2b3d8:	ldr	r5, [r6]
   2b3dc:	str	r0, [sp, #36]	; 0x24
   2b3e0:	ldr	r0, [r5, #56]	; 0x38
   2b3e4:	cmp	r0, #0
   2b3e8:	beq	2b3fc <ftello64@plt+0x19dbc>
   2b3ec:	ldr	r7, [r0]
   2b3f0:	bl	15568 <ftello64@plt+0x3f28>
   2b3f4:	subs	r0, r7, #0
   2b3f8:	bne	2b3ec <ftello64@plt+0x19dac>
   2b3fc:	mov	r3, #31
   2b400:	mov	r7, #0
   2b404:	ldr	r0, [r5, #16]
   2b408:	str	r7, [r5, #52]	; 0x34
   2b40c:	str	r7, [r5, #56]	; 0x38
   2b410:	str	r3, [r5, #64]	; 0x40
   2b414:	bl	15568 <ftello64@plt+0x3f28>
   2b418:	str	r7, [r5, #16]
   2b41c:	ldr	r0, [sp, #68]	; 0x44
   2b420:	bl	15568 <ftello64@plt+0x3f28>
   2b424:	ldr	r0, [sp, #72]	; 0x48
   2b428:	bl	15568 <ftello64@plt+0x3f28>
   2b42c:	ldrb	r3, [sp, #135]	; 0x87
   2b430:	cmp	r3, r7
   2b434:	bne	2b49c <ftello64@plt+0x19e5c>
   2b438:	ldr	r0, [sp, #36]	; 0x24
   2b43c:	cmp	r0, #0
   2b440:	beq	2ab58 <ftello64@plt+0x19518>
   2b444:	b	2a600 <ftello64@plt+0x18fc0>
   2b448:	mov	r1, r2
   2b44c:	mov	r2, r3
   2b450:	mov	r3, r1
   2b454:	add	r1, r3, #1
   2b458:	cmp	r1, r2
   2b45c:	bcc	2b308 <ftello64@plt+0x19cc8>
   2b460:	b	2b35c <ftello64@plt+0x19d1c>
   2b464:	mov	r3, r0
   2b468:	str	r3, [sp, #36]	; 0x24
   2b46c:	ldr	r5, [r6]
   2b470:	b	2a5a8 <ftello64@plt+0x18f68>
   2b474:	mov	r3, #0
   2b478:	add	r5, sp, #48	; 0x30
   2b47c:	str	r3, [sp, #40]	; 0x28
   2b480:	str	r3, [sp, #48]	; 0x30
   2b484:	str	r3, [r5, #4]
   2b488:	str	r3, [r5, #8]
   2b48c:	b	2b260 <ftello64@plt+0x19c20>
   2b490:	ldr	r4, [sp, #20]
   2b494:	mov	r3, #12
   2b498:	b	2b468 <ftello64@plt+0x19e28>
   2b49c:	ldr	r0, [sp, #64]	; 0x40
   2b4a0:	bl	15568 <ftello64@plt+0x3f28>
   2b4a4:	b	2b438 <ftello64@plt+0x19df8>
   2b4a8:	add	r0, sp, #60	; 0x3c
   2b4ac:	bl	1aa78 <ftello64@plt+0x9438>
   2b4b0:	ldr	r3, [sp, #12]
   2b4b4:	str	r3, [sp, #36]	; 0x24
   2b4b8:	b	2a6a8 <ftello64@plt+0x19068>
   2b4bc:	ldr	r2, [r6, #20]
   2b4c0:	cmp	r2, #0
   2b4c4:	bne	2b1fc <ftello64@plt+0x19bbc>
   2b4c8:	ldr	r5, [r4, #8]
   2b4cc:	cmp	r5, #0
   2b4d0:	beq	2b838 <ftello64@plt+0x1a1f8>
   2b4d4:	ldr	lr, [r4]
   2b4d8:	mov	r0, r2
   2b4dc:	mov	ip, r2
   2b4e0:	mov	r1, lr
   2b4e4:	ldrb	r2, [r1, #4]
   2b4e8:	sub	r2, r2, #1
   2b4ec:	cmp	r2, #11
   2b4f0:	ldrls	pc, [pc, r2, lsl #2]
   2b4f4:	b	2b868 <ftello64@plt+0x1a228>
   2b4f8:	andeq	fp, r2, r8, asr #14
   2b4fc:	andeq	fp, r2, r0, ror #13
   2b500:	andeq	fp, r2, r8, asr r7
   2b504:	andeq	fp, r2, r0, ror #13
   2b508:	ldrdeq	fp, [r2], -ip
   2b50c:	strdeq	fp, [r2], -ip
   2b510:	andeq	fp, r2, r8, ror #16
   2b514:	andeq	fp, r2, r0, ror #13
   2b518:	andeq	fp, r2, r0, ror #13
   2b51c:	andeq	fp, r2, r0, ror #13
   2b520:	andeq	fp, r2, r0, ror #13
   2b524:	muleq	r2, r0, r7
   2b528:	ldr	r2, [r5, #52]	; 0x34
   2b52c:	b	2aa54 <ftello64@plt+0x19414>
   2b530:	mov	r3, #1
   2b534:	mov	r2, r5
   2b538:	mov	r1, r4
   2b53c:	add	r0, sp, #40	; 0x28
   2b540:	bl	20994 <ftello64@plt+0xf354>
   2b544:	mov	r3, #2
   2b548:	mov	r2, r5
   2b54c:	str	r0, [r4, #40]	; 0x28
   2b550:	mov	r1, r4
   2b554:	add	r0, sp, #40	; 0x28
   2b558:	bl	20994 <ftello64@plt+0xf354>
   2b55c:	mov	r3, #6
   2b560:	mov	r2, r5
   2b564:	str	r0, [r4, #44]	; 0x2c
   2b568:	mov	r1, r4
   2b56c:	add	r0, sp, #40	; 0x28
   2b570:	bl	20994 <ftello64@plt+0xf354>
   2b574:	ldr	r3, [r4, #40]	; 0x28
   2b578:	str	r0, [r4, #48]	; 0x30
   2b57c:	cmp	r3, #0
   2b580:	beq	2b594 <ftello64@plt+0x19f54>
   2b584:	ldr	r3, [r4, #44]	; 0x2c
   2b588:	cmp	r0, #0
   2b58c:	cmpne	r3, #0
   2b590:	bne	2b3cc <ftello64@plt+0x19d8c>
   2b594:	ldr	r0, [sp, #40]	; 0x28
   2b598:	b	2b3d8 <ftello64@plt+0x19d98>
   2b59c:	mov	r3, r2
   2b5a0:	b	2af10 <ftello64@plt+0x198d0>
   2b5a4:	ldr	r5, [sp, #88]	; 0x58
   2b5a8:	ldr	r9, [sp, #96]	; 0x60
   2b5ac:	ldr	r3, [sp, #108]	; 0x6c
   2b5b0:	cmp	r9, r3
   2b5b4:	movge	r9, r3
   2b5b8:	cmp	r9, r5
   2b5bc:	ble	2b81c <ftello64@plt+0x1a1dc>
   2b5c0:	bl	11478 <__ctype_toupper_loc@plt>
   2b5c4:	b	2b5e4 <ftello64@plt+0x19fa4>
   2b5c8:	ldr	r2, [r0]
   2b5cc:	ldr	r3, [r2, r3, lsl #2]
   2b5d0:	strb	r3, [r8, r5]
   2b5d4:	add	r5, r5, #1
   2b5d8:	cmp	r9, r5
   2b5dc:	beq	2b61c <ftello64@plt+0x19fdc>
   2b5e0:	ldr	r8, [sp, #64]	; 0x40
   2b5e4:	ldr	r3, [sp, #60]	; 0x3c
   2b5e8:	ldr	r1, [sp, #84]	; 0x54
   2b5ec:	ldr	r2, [sp, #124]	; 0x7c
   2b5f0:	add	r3, r3, r5
   2b5f4:	ldrb	r3, [r3, r1]
   2b5f8:	cmp	r2, #0
   2b5fc:	beq	2b5c8 <ftello64@plt+0x19f88>
   2b600:	ldrb	r2, [r2, r3]
   2b604:	ldr	r3, [r0]
   2b608:	ldr	r3, [r3, r2, lsl #2]
   2b60c:	strb	r3, [r8, r5]
   2b610:	add	r5, r5, #1
   2b614:	cmp	r9, r5
   2b618:	bne	2b5e0 <ftello64@plt+0x19fa0>
   2b61c:	mov	r3, #0
   2b620:	str	r3, [sp, #36]	; 0x24
   2b624:	str	r9, [sp, #88]	; 0x58
   2b628:	str	r9, [sp, #92]	; 0x5c
   2b62c:	b	2a6a8 <ftello64@plt+0x19068>
   2b630:	mov	r0, r4
   2b634:	mov	r1, #160	; 0xa0
   2b638:	bl	2eb50 <ftello64@plt+0x1d510>
   2b63c:	subs	r4, r0, #0
   2b640:	beq	2b824 <ftello64@plt+0x1a1e4>
   2b644:	mov	r3, #160	; 0xa0
   2b648:	str	r4, [r6]
   2b64c:	str	r3, [r6, #4]
   2b650:	b	2a334 <ftello64@plt+0x18cf4>
   2b654:	mov	sl, r5
   2b658:	mov	r1, #1
   2b65c:	b	2a394 <ftello64@plt+0x18d54>
   2b660:	mov	r7, r8
   2b664:	mov	r9, r8
   2b668:	b	2a8fc <ftello64@plt+0x192bc>
   2b66c:	ldr	r0, [sp, #64]	; 0x40
   2b670:	bl	15568 <ftello64@plt+0x3f28>
   2b674:	b	2a600 <ftello64@plt+0x18fc0>
   2b678:	cmp	r9, #0
   2b67c:	movne	r8, #1
   2b680:	bne	2a7a0 <ftello64@plt+0x19160>
   2b684:	ldr	r5, [r6]
   2b688:	mov	r2, #12
   2b68c:	mov	r3, #0
   2b690:	str	r2, [sp, #36]	; 0x24
   2b694:	str	r3, [r4, #52]	; 0x34
   2b698:	b	2a5a8 <ftello64@plt+0x18f68>
   2b69c:	mov	r0, #996	; 0x3e4
   2b6a0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2b6a4:	subs	r7, r0, #0
   2b6a8:	beq	2b678 <ftello64@plt+0x1a038>
   2b6ac:	ldr	r1, [r5, #56]	; 0x38
   2b6b0:	mov	r3, sl
   2b6b4:	mov	r2, #1
   2b6b8:	mov	r0, #4
   2b6bc:	str	r1, [r7]
   2b6c0:	str	r7, [r5, #56]	; 0x38
   2b6c4:	b	2a740 <ftello64@plt+0x19100>
   2b6c8:	mov	r2, r3
   2b6cc:	b	2aa58 <ftello64@plt+0x19418>
   2b6d0:	mov	r3, #0
   2b6d4:	str	r3, [sp, #36]	; 0x24
   2b6d8:	b	2a6a8 <ftello64@plt+0x19068>
   2b6dc:	mov	r0, r3
   2b6e0:	add	ip, ip, #1
   2b6e4:	add	r1, r1, #8
   2b6e8:	cmp	ip, r5
   2b6ec:	bne	2b4e4 <ftello64@plt+0x19ea4>
   2b6f0:	orr	fp, fp, r0
   2b6f4:	ands	fp, fp, #255	; 0xff
   2b6f8:	moveq	r0, fp
   2b6fc:	beq	2b83c <ftello64@plt+0x1a1fc>
   2b700:	add	ip, lr, ip, lsl #3
   2b704:	mov	r2, #7
   2b708:	b	2b720 <ftello64@plt+0x1a0e0>
   2b70c:	cmp	r3, #5
   2b710:	strbeq	r2, [lr, #4]
   2b714:	add	lr, lr, #8
   2b718:	cmp	ip, lr
   2b71c:	beq	2b83c <ftello64@plt+0x1a1fc>
   2b720:	ldrb	r3, [lr, #4]
   2b724:	cmp	r3, #1
   2b728:	bne	2b70c <ftello64@plt+0x1a0cc>
   2b72c:	ldrsb	r3, [lr]
   2b730:	cmp	r3, #0
   2b734:	bge	2b714 <ftello64@plt+0x1a0d4>
   2b738:	ldrb	r3, [lr, #6]
   2b73c:	bfc	r3, #5, #1
   2b740:	strb	r3, [lr, #6]
   2b744:	b	2b714 <ftello64@plt+0x1a0d4>
   2b748:	ldrsb	r2, [r1]
   2b74c:	cmp	r2, #0
   2b750:	movlt	fp, r3
   2b754:	b	2b6e0 <ftello64@plt+0x1a0a0>
   2b758:	ldr	r2, [r1]
   2b75c:	ldr	r7, [r2, #16]
   2b760:	cmp	r7, #0
   2b764:	bne	2b1fc <ftello64@plt+0x19bbc>
   2b768:	ldr	r7, [r2, #20]
   2b76c:	cmp	r7, #0
   2b770:	bne	2b1fc <ftello64@plt+0x19bbc>
   2b774:	ldr	r7, [r2, #24]
   2b778:	cmp	r7, #0
   2b77c:	bne	2b1fc <ftello64@plt+0x19bbc>
   2b780:	ldr	r2, [r2, #28]
   2b784:	cmp	r2, #0
   2b788:	beq	2b6e0 <ftello64@plt+0x1a0a0>
   2b78c:	b	2b1fc <ftello64@plt+0x19bbc>
   2b790:	ldr	r2, [r1]
   2b794:	cmp	r2, #32
   2b798:	beq	2b6e0 <ftello64@plt+0x1a0a0>
   2b79c:	bls	2b808 <ftello64@plt+0x1a1c8>
   2b7a0:	cmp	r2, #64	; 0x40
   2b7a4:	beq	2b6e0 <ftello64@plt+0x1a0a0>
   2b7a8:	cmp	r2, #128	; 0x80
   2b7ac:	beq	2b6e0 <ftello64@plt+0x1a0a0>
   2b7b0:	b	2b1fc <ftello64@plt+0x19bbc>
   2b7b4:	mov	r3, #12
   2b7b8:	ldr	r4, [sp, #20]
   2b7bc:	str	r0, [sl]
   2b7c0:	str	r0, [sl, #4]
   2b7c4:	b	2b468 <ftello64@plt+0x19e28>
   2b7c8:	mov	r0, #996	; 0x3e4
   2b7cc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2b7d0:	cmp	r0, #0
   2b7d4:	beq	2b684 <ftello64@plt+0x1a044>
   2b7d8:	ldr	ip, [r5, #56]	; 0x38
   2b7dc:	mov	r2, #4
   2b7e0:	mov	r3, #1
   2b7e4:	mov	r1, #0
   2b7e8:	str	ip, [r0]
   2b7ec:	str	r0, [r5, #56]	; 0x38
   2b7f0:	b	2a7c8 <ftello64@plt+0x19188>
   2b7f4:	mov	r0, #12
   2b7f8:	b	2b3d8 <ftello64@plt+0x19d98>
   2b7fc:	mov	r3, r8
   2b800:	mov	r7, r8
   2b804:	b	2a944 <ftello64@plt+0x19304>
   2b808:	cmp	r2, #16
   2b80c:	beq	2b6e0 <ftello64@plt+0x1a0a0>
   2b810:	b	2b1fc <ftello64@plt+0x19bbc>
   2b814:	mov	r1, r3
   2b818:	b	2a698 <ftello64@plt+0x19058>
   2b81c:	mov	r9, r5
   2b820:	b	2b61c <ftello64@plt+0x19fdc>
   2b824:	mov	r0, #12
   2b828:	b	2ab58 <ftello64@plt+0x19518>
   2b82c:	ldr	r5, [r6]
   2b830:	str	r8, [r4, #52]	; 0x34
   2b834:	b	2a5a8 <ftello64@plt+0x18f68>
   2b838:	mov	r0, r5
   2b83c:	ldrb	r3, [r4, #88]	; 0x58
   2b840:	mov	r1, #1
   2b844:	ldr	r2, [r4, #76]	; 0x4c
   2b848:	str	r1, [r4, #92]	; 0x5c
   2b84c:	and	r3, r3, #251	; 0xfb
   2b850:	cmp	r2, #0
   2b854:	movle	r2, r0
   2b858:	orrgt	r2, r0, #1
   2b85c:	bfi	r3, r2, #1, #1
   2b860:	strb	r3, [r4, #88]	; 0x58
   2b864:	b	2b1fc <ftello64@plt+0x19bbc>
   2b868:	bl	1161c <abort@plt>
   2b86c:	movw	r3, #14656	; 0x3940
   2b870:	movt	r3, #4
   2b874:	str	r4, [sp, #-8]!
   2b878:	ldr	r3, [r3]
   2b87c:	str	lr, [sp, #4]
   2b880:	mov	lr, r2
   2b884:	mov	r2, r1
   2b888:	ldrb	ip, [lr, #28]
   2b88c:	mov	r1, r0
   2b890:	mov	r0, lr
   2b894:	ubfx	r4, r3, #25, #1
   2b898:	bfi	ip, r4, #4, #1
   2b89c:	mvn	ip, ip, lsl #25
   2b8a0:	mvn	ip, ip, lsr #25
   2b8a4:	strb	ip, [lr, #28]
   2b8a8:	bl	2a2dc <ftello64@plt+0x18c9c>
   2b8ac:	subs	r3, r0, #0
   2b8b0:	beq	2b8e4 <ftello64@plt+0x1a2a4>
   2b8b4:	movw	r1, #8244	; 0x2034
   2b8b8:	movt	r1, #3
   2b8bc:	ldr	r4, [sp]
   2b8c0:	add	r3, r1, r3, lsl #2
   2b8c4:	add	r1, r1, #32
   2b8c8:	mov	r2, #5
   2b8cc:	mov	r0, #0
   2b8d0:	ldr	lr, [sp, #4]
   2b8d4:	add	sp, sp, #8
   2b8d8:	ldr	r3, [r3, #416]	; 0x1a0
   2b8dc:	add	r1, r1, r3
   2b8e0:	b	1137c <dcgettext@plt>
   2b8e4:	ldr	r4, [sp]
   2b8e8:	add	sp, sp, #4
   2b8ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2b8f0:	movw	r3, #14656	; 0x3940
   2b8f4:	movt	r3, #4
   2b8f8:	ldr	r2, [r3]
   2b8fc:	str	r0, [r3]
   2b900:	mov	r0, r2
   2b904:	bx	lr
   2b908:	strd	r4, [sp, #-16]!
   2b90c:	mov	r2, #256	; 0x100
   2b910:	mov	r4, r0
   2b914:	ldr	r5, [r0]
   2b918:	mov	r1, #0
   2b91c:	str	r6, [sp, #8]
   2b920:	ldr	r6, [r0, #16]
   2b924:	str	lr, [sp, #12]
   2b928:	mov	r0, r6
   2b92c:	bl	11520 <memset@plt>
   2b930:	ldr	r1, [r5, #36]	; 0x24
   2b934:	mov	r3, r6
   2b938:	mov	r0, r4
   2b93c:	add	r2, r1, #12
   2b940:	add	r1, r1, #8
   2b944:	bl	1d330 <ftello64@plt+0xbcf0>
   2b948:	ldr	r3, [r5, #36]	; 0x24
   2b94c:	ldr	r0, [r5, #40]	; 0x28
   2b950:	cmp	r3, r0
   2b954:	beq	2b970 <ftello64@plt+0x1a330>
   2b958:	add	r2, r0, #12
   2b95c:	add	r1, r0, #8
   2b960:	mov	r3, r6
   2b964:	mov	r0, r4
   2b968:	bl	1d330 <ftello64@plt+0xbcf0>
   2b96c:	ldr	r0, [r5, #36]	; 0x24
   2b970:	ldr	r1, [r5, #44]	; 0x2c
   2b974:	cmp	r1, r0
   2b978:	beq	2b994 <ftello64@plt+0x1a354>
   2b97c:	add	r2, r1, #12
   2b980:	mov	r0, r4
   2b984:	mov	r3, r6
   2b988:	add	r1, r1, #8
   2b98c:	bl	1d330 <ftello64@plt+0xbcf0>
   2b990:	ldr	r0, [r5, #36]	; 0x24
   2b994:	ldr	r1, [r5, #48]	; 0x30
   2b998:	cmp	r1, r0
   2b99c:	beq	2b9b4 <ftello64@plt+0x1a374>
   2b9a0:	add	r2, r1, #12
   2b9a4:	mov	r3, r6
   2b9a8:	add	r1, r1, #8
   2b9ac:	mov	r0, r4
   2b9b0:	bl	1d330 <ftello64@plt+0xbcf0>
   2b9b4:	ldrb	r3, [r4, #28]
   2b9b8:	mov	r0, #0
   2b9bc:	ldr	r6, [sp, #8]
   2b9c0:	orr	r3, r3, #8
   2b9c4:	strb	r3, [r4, #28]
   2b9c8:	ldrd	r4, [sp]
   2b9cc:	add	sp, sp, #12
   2b9d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2b9d4:	cmp	r3, r2
   2b9d8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2b9dc:	strd	r6, [sp, #8]
   2b9e0:	strd	r8, [sp, #16]
   2b9e4:	strd	sl, [sp, #24]
   2b9e8:	str	lr, [sp, #32]
   2b9ec:	sub	sp, sp, #52	; 0x34
   2b9f0:	movle	lr, #0
   2b9f4:	movgt	lr, #1
   2b9f8:	ldr	ip, [sp, #88]	; 0x58
   2b9fc:	orrs	lr, lr, r3, lsr #31
   2ba00:	ldrb	lr, [sp, #100]	; 0x64
   2ba04:	ldr	r8, [sp, #96]	; 0x60
   2ba08:	add	r7, r3, ip
   2ba0c:	str	lr, [sp, #36]	; 0x24
   2ba10:	ldr	lr, [r0]
   2ba14:	str	lr, [sp, #28]
   2ba18:	bne	2bd18 <ftello64@plt+0x1a6d8>
   2ba1c:	cmp	r7, r2
   2ba20:	mov	fp, r3
   2ba24:	str	r2, [sp, #32]
   2ba28:	mov	r4, r0
   2ba2c:	mov	r3, r2
   2ba30:	str	r1, [sp, #40]	; 0x28
   2ba34:	bgt	2bcc4 <ftello64@plt+0x1a684>
   2ba38:	cmp	ip, #0
   2ba3c:	cmpge	fp, r7
   2ba40:	bgt	2bcc4 <ftello64@plt+0x1a684>
   2ba44:	cmp	r7, #0
   2ba48:	blt	2bccc <ftello64@plt+0x1a68c>
   2ba4c:	cmp	fp, r7
   2ba50:	movgt	r2, #0
   2ba54:	movle	r2, #1
   2ba58:	ands	r3, r2, ip, lsr #31
   2ba5c:	bne	2bccc <ftello64@plt+0x1a68c>
   2ba60:	movw	r2, #0
   2ba64:	movt	r2, #0
   2ba68:	cmp	r2, #0
   2ba6c:	mov	r5, #1
   2ba70:	moveq	r5, r2
   2ba74:	movw	r2, #0
   2ba78:	movt	r2, #0
   2ba7c:	mov	r0, #1
   2ba80:	cmp	r2, #0
   2ba84:	moveq	r0, r2
   2ba88:	orr	r5, r5, r0
   2ba8c:	ands	r5, r5, #255	; 0xff
   2ba90:	beq	2baa4 <ftello64@plt+0x1a464>
   2ba94:	ldr	r3, [sp, #28]
   2ba98:	mov	r5, #1
   2ba9c:	add	r0, r3, #136	; 0x88
   2baa0:	bl	112f8 <pthread_mutex_lock@plt>
   2baa4:	ldrb	r0, [r4, #28]
   2baa8:	cmp	fp, r7
   2baac:	ubfx	r3, r0, #5, #2
   2bab0:	str	r3, [sp, #44]	; 0x2c
   2bab4:	bge	2bacc <ftello64@plt+0x1a48c>
   2bab8:	ldr	r2, [r4, #16]
   2babc:	cmp	r2, #0
   2bac0:	beq	2bacc <ftello64@plt+0x1a48c>
   2bac4:	tst	r0, #8
   2bac8:	beq	2bc6c <ftello64@plt+0x1a62c>
   2bacc:	ubfx	r2, r0, #4, #1
   2bad0:	cmp	r8, #0
   2bad4:	orreq	r2, r2, #1
   2bad8:	ands	r2, r2, #255	; 0xff
   2badc:	bne	2bc58 <ftello64@plt+0x1a618>
   2bae0:	and	r0, r0, #6
   2bae4:	ldr	ip, [r4, #24]
   2bae8:	cmp	r0, #4
   2baec:	beq	2bd28 <ftello64@plt+0x1a6e8>
   2baf0:	add	sl, ip, #1
   2baf4:	mov	r6, sl
   2baf8:	lsl	r0, sl, #3
   2bafc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2bb00:	subs	r9, r0, #0
   2bb04:	beq	2bd20 <ftello64@plt+0x1a6e0>
   2bb08:	mov	r3, fp
   2bb0c:	mov	r0, r4
   2bb10:	str	sl, [sp, #8]
   2bb14:	ldr	ip, [sp, #92]	; 0x5c
   2bb18:	ldr	r2, [sp, #32]
   2bb1c:	ldr	r1, [sp, #40]	; 0x28
   2bb20:	stm	sp, {r7, ip}
   2bb24:	ldr	ip, [sp, #44]	; 0x2c
   2bb28:	str	r9, [sp, #12]
   2bb2c:	str	ip, [sp, #16]
   2bb30:	bl	24cb0 <ftello64@plt+0x13670>
   2bb34:	cmp	r0, #0
   2bb38:	beq	2bb88 <ftello64@plt+0x1a548>
   2bb3c:	cmp	r0, #1
   2bb40:	mvneq	r4, #0
   2bb44:	beq	2bb4c <ftello64@plt+0x1a50c>
   2bb48:	mvn	r4, #1
   2bb4c:	mov	r0, r9
   2bb50:	bl	15568 <ftello64@plt+0x3f28>
   2bb54:	cmp	r5, #0
   2bb58:	beq	2bb68 <ftello64@plt+0x1a528>
   2bb5c:	ldr	r3, [sp, #28]
   2bb60:	add	r0, r3, #136	; 0x88
   2bb64:	bl	11250 <pthread_mutex_unlock@plt>
   2bb68:	mov	r0, r4
   2bb6c:	add	sp, sp, #52	; 0x34
   2bb70:	ldrd	r4, [sp]
   2bb74:	ldrd	r6, [sp, #8]
   2bb78:	ldrd	r8, [sp, #16]
   2bb7c:	ldrd	sl, [sp, #24]
   2bb80:	add	sp, sp, #32
   2bb84:	pop	{pc}		; (ldr pc, [sp], #4)
   2bb88:	cmp	r8, #0
   2bb8c:	beq	2bc3c <ftello64@plt+0x1a5fc>
   2bb90:	ldrb	r7, [r4, #28]
   2bb94:	add	sl, r6, #1
   2bb98:	ubfx	r7, r7, #1, #2
   2bb9c:	cmp	r7, #0
   2bba0:	beq	2bc7c <ftello64@plt+0x1a63c>
   2bba4:	cmp	r7, #1
   2bba8:	beq	2bd54 <ftello64@plt+0x1a714>
   2bbac:	ldr	fp, [r8]
   2bbb0:	mov	r7, #2
   2bbb4:	cmp	r6, #0
   2bbb8:	ble	2bdbc <ftello64@plt+0x1a77c>
   2bbbc:	ldrd	r0, [r8, #4]
   2bbc0:	add	lr, r9, r6, lsl #3
   2bbc4:	mov	r3, r9
   2bbc8:	mov	r2, r6
   2bbcc:	sub	r0, r0, #4
   2bbd0:	sub	r1, r1, #4
   2bbd4:	ldr	ip, [r3]
   2bbd8:	add	r3, r3, #8
   2bbdc:	str	ip, [r0, #4]!
   2bbe0:	ldr	ip, [r3, #-4]
   2bbe4:	cmp	r3, lr
   2bbe8:	str	ip, [r1, #4]!
   2bbec:	bne	2bbd4 <ftello64@plt+0x1a594>
   2bbf0:	ldr	fp, [r8]
   2bbf4:	cmp	r2, fp
   2bbf8:	bcs	2bc24 <ftello64@plt+0x1a5e4>
   2bbfc:	ldr	ip, [r8, #4]
   2bc00:	mvn	r3, #0
   2bc04:	ldr	r0, [r8, #8]
   2bc08:	str	r3, [r0, r2, lsl #2]
   2bc0c:	add	r6, r6, #1
   2bc10:	str	r3, [ip, r2, lsl #2]
   2bc14:	mov	r2, r6
   2bc18:	ldr	r1, [r8]
   2bc1c:	cmp	r1, r6
   2bc20:	bhi	2bc08 <ftello64@plt+0x1a5c8>
   2bc24:	ldrb	r3, [r4, #28]
   2bc28:	bfi	r3, r7, #1, #2
   2bc2c:	and	r2, r3, #6
   2bc30:	cmp	r2, #0
   2bc34:	strb	r3, [r4, #28]
   2bc38:	beq	2bb48 <ftello64@plt+0x1a508>
   2bc3c:	ldr	r3, [sp, #36]	; 0x24
   2bc40:	ldr	r4, [r9]
   2bc44:	cmp	r3, #0
   2bc48:	beq	2bb4c <ftello64@plt+0x1a50c>
   2bc4c:	ldr	r3, [r9, #4]
   2bc50:	sub	r4, r3, r4
   2bc54:	b	2bb4c <ftello64@plt+0x1a50c>
   2bc58:	mov	sl, #1
   2bc5c:	mov	r0, #8
   2bc60:	mov	r6, sl
   2bc64:	mov	r8, #0
   2bc68:	b	2bafc <ftello64@plt+0x1a4bc>
   2bc6c:	mov	r0, r4
   2bc70:	bl	2b908 <ftello64@plt+0x1a2c8>
   2bc74:	ldrb	r0, [r4, #28]
   2bc78:	b	2bacc <ftello64@plt+0x1a48c>
   2bc7c:	lsl	r7, sl, #2
   2bc80:	mov	fp, sl
   2bc84:	mov	r0, r7
   2bc88:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2bc8c:	cmp	r0, #0
   2bc90:	str	r0, [r8, #4]
   2bc94:	beq	2bdc8 <ftello64@plt+0x1a788>
   2bc98:	mov	r0, r7
   2bc9c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2bca0:	cmp	r0, #0
   2bca4:	mov	r7, r0
   2bca8:	str	r0, [r8, #8]
   2bcac:	movne	r7, #1
   2bcb0:	strne	sl, [r8]
   2bcb4:	bne	2bbb4 <ftello64@plt+0x1a574>
   2bcb8:	ldr	r0, [r8, #4]
   2bcbc:	bl	15568 <ftello64@plt+0x3f28>
   2bcc0:	b	2bc24 <ftello64@plt+0x1a5e4>
   2bcc4:	mov	r7, r3
   2bcc8:	b	2ba60 <ftello64@plt+0x1a420>
   2bccc:	movw	r2, #0
   2bcd0:	movt	r2, #0
   2bcd4:	cmp	r2, #0
   2bcd8:	mov	r5, #1
   2bcdc:	moveq	r5, r2
   2bce0:	movw	r2, #0
   2bce4:	movt	r2, #0
   2bce8:	mov	r1, #1
   2bcec:	cmp	r2, #0
   2bcf0:	moveq	r1, r2
   2bcf4:	orr	r5, r5, r1
   2bcf8:	ands	r5, r5, #255	; 0xff
   2bcfc:	movne	r7, #0
   2bd00:	bne	2ba94 <ftello64@plt+0x1a454>
   2bd04:	ldrb	r0, [r4, #28]
   2bd08:	mov	r7, r5
   2bd0c:	ubfx	r3, r0, #5, #2
   2bd10:	str	r3, [sp, #44]	; 0x2c
   2bd14:	b	2bacc <ftello64@plt+0x1a48c>
   2bd18:	mvn	r4, #0
   2bd1c:	b	2bb68 <ftello64@plt+0x1a528>
   2bd20:	mvn	r4, #1
   2bd24:	b	2bb54 <ftello64@plt+0x1a514>
   2bd28:	ldr	sl, [r8]
   2bd2c:	cmp	sl, ip
   2bd30:	bhi	2baf0 <ftello64@plt+0x1a4b0>
   2bd34:	cmp	sl, #0
   2bd38:	mov	r6, sl
   2bd3c:	bgt	2baf8 <ftello64@plt+0x1a4b8>
   2bd40:	mov	sl, #1
   2bd44:	mov	r8, r2
   2bd48:	mov	r6, sl
   2bd4c:	mov	r0, #8
   2bd50:	b	2bafc <ftello64@plt+0x1a4bc>
   2bd54:	ldr	fp, [r8]
   2bd58:	cmp	fp, sl
   2bd5c:	bcs	2bbb4 <ftello64@plt+0x1a574>
   2bd60:	lsl	fp, sl, #2
   2bd64:	ldr	r0, [r8, #4]
   2bd68:	mov	r1, fp
   2bd6c:	bl	2eb50 <ftello64@plt+0x1d510>
   2bd70:	subs	r2, r0, #0
   2bd74:	str	r2, [sp, #32]
   2bd78:	beq	2bdc8 <ftello64@plt+0x1a788>
   2bd7c:	mov	r1, fp
   2bd80:	ldr	r0, [r8, #8]
   2bd84:	bl	2eb50 <ftello64@plt+0x1d510>
   2bd88:	ldr	r2, [sp, #32]
   2bd8c:	subs	r1, r0, #0
   2bd90:	movne	fp, sl
   2bd94:	strne	sl, [r8]
   2bd98:	strne	r1, [r8, #8]
   2bd9c:	strne	r2, [r8, #4]
   2bda0:	bne	2bbb4 <ftello64@plt+0x1a574>
   2bda4:	mov	r0, r2
   2bda8:	str	r1, [sp, #32]
   2bdac:	bl	15568 <ftello64@plt+0x3f28>
   2bdb0:	ldr	r1, [sp, #32]
   2bdb4:	mov	r7, r1
   2bdb8:	b	2bc24 <ftello64@plt+0x1a5e4>
   2bdbc:	mov	r6, #0
   2bdc0:	mov	r2, r6
   2bdc4:	b	2bbf4 <ftello64@plt+0x1a5b4>
   2bdc8:	mov	r7, #0
   2bdcc:	b	2bc24 <ftello64@plt+0x1a5e4>
   2bdd0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2bdd4:	mov	r4, r0
   2bdd8:	mov	r0, #0
   2bddc:	tst	r2, #1
   2bde0:	movw	r5, #45820	; 0xb2fc
   2bde4:	movt	r5, #3
   2bde8:	movw	r3, #710	; 0x2c6
   2bdec:	movt	r3, #257	; 0x101
   2bdf0:	strd	r6, [sp, #8]
   2bdf4:	mov	r6, r2
   2bdf8:	str	r8, [sp, #16]
   2bdfc:	mov	r7, r1
   2be00:	movne	r8, r5
   2be04:	str	lr, [sp, #20]
   2be08:	moveq	r8, r3
   2be0c:	str	r0, [r4]
   2be10:	str	r0, [r4, #4]
   2be14:	str	r0, [r4, #8]
   2be18:	mov	r0, #256	; 0x100
   2be1c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2be20:	cmp	r0, #0
   2be24:	str	r0, [r4, #16]
   2be28:	beq	2bed4 <ftello64@plt+0x1a894>
   2be2c:	lsl	r5, r6, #21
   2be30:	ands	r2, r6, #4
   2be34:	and	r5, r5, #4194304	; 0x400000
   2be38:	orr	r5, r5, r8
   2be3c:	bne	2beac <ftello64@plt+0x1a86c>
   2be40:	ldrb	r3, [r4, #28]
   2be44:	ubfx	r6, r6, #3, #1
   2be48:	mov	r1, #0
   2be4c:	mov	r0, r7
   2be50:	str	r1, [r4, #20]
   2be54:	bfi	r3, r2, #7, #1
   2be58:	bfi	r3, r6, #4, #1
   2be5c:	strb	r3, [r4, #28]
   2be60:	bl	114cc <strlen@plt>
   2be64:	mov	r2, r0
   2be68:	mov	r3, r5
   2be6c:	mov	r1, r7
   2be70:	mov	r0, r4
   2be74:	bl	2a2dc <ftello64@plt+0x18c9c>
   2be78:	cmp	r0, #16
   2be7c:	mov	r5, r0
   2be80:	beq	2bebc <ftello64@plt+0x1a87c>
   2be84:	cmp	r0, #0
   2be88:	bne	2bec0 <ftello64@plt+0x1a880>
   2be8c:	mov	r0, r4
   2be90:	bl	2b908 <ftello64@plt+0x1a2c8>
   2be94:	mov	r0, r5
   2be98:	ldrd	r4, [sp]
   2be9c:	ldrd	r6, [sp, #8]
   2bea0:	ldr	r8, [sp, #16]
   2bea4:	add	sp, sp, #20
   2bea8:	pop	{pc}		; (ldr pc, [sp], #4)
   2beac:	bic	r5, r5, #64	; 0x40
   2beb0:	mov	r2, #1
   2beb4:	orr	r5, r5, #256	; 0x100
   2beb8:	b	2be40 <ftello64@plt+0x1a800>
   2bebc:	mov	r5, #8
   2bec0:	ldr	r0, [r4, #16]
   2bec4:	bl	15568 <ftello64@plt+0x3f28>
   2bec8:	mov	r3, #0
   2becc:	str	r3, [r4, #16]
   2bed0:	b	2be94 <ftello64@plt+0x1a854>
   2bed4:	mov	r5, #12
   2bed8:	b	2be94 <ftello64@plt+0x1a854>
   2bedc:	cmp	r0, #16
   2bee0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2bee4:	strd	r6, [sp, #8]
   2bee8:	str	r8, [sp, #16]
   2beec:	str	lr, [sp, #20]
   2bef0:	bhi	2bf6c <ftello64@plt+0x1a92c>
   2bef4:	movw	r1, #8244	; 0x2034
   2bef8:	movt	r1, #3
   2befc:	add	ip, r1, r0, lsl #2
   2bf00:	mov	r4, r3
   2bf04:	add	r1, r1, #32
   2bf08:	mov	r6, r2
   2bf0c:	mov	r0, #0
   2bf10:	ldr	r3, [ip, #416]	; 0x1a0
   2bf14:	mov	r2, #5
   2bf18:	add	r1, r1, r3
   2bf1c:	bl	1137c <dcgettext@plt>
   2bf20:	mov	r7, r0
   2bf24:	bl	114cc <strlen@plt>
   2bf28:	cmp	r4, #0
   2bf2c:	add	r5, r0, #1
   2bf30:	beq	2bf54 <ftello64@plt+0x1a914>
   2bf34:	cmp	r5, r4
   2bf38:	mov	r1, r7
   2bf3c:	subhi	r2, r4, #1
   2bf40:	movhi	r3, #0
   2bf44:	movls	r2, r5
   2bf48:	mov	r0, r6
   2bf4c:	strbhi	r3, [r6, r2]
   2bf50:	bl	1131c <memcpy@plt>
   2bf54:	mov	r0, r5
   2bf58:	ldrd	r4, [sp]
   2bf5c:	ldrd	r6, [sp, #8]
   2bf60:	ldr	r8, [sp, #16]
   2bf64:	add	sp, sp, #20
   2bf68:	pop	{pc}		; (ldr pc, [sp], #4)
   2bf6c:	bl	1161c <abort@plt>
   2bf70:	strd	r4, [sp, #-16]!
   2bf74:	mov	r4, r0
   2bf78:	ldr	r5, [r0]
   2bf7c:	str	r6, [sp, #8]
   2bf80:	str	lr, [sp, #12]
   2bf84:	cmp	r5, #0
   2bf88:	beq	2bfd0 <ftello64@plt+0x1a990>
   2bf8c:	movw	r2, #0
   2bf90:	movt	r2, #0
   2bf94:	cmp	r2, #0
   2bf98:	mov	r3, #1
   2bf9c:	moveq	r3, r2
   2bfa0:	movw	r2, #0
   2bfa4:	movt	r2, #0
   2bfa8:	mov	r1, #1
   2bfac:	cmp	r2, #0
   2bfb0:	moveq	r1, r2
   2bfb4:	orr	r3, r3, r1
   2bfb8:	tst	r3, #1
   2bfbc:	beq	2bfc8 <ftello64@plt+0x1a988>
   2bfc0:	add	r0, r5, #136	; 0x88
   2bfc4:	bl	112bc <pthread_mutex_destroy@plt>
   2bfc8:	mov	r0, r5
   2bfcc:	bl	1eb40 <ftello64@plt+0xd500>
   2bfd0:	mov	r5, #0
   2bfd4:	ldr	r0, [r4, #16]
   2bfd8:	str	r5, [r4]
   2bfdc:	str	r5, [r4, #4]
   2bfe0:	bl	15568 <ftello64@plt+0x3f28>
   2bfe4:	str	r5, [r4, #16]
   2bfe8:	ldr	r0, [r4, #20]
   2bfec:	bl	15568 <ftello64@plt+0x3f28>
   2bff0:	ldr	r6, [sp, #8]
   2bff4:	str	r5, [r4, #20]
   2bff8:	ldrd	r4, [sp]
   2bffc:	add	sp, sp, #12
   2c000:	pop	{pc}		; (ldr pc, [sp], #4)
   2c004:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2c008:	strd	r6, [sp, #8]
   2c00c:	strd	r8, [sp, #16]
   2c010:	strd	sl, [sp, #24]
   2c014:	str	lr, [sp, #32]
   2c018:	sub	sp, sp, #36	; 0x24
   2c01c:	ldr	r6, [sp, #72]	; 0x48
   2c020:	bics	ip, r6, #7
   2c024:	movne	r0, #2
   2c028:	bne	2c0e0 <ftello64@plt+0x1aaa0>
   2c02c:	ands	sl, r6, #4
   2c030:	mov	r7, r3
   2c034:	str	r2, [sp, #28]
   2c038:	mov	r8, r1
   2c03c:	mov	r5, r0
   2c040:	bne	2c0fc <ftello64@plt+0x1aabc>
   2c044:	mov	r0, r1
   2c048:	bl	114cc <strlen@plt>
   2c04c:	mov	r9, r0
   2c050:	movw	r2, #0
   2c054:	movt	r2, #0
   2c058:	ldr	fp, [r5]
   2c05c:	cmp	r2, #0
   2c060:	mov	r4, #1
   2c064:	moveq	r4, r2
   2c068:	movw	r2, #0
   2c06c:	movt	r2, #0
   2c070:	mov	r1, #1
   2c074:	cmp	r2, #0
   2c078:	moveq	r1, r2
   2c07c:	orr	r4, r4, r1
   2c080:	ands	r4, r4, #255	; 0xff
   2c084:	beq	2c090 <ftello64@plt+0x1aa50>
   2c088:	add	r0, fp, #136	; 0x88
   2c08c:	bl	112f8 <pthread_mutex_lock@plt>
   2c090:	ldrb	r2, [r5, #28]
   2c094:	tst	r2, #16
   2c098:	beq	2c108 <ftello64@plt+0x1aac8>
   2c09c:	mov	ip, #0
   2c0a0:	mov	r0, r5
   2c0a4:	str	r9, [sp]
   2c0a8:	mov	r3, sl
   2c0ac:	mov	r1, r8
   2c0b0:	mov	r2, r9
   2c0b4:	stmib	sp, {r9, ip}
   2c0b8:	str	ip, [sp, #12]
   2c0bc:	str	r6, [sp, #16]
   2c0c0:	bl	24cb0 <ftello64@plt+0x13670>
   2c0c4:	mov	r5, r0
   2c0c8:	cmp	r4, #0
   2c0cc:	beq	2c0d8 <ftello64@plt+0x1aa98>
   2c0d0:	add	r0, fp, #136	; 0x88
   2c0d4:	bl	11250 <pthread_mutex_unlock@plt>
   2c0d8:	adds	r0, r5, #0
   2c0dc:	movne	r0, #1
   2c0e0:	add	sp, sp, #36	; 0x24
   2c0e4:	ldrd	r4, [sp]
   2c0e8:	ldrd	r6, [sp, #8]
   2c0ec:	ldrd	r8, [sp, #16]
   2c0f0:	ldrd	sl, [sp, #24]
   2c0f4:	add	sp, sp, #32
   2c0f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c0fc:	ldr	sl, [r3]
   2c100:	ldr	r9, [r3, #4]
   2c104:	b	2c050 <ftello64@plt+0x1aa10>
   2c108:	ldr	ip, [sp, #28]
   2c10c:	mov	r0, r5
   2c110:	mov	r3, sl
   2c114:	mov	r1, r8
   2c118:	mov	r2, r9
   2c11c:	str	r9, [sp]
   2c120:	stmib	sp, {r9, ip}
   2c124:	str	r7, [sp, #12]
   2c128:	str	r6, [sp, #16]
   2c12c:	bl	24cb0 <ftello64@plt+0x13670>
   2c130:	mov	r5, r0
   2c134:	b	2c0c8 <ftello64@plt+0x1aa88>
   2c138:	cmp	r2, r3
   2c13c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2c140:	movge	ip, #0
   2c144:	movlt	ip, #1
   2c148:	strd	r6, [sp, #8]
   2c14c:	orrs	ip, ip, r3, lsr #31
   2c150:	strd	r8, [sp, #16]
   2c154:	strd	sl, [sp, #24]
   2c158:	str	lr, [sp, #32]
   2c15c:	sub	sp, sp, #44	; 0x2c
   2c160:	ldr	fp, [r0]
   2c164:	ldr	r8, [sp, #80]	; 0x50
   2c168:	bne	2c3a4 <ftello64@plt+0x1ad64>
   2c16c:	movw	lr, #0
   2c170:	movt	lr, #0
   2c174:	str	r1, [sp, #36]	; 0x24
   2c178:	cmp	lr, #0
   2c17c:	mov	ip, #1
   2c180:	moveq	ip, lr
   2c184:	movw	lr, #0
   2c188:	movt	lr, #0
   2c18c:	mov	r6, #1
   2c190:	cmp	lr, #0
   2c194:	mov	r4, r3
   2c198:	moveq	r6, lr
   2c19c:	mov	r5, r0
   2c1a0:	orr	r3, ip, r6
   2c1a4:	mov	r7, r2
   2c1a8:	ands	r3, r3, #255	; 0xff
   2c1ac:	str	r3, [sp, #28]
   2c1b0:	beq	2c1bc <ftello64@plt+0x1ab7c>
   2c1b4:	add	r0, fp, #136	; 0x88
   2c1b8:	bl	112f8 <pthread_mutex_lock@plt>
   2c1bc:	ldrb	r2, [r5, #28]
   2c1c0:	ubfx	r3, r2, #4, #1
   2c1c4:	ubfx	r1, r2, #5, #2
   2c1c8:	cmp	r8, #0
   2c1cc:	orreq	r3, r3, #1
   2c1d0:	ands	r3, r3, #255	; 0xff
   2c1d4:	str	r1, [sp, #32]
   2c1d8:	bne	2c33c <ftello64@plt+0x1acfc>
   2c1dc:	and	r2, r2, #6
   2c1e0:	ldr	r1, [r5, #24]
   2c1e4:	cmp	r2, #4
   2c1e8:	beq	2c3b4 <ftello64@plt+0x1ad74>
   2c1ec:	add	sl, r1, #1
   2c1f0:	mov	r6, sl
   2c1f4:	lsl	r0, sl, #3
   2c1f8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2c1fc:	subs	r9, r0, #0
   2c200:	beq	2c3ac <ftello64@plt+0x1ad6c>
   2c204:	ldr	ip, [sp, #32]
   2c208:	mov	r2, r7
   2c20c:	mov	r3, r4
   2c210:	mov	r0, r5
   2c214:	stm	sp, {r4, r7, sl}
   2c218:	str	r9, [sp, #12]
   2c21c:	str	ip, [sp, #16]
   2c220:	ldr	r1, [sp, #36]	; 0x24
   2c224:	bl	24cb0 <ftello64@plt+0x13670>
   2c228:	cmp	r0, #0
   2c22c:	beq	2c27c <ftello64@plt+0x1ac3c>
   2c230:	cmp	r0, #1
   2c234:	mvneq	r4, #0
   2c238:	beq	2c240 <ftello64@plt+0x1ac00>
   2c23c:	mvn	r4, #1
   2c240:	mov	r0, r9
   2c244:	bl	15568 <ftello64@plt+0x3f28>
   2c248:	ldr	r3, [sp, #28]
   2c24c:	cmp	r3, #0
   2c250:	beq	2c25c <ftello64@plt+0x1ac1c>
   2c254:	add	r0, fp, #136	; 0x88
   2c258:	bl	11250 <pthread_mutex_unlock@plt>
   2c25c:	mov	r0, r4
   2c260:	add	sp, sp, #44	; 0x2c
   2c264:	ldrd	r4, [sp]
   2c268:	ldrd	r6, [sp, #8]
   2c26c:	ldrd	r8, [sp, #16]
   2c270:	ldrd	sl, [sp, #24]
   2c274:	add	sp, sp, #32
   2c278:	pop	{pc}		; (ldr pc, [sp], #4)
   2c27c:	cmp	r8, #0
   2c280:	beq	2c330 <ftello64@plt+0x1acf0>
   2c284:	ldrb	r7, [r5, #28]
   2c288:	add	sl, r6, #1
   2c28c:	ubfx	r7, r7, #1, #2
   2c290:	cmp	r7, #0
   2c294:	beq	2c350 <ftello64@plt+0x1ad10>
   2c298:	cmp	r7, #1
   2c29c:	beq	2c3e0 <ftello64@plt+0x1ada0>
   2c2a0:	ldr	r3, [r8]
   2c2a4:	mov	r7, #2
   2c2a8:	cmp	r6, #0
   2c2ac:	ble	2c450 <ftello64@plt+0x1ae10>
   2c2b0:	ldrd	r0, [r8, #4]
   2c2b4:	add	lr, r9, r6, lsl #3
   2c2b8:	mov	r3, r9
   2c2bc:	mov	r2, r6
   2c2c0:	sub	r0, r0, #4
   2c2c4:	sub	r1, r1, #4
   2c2c8:	ldr	ip, [r3]
   2c2cc:	add	r3, r3, #8
   2c2d0:	str	ip, [r0, #4]!
   2c2d4:	ldr	ip, [r3, #-4]
   2c2d8:	cmp	r3, lr
   2c2dc:	str	ip, [r1, #4]!
   2c2e0:	bne	2c2c8 <ftello64@plt+0x1ac88>
   2c2e4:	ldr	r3, [r8]
   2c2e8:	cmp	r2, r3
   2c2ec:	bcs	2c318 <ftello64@plt+0x1acd8>
   2c2f0:	ldr	ip, [r8, #4]
   2c2f4:	mvn	r3, #0
   2c2f8:	ldr	r0, [r8, #8]
   2c2fc:	str	r3, [r0, r2, lsl #2]
   2c300:	add	r6, r6, #1
   2c304:	str	r3, [ip, r2, lsl #2]
   2c308:	mov	r2, r6
   2c30c:	ldr	r1, [r8]
   2c310:	cmp	r1, r6
   2c314:	bhi	2c2fc <ftello64@plt+0x1acbc>
   2c318:	ldrb	r3, [r5, #28]
   2c31c:	bfi	r3, r7, #1, #2
   2c320:	and	r2, r3, #6
   2c324:	cmp	r2, #0
   2c328:	strb	r3, [r5, #28]
   2c32c:	beq	2c23c <ftello64@plt+0x1abfc>
   2c330:	ldr	r3, [r9, #4]
   2c334:	sub	r4, r3, r4
   2c338:	b	2c240 <ftello64@plt+0x1ac00>
   2c33c:	mov	sl, #1
   2c340:	mov	r0, #8
   2c344:	mov	r6, sl
   2c348:	mov	r8, #0
   2c34c:	b	2c1f8 <ftello64@plt+0x1abb8>
   2c350:	lsl	r7, sl, #2
   2c354:	str	sl, [sp, #32]
   2c358:	mov	r0, r7
   2c35c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2c360:	cmp	r0, #0
   2c364:	str	r0, [r8, #4]
   2c368:	ldr	r3, [sp, #32]
   2c36c:	beq	2c45c <ftello64@plt+0x1ae1c>
   2c370:	mov	r0, r7
   2c374:	str	r3, [sp, #32]
   2c378:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2c37c:	ldr	r3, [sp, #32]
   2c380:	cmp	r0, #0
   2c384:	mov	r7, r0
   2c388:	movne	r7, #1
   2c38c:	str	r0, [r8, #8]
   2c390:	strne	r3, [r8]
   2c394:	bne	2c2a8 <ftello64@plt+0x1ac68>
   2c398:	ldr	r0, [r8, #4]
   2c39c:	bl	15568 <ftello64@plt+0x3f28>
   2c3a0:	b	2c318 <ftello64@plt+0x1acd8>
   2c3a4:	mvn	r4, #0
   2c3a8:	b	2c25c <ftello64@plt+0x1ac1c>
   2c3ac:	mvn	r4, #1
   2c3b0:	b	2c248 <ftello64@plt+0x1ac08>
   2c3b4:	ldr	sl, [r8]
   2c3b8:	cmp	sl, r1
   2c3bc:	bhi	2c1ec <ftello64@plt+0x1abac>
   2c3c0:	cmp	sl, #0
   2c3c4:	mov	r6, sl
   2c3c8:	bgt	2c1f4 <ftello64@plt+0x1abb4>
   2c3cc:	mov	sl, #1
   2c3d0:	mov	r8, r3
   2c3d4:	mov	r6, sl
   2c3d8:	mov	r0, #8
   2c3dc:	b	2c1f8 <ftello64@plt+0x1abb8>
   2c3e0:	ldr	r3, [r8]
   2c3e4:	cmp	r3, sl
   2c3e8:	bcs	2c2a8 <ftello64@plt+0x1ac68>
   2c3ec:	lsl	r3, sl, #2
   2c3f0:	ldr	r0, [r8, #4]
   2c3f4:	mov	r1, r3
   2c3f8:	str	r3, [sp, #36]	; 0x24
   2c3fc:	bl	2eb50 <ftello64@plt+0x1d510>
   2c400:	subs	r2, r0, #0
   2c404:	str	r2, [sp, #32]
   2c408:	beq	2c45c <ftello64@plt+0x1ae1c>
   2c40c:	ldr	r3, [sp, #36]	; 0x24
   2c410:	ldr	r0, [r8, #8]
   2c414:	mov	r1, r3
   2c418:	bl	2eb50 <ftello64@plt+0x1d510>
   2c41c:	ldr	r2, [sp, #32]
   2c420:	subs	r1, r0, #0
   2c424:	movne	r3, sl
   2c428:	strne	sl, [r8]
   2c42c:	strne	r1, [r8, #8]
   2c430:	strne	r2, [r8, #4]
   2c434:	bne	2c2a8 <ftello64@plt+0x1ac68>
   2c438:	mov	r0, r2
   2c43c:	str	r1, [sp, #32]
   2c440:	bl	15568 <ftello64@plt+0x3f28>
   2c444:	ldr	r1, [sp, #32]
   2c448:	mov	r7, r1
   2c44c:	b	2c318 <ftello64@plt+0x1acd8>
   2c450:	mov	r6, #0
   2c454:	mov	r2, r6
   2c458:	b	2c2e8 <ftello64@plt+0x1aca8>
   2c45c:	mov	r7, #0
   2c460:	b	2c318 <ftello64@plt+0x1acd8>
   2c464:	str	r4, [sp, #-8]!
   2c468:	mov	r4, #0
   2c46c:	str	lr, [sp, #4]
   2c470:	sub	sp, sp, #16
   2c474:	ldr	lr, [sp, #24]
   2c478:	ldr	ip, [sp, #28]
   2c47c:	str	lr, [sp]
   2c480:	str	r4, [sp, #12]
   2c484:	stmib	sp, {r2, ip}
   2c488:	bl	2b9d4 <ftello64@plt+0x1a394>
   2c48c:	add	sp, sp, #16
   2c490:	ldr	r4, [sp]
   2c494:	add	sp, sp, #4
   2c498:	pop	{pc}		; (ldr pc, [sp], #4)
   2c49c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2c4a0:	strd	r6, [sp, #8]
   2c4a4:	mov	r7, r3
   2c4a8:	strd	r8, [sp, #16]
   2c4ac:	str	sl, [sp, #24]
   2c4b0:	str	lr, [sp, #28]
   2c4b4:	sub	sp, sp, #24
   2c4b8:	ldr	r5, [sp, #56]	; 0x38
   2c4bc:	ldr	r6, [sp, #68]	; 0x44
   2c4c0:	orr	r3, r5, r2
   2c4c4:	orrs	r3, r3, r6
   2c4c8:	bmi	2c584 <ftello64@plt+0x1af44>
   2c4cc:	adds	r9, r2, r5
   2c4d0:	mov	r4, r2
   2c4d4:	bvs	2c584 <ftello64@plt+0x1af44>
   2c4d8:	cmp	r5, #0
   2c4dc:	mov	sl, r0
   2c4e0:	beq	2c58c <ftello64@plt+0x1af4c>
   2c4e4:	cmp	r2, #0
   2c4e8:	str	r1, [sp, #20]
   2c4ec:	moveq	r8, r2
   2c4f0:	bne	2c550 <ftello64@plt+0x1af10>
   2c4f4:	ldr	r0, [sp, #64]	; 0x40
   2c4f8:	mov	r3, #1
   2c4fc:	mov	ip, #0
   2c500:	mov	r2, r9
   2c504:	mov	r1, r7
   2c508:	str	ip, [sp]
   2c50c:	str	r6, [sp, #4]
   2c510:	str	r0, [sp, #8]
   2c514:	mov	r0, sl
   2c518:	str	r3, [sp, #12]
   2c51c:	ldr	r3, [sp, #60]	; 0x3c
   2c520:	bl	2b9d4 <ftello64@plt+0x1a394>
   2c524:	mov	r4, r0
   2c528:	mov	r0, r8
   2c52c:	bl	15568 <ftello64@plt+0x3f28>
   2c530:	mov	r0, r4
   2c534:	add	sp, sp, #24
   2c538:	ldrd	r4, [sp]
   2c53c:	ldrd	r6, [sp, #8]
   2c540:	ldrd	r8, [sp, #16]
   2c544:	ldr	sl, [sp, #24]
   2c548:	add	sp, sp, #28
   2c54c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c550:	mov	r0, r9
   2c554:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2c558:	subs	r8, r0, #0
   2c55c:	beq	2c584 <ftello64@plt+0x1af44>
   2c560:	mov	r2, r4
   2c564:	ldr	r1, [sp, #20]
   2c568:	bl	1131c <memcpy@plt>
   2c56c:	mov	r1, r7
   2c570:	mov	r2, r5
   2c574:	add	r0, r8, r4
   2c578:	mov	r7, r8
   2c57c:	bl	1131c <memcpy@plt>
   2c580:	b	2c4f4 <ftello64@plt+0x1aeb4>
   2c584:	mvn	r4, #1
   2c588:	b	2c530 <ftello64@plt+0x1aef0>
   2c58c:	mov	r7, r1
   2c590:	mov	r8, r5
   2c594:	b	2c4f4 <ftello64@plt+0x1aeb4>
   2c598:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2c59c:	strd	r6, [sp, #8]
   2c5a0:	mov	r7, r3
   2c5a4:	strd	r8, [sp, #16]
   2c5a8:	str	sl, [sp, #24]
   2c5ac:	str	lr, [sp, #28]
   2c5b0:	sub	sp, sp, #24
   2c5b4:	ldr	r5, [sp, #56]	; 0x38
   2c5b8:	ldr	r6, [sp, #72]	; 0x48
   2c5bc:	orr	r3, r5, r2
   2c5c0:	orrs	r3, r3, r6
   2c5c4:	bmi	2c67c <ftello64@plt+0x1b03c>
   2c5c8:	adds	r9, r2, r5
   2c5cc:	mov	r4, r2
   2c5d0:	bvs	2c67c <ftello64@plt+0x1b03c>
   2c5d4:	cmp	r5, #0
   2c5d8:	mov	sl, r0
   2c5dc:	beq	2c684 <ftello64@plt+0x1b044>
   2c5e0:	cmp	r2, #0
   2c5e4:	str	r1, [sp, #20]
   2c5e8:	moveq	r8, r2
   2c5ec:	bne	2c648 <ftello64@plt+0x1b008>
   2c5f0:	ldr	r3, [sp, #64]	; 0x40
   2c5f4:	mov	ip, #0
   2c5f8:	mov	r2, r9
   2c5fc:	mov	r1, r7
   2c600:	mov	r0, sl
   2c604:	stm	sp, {r3, r6}
   2c608:	ldr	r3, [sp, #68]	; 0x44
   2c60c:	str	ip, [sp, #12]
   2c610:	str	r3, [sp, #8]
   2c614:	ldr	r3, [sp, #60]	; 0x3c
   2c618:	bl	2b9d4 <ftello64@plt+0x1a394>
   2c61c:	mov	r4, r0
   2c620:	mov	r0, r8
   2c624:	bl	15568 <ftello64@plt+0x3f28>
   2c628:	mov	r0, r4
   2c62c:	add	sp, sp, #24
   2c630:	ldrd	r4, [sp]
   2c634:	ldrd	r6, [sp, #8]
   2c638:	ldrd	r8, [sp, #16]
   2c63c:	ldr	sl, [sp, #24]
   2c640:	add	sp, sp, #28
   2c644:	pop	{pc}		; (ldr pc, [sp], #4)
   2c648:	mov	r0, r9
   2c64c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2c650:	subs	r8, r0, #0
   2c654:	beq	2c67c <ftello64@plt+0x1b03c>
   2c658:	mov	r2, r4
   2c65c:	ldr	r1, [sp, #20]
   2c660:	bl	1131c <memcpy@plt>
   2c664:	mov	r1, r7
   2c668:	mov	r2, r5
   2c66c:	add	r0, r8, r4
   2c670:	mov	r7, r8
   2c674:	bl	1131c <memcpy@plt>
   2c678:	b	2c5f0 <ftello64@plt+0x1afb0>
   2c67c:	mvn	r4, #1
   2c680:	b	2c628 <ftello64@plt+0x1afe8>
   2c684:	mov	r7, r1
   2c688:	mov	r8, r5
   2c68c:	b	2c5f0 <ftello64@plt+0x1afb0>
   2c690:	cmp	r2, #0
   2c694:	beq	2c6bc <ftello64@plt+0x1b07c>
   2c698:	ldrb	ip, [r0, #28]
   2c69c:	push	{lr}		; (str lr, [sp, #-4]!)
   2c6a0:	mov	lr, #1
   2c6a4:	bfi	ip, lr, #1, #2
   2c6a8:	strb	ip, [r0, #28]
   2c6ac:	strd	r2, [r1]
   2c6b0:	ldr	r3, [sp, #4]
   2c6b4:	str	r3, [r1, #8]
   2c6b8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c6bc:	ldrb	r3, [r0, #28]
   2c6c0:	bfi	r3, r2, #1, #2
   2c6c4:	strb	r3, [r0, #28]
   2c6c8:	str	r2, [r1]
   2c6cc:	str	r2, [r1, #4]
   2c6d0:	str	r2, [r1, #8]
   2c6d4:	bx	lr
   2c6d8:	strd	r4, [sp, #-16]!
   2c6dc:	mov	r4, r1
   2c6e0:	mov	r1, #0
   2c6e4:	mov	r2, r4
   2c6e8:	mov	r5, r0
   2c6ec:	str	r6, [sp, #8]
   2c6f0:	str	lr, [sp, #12]
   2c6f4:	bl	1155c <memchr@plt>
   2c6f8:	cmp	r0, #0
   2c6fc:	ldr	r6, [sp, #8]
   2c700:	subne	r0, r0, r5
   2c704:	moveq	r0, r4
   2c708:	ldrd	r4, [sp]
   2c70c:	add	sp, sp, #12
   2c710:	addne	r0, r0, #1
   2c714:	pop	{pc}		; (ldr pc, [sp], #4)
   2c718:	movw	r3, #8828	; 0x227c
   2c71c:	movt	r3, #3
   2c720:	str	r4, [sp, #-8]!
   2c724:	movw	r1, #8848	; 0x2290
   2c728:	movt	r1, #3
   2c72c:	str	lr, [sp, #4]
   2c730:	movw	r0, #7932	; 0x1efc
   2c734:	movt	r0, #3
   2c738:	mov	r2, #163	; 0xa3
   2c73c:	bl	11634 <__assert_fail@plt>
   2c740:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2c744:	strd	r6, [sp, #8]
   2c748:	mov	r7, r1
   2c74c:	strd	r8, [sp, #16]
   2c750:	strd	sl, [sp, #24]
   2c754:	str	lr, [sp, #32]
   2c758:	sub	sp, sp, #76	; 0x4c
   2c75c:	bl	11388 <strdup@plt>
   2c760:	subs	r5, r0, #0
   2c764:	beq	2cc04 <ftello64@plt+0x1b5c4>
   2c768:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2c76c:	cmp	r0, #1
   2c770:	bls	2c99c <ftello64@plt+0x1b35c>
   2c774:	cmp	r7, #0
   2c778:	bne	2ca8c <ftello64@plt+0x1b44c>
   2c77c:	mov	r0, r5
   2c780:	str	r5, [sp, #32]
   2c784:	mov	sl, #0
   2c788:	bl	114cc <strlen@plt>
   2c78c:	add	fp, r5, r0
   2c790:	mov	r1, #0
   2c794:	mov	r0, #0
   2c798:	cmp	fp, r5
   2c79c:	str	fp, [sp, #12]
   2c7a0:	strb	sl, [sp, #16]
   2c7a4:	strd	r0, [sp, #20]
   2c7a8:	strb	sl, [sp, #28]
   2c7ac:	bls	2c958 <ftello64@plt+0x1b318>
   2c7b0:	movw	r3, #9756	; 0x261c
   2c7b4:	movt	r3, #3
   2c7b8:	mov	r7, sl
   2c7bc:	mov	r4, r5
   2c7c0:	mov	r6, r5
   2c7c4:	mov	r9, #1
   2c7c8:	str	r3, [sp, #4]
   2c7cc:	b	2c804 <ftello64@plt+0x1b1c4>
   2c7d0:	ldrb	r3, [sp, #40]	; 0x28
   2c7d4:	cmp	r3, #0
   2c7d8:	beq	2c884 <ftello64@plt+0x1b244>
   2c7dc:	ldr	r0, [sp, #44]	; 0x2c
   2c7e0:	bl	114c0 <iswspace@plt>
   2c7e4:	clz	r7, r0
   2c7e8:	lsr	r7, r7, #5
   2c7ec:	mov	r3, #0
   2c7f0:	cmp	r4, fp
   2c7f4:	strb	r3, [sp, #28]
   2c7f8:	str	r4, [sp, #32]
   2c7fc:	bcs	2ca64 <ftello64@plt+0x1b424>
   2c800:	mov	r6, r4
   2c804:	ldrb	r3, [sp, #16]
   2c808:	cmp	r3, #0
   2c80c:	addne	r8, sp, #20
   2c810:	bne	2c8a4 <ftello64@plt+0x1b264>
   2c814:	ldrb	r3, [r6]
   2c818:	ldr	r2, [sp, #4]
   2c81c:	lsr	r1, r3, #5
   2c820:	and	r3, r3, #31
   2c824:	ldr	r1, [r2, r1, lsl #2]
   2c828:	lsr	r3, r1, r3
   2c82c:	tst	r3, #1
   2c830:	beq	2c88c <ftello64@plt+0x1b24c>
   2c834:	str	r9, [sp, #36]	; 0x24
   2c838:	add	r4, r4, #1
   2c83c:	ldrb	r3, [r6]
   2c840:	strb	r9, [sp, #40]	; 0x28
   2c844:	str	r3, [sp, #44]	; 0x2c
   2c848:	cmp	r7, #0
   2c84c:	strb	r9, [sp, #28]
   2c850:	beq	2c7d0 <ftello64@plt+0x1b190>
   2c854:	cmp	r7, #1
   2c858:	beq	2c978 <ftello64@plt+0x1b338>
   2c85c:	cmp	r7, #2
   2c860:	bne	2c884 <ftello64@plt+0x1b244>
   2c864:	ldrb	r3, [sp, #40]	; 0x28
   2c868:	cmp	r3, #0
   2c86c:	beq	2c884 <ftello64@plt+0x1b244>
   2c870:	ldr	r0, [sp, #44]	; 0x2c
   2c874:	bl	114c0 <iswspace@plt>
   2c878:	cmp	r0, #0
   2c87c:	moveq	r7, #1
   2c880:	b	2c7ec <ftello64@plt+0x1b1ac>
   2c884:	mov	r7, #1
   2c888:	b	2c7ec <ftello64@plt+0x1b1ac>
   2c88c:	add	r8, sp, #20
   2c890:	mov	r0, r8
   2c894:	bl	11340 <mbsinit@plt>
   2c898:	cmp	r0, #0
   2c89c:	beq	2cc28 <ftello64@plt+0x1b5e8>
   2c8a0:	strb	r9, [sp, #16]
   2c8a4:	sub	r2, fp, r6
   2c8a8:	mov	r1, r6
   2c8ac:	mov	r3, r8
   2c8b0:	add	r0, sp, #44	; 0x2c
   2c8b4:	bl	2f068 <ftello64@plt+0x1da28>
   2c8b8:	cmn	r0, #1
   2c8bc:	mov	r4, r0
   2c8c0:	str	r0, [sp, #36]	; 0x24
   2c8c4:	beq	2ca48 <ftello64@plt+0x1b408>
   2c8c8:	cmn	r0, #2
   2c8cc:	ldr	r6, [sp, #32]
   2c8d0:	beq	2ca70 <ftello64@plt+0x1b430>
   2c8d4:	cmp	r0, #0
   2c8d8:	bne	2c8fc <ftello64@plt+0x1b2bc>
   2c8dc:	str	r9, [sp, #36]	; 0x24
   2c8e0:	ldrb	r3, [r6]
   2c8e4:	cmp	r3, #0
   2c8e8:	bne	2cc08 <ftello64@plt+0x1b5c8>
   2c8ec:	ldr	r3, [sp, #44]	; 0x2c
   2c8f0:	cmp	r3, #0
   2c8f4:	bne	2cbf8 <ftello64@plt+0x1b5b8>
   2c8f8:	mov	r4, #1
   2c8fc:	mov	r0, r8
   2c900:	strb	r9, [sp, #40]	; 0x28
   2c904:	add	r4, r6, r4
   2c908:	bl	11340 <mbsinit@plt>
   2c90c:	cmp	r0, #0
   2c910:	ldr	fp, [sp, #12]
   2c914:	movne	r3, #0
   2c918:	strbne	r3, [sp, #16]
   2c91c:	b	2c848 <ftello64@plt+0x1b208>
   2c920:	ldr	r4, [sp, #32]
   2c924:	mov	r3, #1
   2c928:	mov	r2, #0
   2c92c:	strb	r3, [sp, #28]
   2c930:	str	r3, [sp, #36]	; 0x24
   2c934:	strb	r2, [sp, #40]	; 0x28
   2c938:	mov	r0, r4
   2c93c:	bl	114cc <strlen@plt>
   2c940:	add	r2, r0, #1
   2c944:	mov	r1, r4
   2c948:	mov	r0, r5
   2c94c:	bl	112e0 <memmove@plt>
   2c950:	cmp	r7, #1
   2c954:	bne	2c77c <ftello64@plt+0x1b13c>
   2c958:	mov	r0, r5
   2c95c:	add	sp, sp, #76	; 0x4c
   2c960:	ldrd	r4, [sp]
   2c964:	ldrd	r6, [sp, #8]
   2c968:	ldrd	r8, [sp, #16]
   2c96c:	ldrd	sl, [sp, #24]
   2c970:	add	sp, sp, #32
   2c974:	pop	{pc}		; (ldr pc, [sp], #4)
   2c978:	ldrb	r3, [sp, #40]	; 0x28
   2c97c:	cmp	r3, #0
   2c980:	beq	2c7ec <ftello64@plt+0x1b1ac>
   2c984:	ldr	r0, [sp, #44]	; 0x2c
   2c988:	bl	114c0 <iswspace@plt>
   2c98c:	cmp	r0, #0
   2c990:	movne	sl, r6
   2c994:	movne	r7, #2
   2c998:	b	2c7ec <ftello64@plt+0x1b1ac>
   2c99c:	cmp	r7, #0
   2c9a0:	beq	2c9fc <ftello64@plt+0x1b3bc>
   2c9a4:	ldrb	r4, [r5]
   2c9a8:	cmp	r4, #0
   2c9ac:	beq	2cbfc <ftello64@plt+0x1b5bc>
   2c9b0:	bl	114a8 <__ctype_b_loc@plt>
   2c9b4:	mov	r6, r5
   2c9b8:	ldr	r2, [r0]
   2c9bc:	b	2c9cc <ftello64@plt+0x1b38c>
   2c9c0:	ldrb	r4, [r6, #1]!
   2c9c4:	cmp	r4, #0
   2c9c8:	beq	2c9dc <ftello64@plt+0x1b39c>
   2c9cc:	lsl	r4, r4, #1
   2c9d0:	ldrh	r3, [r2, r4]
   2c9d4:	tst	r3, #8192	; 0x2000
   2c9d8:	bne	2c9c0 <ftello64@plt+0x1b380>
   2c9dc:	mov	r0, r6
   2c9e0:	bl	114cc <strlen@plt>
   2c9e4:	add	r2, r0, #1
   2c9e8:	mov	r1, r6
   2c9ec:	mov	r0, r5
   2c9f0:	bl	112e0 <memmove@plt>
   2c9f4:	cmp	r7, #1
   2c9f8:	beq	2c958 <ftello64@plt+0x1b318>
   2c9fc:	mov	r0, r5
   2ca00:	bl	114cc <strlen@plt>
   2ca04:	sub	r0, r0, #1
   2ca08:	adds	r4, r5, r0
   2ca0c:	bcs	2c958 <ftello64@plt+0x1b318>
   2ca10:	bl	114a8 <__ctype_b_loc@plt>
   2ca14:	mov	r3, r4
   2ca18:	mov	ip, #0
   2ca1c:	ldr	r1, [r0]
   2ca20:	b	2ca30 <ftello64@plt+0x1b3f0>
   2ca24:	cmp	r5, r3
   2ca28:	strb	ip, [r3, #1]
   2ca2c:	bhi	2c958 <ftello64@plt+0x1b318>
   2ca30:	ldrb	r2, [r3], #-1
   2ca34:	lsl	r2, r2, #1
   2ca38:	ldrh	r2, [r1, r2]
   2ca3c:	tst	r2, #8192	; 0x2000
   2ca40:	bne	2ca24 <ftello64@plt+0x1b3e4>
   2ca44:	b	2c958 <ftello64@plt+0x1b318>
   2ca48:	mov	r3, #0
   2ca4c:	str	r9, [sp, #36]	; 0x24
   2ca50:	ldr	r6, [sp, #32]
   2ca54:	strb	r3, [sp, #40]	; 0x28
   2ca58:	ldr	fp, [sp, #12]
   2ca5c:	add	r4, r6, #1
   2ca60:	b	2c848 <ftello64@plt+0x1b208>
   2ca64:	cmp	r7, #2
   2ca68:	strbeq	r3, [sl]
   2ca6c:	b	2c958 <ftello64@plt+0x1b318>
   2ca70:	ldr	r4, [sp, #12]
   2ca74:	mov	r3, #0
   2ca78:	strb	r3, [sp, #40]	; 0x28
   2ca7c:	sub	r3, r4, r6
   2ca80:	mov	fp, r4
   2ca84:	str	r3, [sp, #36]	; 0x24
   2ca88:	b	2c848 <ftello64@plt+0x1b208>
   2ca8c:	mov	r0, r5
   2ca90:	str	r5, [sp, #32]
   2ca94:	bl	114cc <strlen@plt>
   2ca98:	add	r6, r5, r0
   2ca9c:	mov	r3, #0
   2caa0:	mov	r0, #0
   2caa4:	mov	r1, #0
   2caa8:	cmp	r6, r5
   2caac:	str	r6, [sp, #12]
   2cab0:	movls	r4, r5
   2cab4:	strb	r3, [sp, #16]
   2cab8:	strd	r0, [sp, #20]
   2cabc:	strb	r3, [sp, #28]
   2cac0:	bls	2c938 <ftello64@plt+0x1b2f8>
   2cac4:	movw	sl, #9756	; 0x261c
   2cac8:	movt	sl, #3
   2cacc:	mov	r4, r5
   2cad0:	mov	r9, #1
   2cad4:	b	2cb38 <ftello64@plt+0x1b4f8>
   2cad8:	ldrb	r3, [r4]
   2cadc:	lsr	r2, r3, #5
   2cae0:	and	r3, r3, #31
   2cae4:	ldr	r2, [sl, r2, lsl #2]
   2cae8:	lsr	r3, r2, r3
   2caec:	tst	r3, #1
   2caf0:	beq	2cba0 <ftello64@plt+0x1b560>
   2caf4:	str	r9, [sp, #36]	; 0x24
   2caf8:	ldrb	r6, [r4]
   2cafc:	strb	r9, [sp, #28]
   2cb00:	strb	r9, [sp, #40]	; 0x28
   2cb04:	str	r6, [sp, #44]	; 0x2c
   2cb08:	mov	r0, r6
   2cb0c:	bl	114c0 <iswspace@plt>
   2cb10:	cmp	r0, #0
   2cb14:	beq	2c938 <ftello64@plt+0x1b2f8>
   2cb18:	ldr	r6, [sp, #12]
   2cb1c:	mov	r2, #0
   2cb20:	ldr	r3, [sp, #36]	; 0x24
   2cb24:	strb	r2, [sp, #28]
   2cb28:	add	r4, r4, r3
   2cb2c:	cmp	r4, r6
   2cb30:	str	r4, [sp, #32]
   2cb34:	bcs	2c938 <ftello64@plt+0x1b2f8>
   2cb38:	ldrb	r3, [sp, #16]
   2cb3c:	cmp	r3, #0
   2cb40:	addne	r8, sp, #20
   2cb44:	beq	2cad8 <ftello64@plt+0x1b498>
   2cb48:	sub	r2, r6, r4
   2cb4c:	mov	r1, r4
   2cb50:	mov	r3, r8
   2cb54:	add	r0, sp, #44	; 0x2c
   2cb58:	bl	2f068 <ftello64@plt+0x1da28>
   2cb5c:	cmn	r0, #1
   2cb60:	str	r0, [sp, #36]	; 0x24
   2cb64:	beq	2c920 <ftello64@plt+0x1b2e0>
   2cb68:	cmn	r0, #2
   2cb6c:	ldr	r4, [sp, #32]
   2cb70:	beq	2cbbc <ftello64@plt+0x1b57c>
   2cb74:	cmp	r0, #0
   2cb78:	beq	2cbdc <ftello64@plt+0x1b59c>
   2cb7c:	ldr	r6, [sp, #44]	; 0x2c
   2cb80:	mov	r0, r8
   2cb84:	strb	r9, [sp, #40]	; 0x28
   2cb88:	bl	11340 <mbsinit@plt>
   2cb8c:	cmp	r0, #0
   2cb90:	strb	r9, [sp, #28]
   2cb94:	movne	r3, #0
   2cb98:	strbne	r3, [sp, #16]
   2cb9c:	b	2cb08 <ftello64@plt+0x1b4c8>
   2cba0:	add	r8, sp, #20
   2cba4:	mov	r0, r8
   2cba8:	bl	11340 <mbsinit@plt>
   2cbac:	cmp	r0, #0
   2cbb0:	beq	2cc28 <ftello64@plt+0x1b5e8>
   2cbb4:	strb	r9, [sp, #16]
   2cbb8:	b	2cb48 <ftello64@plt+0x1b508>
   2cbbc:	ldr	r3, [sp, #12]
   2cbc0:	mov	r2, #0
   2cbc4:	mov	r1, #1
   2cbc8:	strb	r1, [sp, #28]
   2cbcc:	strb	r2, [sp, #40]	; 0x28
   2cbd0:	sub	r3, r3, r4
   2cbd4:	str	r3, [sp, #36]	; 0x24
   2cbd8:	b	2c938 <ftello64@plt+0x1b2f8>
   2cbdc:	str	r9, [sp, #36]	; 0x24
   2cbe0:	ldrb	r3, [r4]
   2cbe4:	cmp	r3, #0
   2cbe8:	bne	2cc08 <ftello64@plt+0x1b5c8>
   2cbec:	ldr	r6, [sp, #44]	; 0x2c
   2cbf0:	cmp	r6, #0
   2cbf4:	beq	2cb80 <ftello64@plt+0x1b540>
   2cbf8:	bl	2c718 <ftello64@plt+0x1b0d8>
   2cbfc:	mov	r6, r5
   2cc00:	b	2c9dc <ftello64@plt+0x1b39c>
   2cc04:	bl	2d940 <ftello64@plt+0x1c300>
   2cc08:	movw	r3, #8828	; 0x227c
   2cc0c:	movt	r3, #3
   2cc10:	movw	r1, #8848	; 0x2290
   2cc14:	movt	r1, #3
   2cc18:	movw	r0, #7976	; 0x1f28
   2cc1c:	movt	r0, #3
   2cc20:	mov	r2, #162	; 0xa2
   2cc24:	bl	11634 <__assert_fail@plt>
   2cc28:	movw	r3, #8828	; 0x227c
   2cc2c:	movt	r3, #3
   2cc30:	movw	r1, #8848	; 0x2290
   2cc34:	movt	r1, #3
   2cc38:	movw	r0, #7952	; 0x1f10
   2cc3c:	movt	r0, #3
   2cc40:	mov	r2, #135	; 0x87
   2cc44:	bl	11634 <__assert_fail@plt>
   2cc48:	cmp	r1, #0
   2cc4c:	strd	r4, [sp, #-16]!
   2cc50:	mov	ip, r3
   2cc54:	str	r6, [sp, #8]
   2cc58:	mov	r4, r0
   2cc5c:	str	lr, [sp, #12]
   2cc60:	sub	sp, sp, #32
   2cc64:	ldr	r5, [sp, #48]	; 0x30
   2cc68:	ldr	r6, [sp, #52]	; 0x34
   2cc6c:	beq	2cdb0 <ftello64@plt+0x1b770>
   2cc70:	mov	r3, r1
   2cc74:	mov	r1, #1
   2cc78:	stm	sp, {r2, ip}
   2cc7c:	movw	r2, #8864	; 0x22a0
   2cc80:	movt	r2, #3
   2cc84:	bl	11550 <__fprintf_chk@plt>
   2cc88:	mov	r2, #5
   2cc8c:	movw	r1, #8884	; 0x22b4
   2cc90:	movt	r1, #3
   2cc94:	mov	r0, #0
   2cc98:	bl	1137c <dcgettext@plt>
   2cc9c:	movw	ip, #2022	; 0x7e6
   2cca0:	mov	r3, r0
   2cca4:	mov	r1, #1
   2cca8:	movw	r2, #9612	; 0x258c
   2ccac:	movt	r2, #3
   2ccb0:	mov	r0, r4
   2ccb4:	str	ip, [sp]
   2ccb8:	bl	11550 <__fprintf_chk@plt>
   2ccbc:	mov	r1, r4
   2ccc0:	mov	r0, #10
   2ccc4:	bl	11370 <fputc_unlocked@plt>
   2ccc8:	mov	r2, #5
   2cccc:	movw	r1, #8888	; 0x22b8
   2ccd0:	movt	r1, #3
   2ccd4:	mov	r0, #0
   2ccd8:	bl	1137c <dcgettext@plt>
   2ccdc:	mov	r2, r0
   2cce0:	mov	r1, #1
   2cce4:	movw	r3, #9060	; 0x2364
   2cce8:	movt	r3, #3
   2ccec:	mov	r0, r4
   2ccf0:	bl	11550 <__fprintf_chk@plt>
   2ccf4:	mov	r1, r4
   2ccf8:	mov	r0, #10
   2ccfc:	bl	11370 <fputc_unlocked@plt>
   2cd00:	cmp	r6, #9
   2cd04:	ldrls	pc, [pc, r6, lsl #2]
   2cd08:	b	2d01c <ftello64@plt+0x1b9dc>
   2cd0c:	muleq	r2, ip, sp
   2cd10:	andeq	ip, r2, ip, asr #27
   2cd14:	andeq	ip, r2, r8, lsl #28
   2cd18:	andeq	ip, r2, r8, asr #28
   2cd1c:	muleq	r2, r0, lr
   2cd20:	andeq	ip, r2, r8, asr #29
   2cd24:	andeq	ip, r2, r0, lsl pc
   2cd28:	andeq	ip, r2, r4, ror #30
   2cd2c:			; <UNDEFINED> instruction: 0x0002cfbc
   2cd30:	andeq	ip, r2, r4, lsr sp
   2cd34:	movw	r1, #9364	; 0x2494
   2cd38:	movt	r1, #3
   2cd3c:	mov	r2, #5
   2cd40:	mov	r0, #0
   2cd44:	bl	1137c <dcgettext@plt>
   2cd48:	ldr	lr, [r5, #4]
   2cd4c:	mov	r2, r0
   2cd50:	mov	r1, #1
   2cd54:	mov	r0, r4
   2cd58:	ldr	r3, [r5, #8]
   2cd5c:	ldr	ip, [r5, #32]
   2cd60:	str	lr, [sp]
   2cd64:	ldr	lr, [r5, #12]
   2cd68:	str	ip, [sp, #28]
   2cd6c:	ldr	ip, [r5, #28]
   2cd70:	str	r3, [sp, #4]
   2cd74:	ldr	r3, [r5, #16]
   2cd78:	str	lr, [sp, #8]
   2cd7c:	ldr	lr, [r5, #20]
   2cd80:	str	ip, [sp, #24]
   2cd84:	ldr	ip, [r5, #24]
   2cd88:	str	r3, [sp, #12]
   2cd8c:	ldr	r3, [r5]
   2cd90:	str	lr, [sp, #16]
   2cd94:	str	ip, [sp, #20]
   2cd98:	bl	11550 <__fprintf_chk@plt>
   2cd9c:	add	sp, sp, #32
   2cda0:	ldrd	r4, [sp]
   2cda4:	ldr	r6, [sp, #8]
   2cda8:	add	sp, sp, #12
   2cdac:	pop	{pc}		; (ldr pc, [sp], #4)
   2cdb0:	mov	r3, r2
   2cdb4:	mov	r1, #1
   2cdb8:	str	ip, [sp]
   2cdbc:	movw	r2, #8876	; 0x22ac
   2cdc0:	movt	r2, #3
   2cdc4:	bl	11550 <__fprintf_chk@plt>
   2cdc8:	b	2cc88 <ftello64@plt+0x1b648>
   2cdcc:	mov	r2, #5
   2cdd0:	movw	r1, #9096	; 0x2388
   2cdd4:	movt	r1, #3
   2cdd8:	mov	r0, #0
   2cddc:	bl	1137c <dcgettext@plt>
   2cde0:	ldr	r3, [r5]
   2cde4:	mov	r2, r0
   2cde8:	mov	r1, #1
   2cdec:	mov	r0, r4
   2cdf0:	add	sp, sp, #32
   2cdf4:	ldrd	r4, [sp]
   2cdf8:	ldr	r6, [sp, #8]
   2cdfc:	ldr	lr, [sp, #12]
   2ce00:	add	sp, sp, #16
   2ce04:	b	11550 <__fprintf_chk@plt>
   2ce08:	mov	r2, #5
   2ce0c:	movw	r1, #9112	; 0x2398
   2ce10:	movt	r1, #3
   2ce14:	mov	r0, #0
   2ce18:	bl	1137c <dcgettext@plt>
   2ce1c:	ldm	r5, {r3, ip}
   2ce20:	mov	r2, r0
   2ce24:	mov	r1, #1
   2ce28:	mov	r0, r4
   2ce2c:	str	ip, [sp, #48]	; 0x30
   2ce30:	add	sp, sp, #32
   2ce34:	ldrd	r4, [sp]
   2ce38:	ldr	r6, [sp, #8]
   2ce3c:	ldr	lr, [sp, #12]
   2ce40:	add	sp, sp, #16
   2ce44:	b	11550 <__fprintf_chk@plt>
   2ce48:	mov	r2, #5
   2ce4c:	movw	r1, #9136	; 0x23b0
   2ce50:	movt	r1, #3
   2ce54:	mov	r0, #0
   2ce58:	bl	1137c <dcgettext@plt>
   2ce5c:	ldm	r5, {r3, lr}
   2ce60:	mov	r2, r0
   2ce64:	mov	r1, #1
   2ce68:	mov	r0, r4
   2ce6c:	ldr	ip, [r5, #8]
   2ce70:	str	lr, [sp, #48]	; 0x30
   2ce74:	str	ip, [sp, #52]	; 0x34
   2ce78:	add	sp, sp, #32
   2ce7c:	ldrd	r4, [sp]
   2ce80:	ldr	r6, [sp, #8]
   2ce84:	ldr	lr, [sp, #12]
   2ce88:	add	sp, sp, #16
   2ce8c:	b	11550 <__fprintf_chk@plt>
   2ce90:	mov	r2, #5
   2ce94:	movw	r1, #9164	; 0x23cc
   2ce98:	movt	r1, #3
   2ce9c:	mov	r0, #0
   2cea0:	bl	1137c <dcgettext@plt>
   2cea4:	ldmib	r5, {r3, ip, lr}
   2cea8:	mov	r2, r0
   2ceac:	mov	r1, #1
   2ceb0:	mov	r0, r4
   2ceb4:	str	r3, [sp]
   2ceb8:	ldr	r3, [r5]
   2cebc:	stmib	sp, {ip, lr}
   2cec0:	bl	11550 <__fprintf_chk@plt>
   2cec4:	b	2cd9c <ftello64@plt+0x1b75c>
   2cec8:	mov	r2, #5
   2cecc:	movw	r1, #9196	; 0x23ec
   2ced0:	movt	r1, #3
   2ced4:	mov	r0, #0
   2ced8:	bl	1137c <dcgettext@plt>
   2cedc:	ldmib	r5, {ip, lr}
   2cee0:	mov	r2, r0
   2cee4:	mov	r1, #1
   2cee8:	mov	r0, r4
   2ceec:	ldr	r3, [r5, #16]
   2cef0:	str	ip, [sp]
   2cef4:	ldr	ip, [r5, #12]
   2cef8:	str	r3, [sp, #12]
   2cefc:	ldr	r3, [r5]
   2cf00:	str	lr, [sp, #4]
   2cf04:	str	ip, [sp, #8]
   2cf08:	bl	11550 <__fprintf_chk@plt>
   2cf0c:	b	2cd9c <ftello64@plt+0x1b75c>
   2cf10:	mov	r2, #5
   2cf14:	movw	r1, #9232	; 0x2410
   2cf18:	movt	r1, #3
   2cf1c:	mov	r0, #0
   2cf20:	bl	1137c <dcgettext@plt>
   2cf24:	ldr	lr, [r5, #4]
   2cf28:	mov	r2, r0
   2cf2c:	mov	r1, #1
   2cf30:	mov	r0, r4
   2cf34:	ldr	r3, [r5, #8]
   2cf38:	ldr	ip, [r5, #20]
   2cf3c:	str	lr, [sp]
   2cf40:	ldr	lr, [r5, #12]
   2cf44:	str	ip, [sp, #16]
   2cf48:	ldr	ip, [r5, #16]
   2cf4c:	str	r3, [sp, #4]
   2cf50:	ldr	r3, [r5]
   2cf54:	str	lr, [sp, #8]
   2cf58:	str	ip, [sp, #12]
   2cf5c:	bl	11550 <__fprintf_chk@plt>
   2cf60:	b	2cd9c <ftello64@plt+0x1b75c>
   2cf64:	mov	r2, #5
   2cf68:	movw	r1, #9272	; 0x2438
   2cf6c:	movt	r1, #3
   2cf70:	mov	r0, #0
   2cf74:	bl	1137c <dcgettext@plt>
   2cf78:	ldmib	r5, {r3, ip}
   2cf7c:	mov	r2, r0
   2cf80:	mov	r1, #1
   2cf84:	mov	r0, r4
   2cf88:	ldr	lr, [r5, #24]
   2cf8c:	str	r3, [sp]
   2cf90:	ldr	r3, [r5, #12]
   2cf94:	str	lr, [sp, #20]
   2cf98:	ldr	lr, [r5, #20]
   2cf9c:	str	ip, [sp, #4]
   2cfa0:	ldr	ip, [r5, #16]
   2cfa4:	str	r3, [sp, #8]
   2cfa8:	ldr	r3, [r5]
   2cfac:	str	ip, [sp, #12]
   2cfb0:	str	lr, [sp, #16]
   2cfb4:	bl	11550 <__fprintf_chk@plt>
   2cfb8:	b	2cd9c <ftello64@plt+0x1b75c>
   2cfbc:	mov	r2, #5
   2cfc0:	movw	r1, #9316	; 0x2464
   2cfc4:	movt	r1, #3
   2cfc8:	mov	r0, #0
   2cfcc:	bl	1137c <dcgettext@plt>
   2cfd0:	ldmib	r5, {ip, lr}
   2cfd4:	mov	r2, r0
   2cfd8:	mov	r1, #1
   2cfdc:	mov	r0, r4
   2cfe0:	ldr	r3, [r5, #28]
   2cfe4:	str	ip, [sp]
   2cfe8:	ldr	ip, [r5, #12]
   2cfec:	str	r3, [sp, #24]
   2cff0:	ldr	r3, [r5, #24]
   2cff4:	str	lr, [sp, #4]
   2cff8:	ldr	lr, [r5, #16]
   2cffc:	str	ip, [sp, #8]
   2d000:	ldr	ip, [r5, #20]
   2d004:	str	r3, [sp, #20]
   2d008:	ldr	r3, [r5]
   2d00c:	str	lr, [sp, #12]
   2d010:	str	ip, [sp, #16]
   2d014:	bl	11550 <__fprintf_chk@plt>
   2d018:	b	2cd9c <ftello64@plt+0x1b75c>
   2d01c:	movw	r1, #9416	; 0x24c8
   2d020:	movt	r1, #3
   2d024:	b	2cd3c <ftello64@plt+0x1b6fc>
   2d028:	strd	r4, [sp, #-12]!
   2d02c:	str	lr, [sp, #8]
   2d030:	sub	sp, sp, #12
   2d034:	ldr	r5, [sp, #24]
   2d038:	ldr	ip, [r5]
   2d03c:	cmp	ip, #0
   2d040:	beq	2d05c <ftello64@plt+0x1ba1c>
   2d044:	mov	lr, r5
   2d048:	mov	ip, #0
   2d04c:	ldr	r4, [lr, #4]!
   2d050:	add	ip, ip, #1
   2d054:	cmp	r4, #0
   2d058:	bne	2d04c <ftello64@plt+0x1ba0c>
   2d05c:	stm	sp, {r5, ip}
   2d060:	bl	2cc48 <ftello64@plt+0x1b608>
   2d064:	add	sp, sp, #12
   2d068:	ldrd	r4, [sp]
   2d06c:	add	sp, sp, #8
   2d070:	pop	{pc}		; (ldr pc, [sp], #4)
   2d074:	push	{lr}		; (str lr, [sp, #-4]!)
   2d078:	sub	sp, sp, #52	; 0x34
   2d07c:	ldr	ip, [sp, #56]	; 0x38
   2d080:	ldr	lr, [ip]
   2d084:	cmp	lr, #0
   2d088:	str	lr, [sp, #8]
   2d08c:	beq	2d124 <ftello64@plt+0x1bae4>
   2d090:	ldr	lr, [ip, #4]
   2d094:	cmp	lr, #0
   2d098:	str	lr, [sp, #12]
   2d09c:	beq	2d138 <ftello64@plt+0x1baf8>
   2d0a0:	ldr	lr, [ip, #8]
   2d0a4:	cmp	lr, #0
   2d0a8:	str	lr, [sp, #16]
   2d0ac:	beq	2d140 <ftello64@plt+0x1bb00>
   2d0b0:	ldr	lr, [ip, #12]
   2d0b4:	cmp	lr, #0
   2d0b8:	str	lr, [sp, #20]
   2d0bc:	beq	2d148 <ftello64@plt+0x1bb08>
   2d0c0:	ldr	lr, [ip, #16]
   2d0c4:	cmp	lr, #0
   2d0c8:	str	lr, [sp, #24]
   2d0cc:	beq	2d150 <ftello64@plt+0x1bb10>
   2d0d0:	ldr	lr, [ip, #20]
   2d0d4:	cmp	lr, #0
   2d0d8:	str	lr, [sp, #28]
   2d0dc:	beq	2d158 <ftello64@plt+0x1bb18>
   2d0e0:	ldr	lr, [ip, #24]
   2d0e4:	cmp	lr, #0
   2d0e8:	str	lr, [sp, #32]
   2d0ec:	beq	2d160 <ftello64@plt+0x1bb20>
   2d0f0:	ldr	lr, [ip, #28]
   2d0f4:	cmp	lr, #0
   2d0f8:	str	lr, [sp, #36]	; 0x24
   2d0fc:	beq	2d168 <ftello64@plt+0x1bb28>
   2d100:	ldr	lr, [ip, #32]
   2d104:	cmp	lr, #0
   2d108:	str	lr, [sp, #40]	; 0x28
   2d10c:	beq	2d170 <ftello64@plt+0x1bb30>
   2d110:	ldr	ip, [ip, #36]	; 0x24
   2d114:	cmp	ip, #0
   2d118:	str	ip, [sp, #44]	; 0x2c
   2d11c:	movne	lr, #10
   2d120:	moveq	lr, #9
   2d124:	add	ip, sp, #8
   2d128:	stm	sp, {ip, lr}
   2d12c:	bl	2cc48 <ftello64@plt+0x1b608>
   2d130:	add	sp, sp, #52	; 0x34
   2d134:	pop	{pc}		; (ldr pc, [sp], #4)
   2d138:	mov	lr, #1
   2d13c:	b	2d124 <ftello64@plt+0x1bae4>
   2d140:	mov	lr, #2
   2d144:	b	2d124 <ftello64@plt+0x1bae4>
   2d148:	mov	lr, #3
   2d14c:	b	2d124 <ftello64@plt+0x1bae4>
   2d150:	mov	lr, #4
   2d154:	b	2d124 <ftello64@plt+0x1bae4>
   2d158:	mov	lr, #5
   2d15c:	b	2d124 <ftello64@plt+0x1bae4>
   2d160:	mov	lr, #6
   2d164:	b	2d124 <ftello64@plt+0x1bae4>
   2d168:	mov	lr, #7
   2d16c:	b	2d124 <ftello64@plt+0x1bae4>
   2d170:	mov	lr, #8
   2d174:	b	2d124 <ftello64@plt+0x1bae4>
   2d178:	push	{r3}		; (str r3, [sp, #-4]!)
   2d17c:	push	{lr}		; (str lr, [sp, #-4]!)
   2d180:	sub	sp, sp, #56	; 0x38
   2d184:	ldr	ip, [sp, #64]	; 0x40
   2d188:	add	r3, sp, #64	; 0x40
   2d18c:	str	r3, [sp, #12]
   2d190:	cmp	ip, #0
   2d194:	str	ip, [sp, #16]
   2d198:	beq	2d230 <ftello64@plt+0x1bbf0>
   2d19c:	ldr	ip, [sp, #68]	; 0x44
   2d1a0:	cmp	ip, #0
   2d1a4:	str	ip, [sp, #20]
   2d1a8:	beq	2d254 <ftello64@plt+0x1bc14>
   2d1ac:	ldr	ip, [sp, #72]	; 0x48
   2d1b0:	cmp	ip, #0
   2d1b4:	str	ip, [sp, #24]
   2d1b8:	beq	2d25c <ftello64@plt+0x1bc1c>
   2d1bc:	ldr	ip, [sp, #76]	; 0x4c
   2d1c0:	cmp	ip, #0
   2d1c4:	str	ip, [sp, #28]
   2d1c8:	beq	2d264 <ftello64@plt+0x1bc24>
   2d1cc:	ldr	ip, [sp, #80]	; 0x50
   2d1d0:	cmp	ip, #0
   2d1d4:	str	ip, [sp, #32]
   2d1d8:	beq	2d26c <ftello64@plt+0x1bc2c>
   2d1dc:	ldr	ip, [sp, #84]	; 0x54
   2d1e0:	cmp	ip, #0
   2d1e4:	str	ip, [sp, #36]	; 0x24
   2d1e8:	beq	2d274 <ftello64@plt+0x1bc34>
   2d1ec:	ldr	ip, [sp, #88]	; 0x58
   2d1f0:	cmp	ip, #0
   2d1f4:	str	ip, [sp, #40]	; 0x28
   2d1f8:	beq	2d27c <ftello64@plt+0x1bc3c>
   2d1fc:	ldr	ip, [sp, #92]	; 0x5c
   2d200:	cmp	ip, #0
   2d204:	str	ip, [sp, #44]	; 0x2c
   2d208:	beq	2d284 <ftello64@plt+0x1bc44>
   2d20c:	ldr	ip, [sp, #96]	; 0x60
   2d210:	cmp	ip, #0
   2d214:	str	ip, [sp, #48]	; 0x30
   2d218:	beq	2d28c <ftello64@plt+0x1bc4c>
   2d21c:	ldr	r3, [sp, #100]	; 0x64
   2d220:	cmp	r3, #0
   2d224:	str	r3, [sp, #52]	; 0x34
   2d228:	movne	ip, #10
   2d22c:	moveq	ip, #9
   2d230:	ldr	r3, [sp, #60]	; 0x3c
   2d234:	add	lr, sp, #16
   2d238:	str	lr, [sp]
   2d23c:	str	ip, [sp, #4]
   2d240:	bl	2cc48 <ftello64@plt+0x1b608>
   2d244:	add	sp, sp, #56	; 0x38
   2d248:	pop	{lr}		; (ldr lr, [sp], #4)
   2d24c:	add	sp, sp, #4
   2d250:	bx	lr
   2d254:	mov	ip, #1
   2d258:	b	2d230 <ftello64@plt+0x1bbf0>
   2d25c:	mov	ip, #2
   2d260:	b	2d230 <ftello64@plt+0x1bbf0>
   2d264:	mov	ip, #3
   2d268:	b	2d230 <ftello64@plt+0x1bbf0>
   2d26c:	mov	ip, #4
   2d270:	b	2d230 <ftello64@plt+0x1bbf0>
   2d274:	mov	ip, #5
   2d278:	b	2d230 <ftello64@plt+0x1bbf0>
   2d27c:	mov	ip, #6
   2d280:	b	2d230 <ftello64@plt+0x1bbf0>
   2d284:	mov	ip, #7
   2d288:	b	2d230 <ftello64@plt+0x1bbf0>
   2d28c:	mov	ip, #8
   2d290:	b	2d230 <ftello64@plt+0x1bbf0>
   2d294:	movw	r3, #12780	; 0x31ec
   2d298:	movt	r3, #4
   2d29c:	str	r4, [sp, #-8]!
   2d2a0:	mov	r0, #10
   2d2a4:	ldr	r1, [r3]
   2d2a8:	str	lr, [sp, #4]
   2d2ac:	bl	11370 <fputc_unlocked@plt>
   2d2b0:	mov	r2, #5
   2d2b4:	movw	r1, #9476	; 0x2504
   2d2b8:	movt	r1, #3
   2d2bc:	mov	r0, #0
   2d2c0:	bl	1137c <dcgettext@plt>
   2d2c4:	mov	r1, r0
   2d2c8:	movw	r2, #9496	; 0x2518
   2d2cc:	movt	r2, #3
   2d2d0:	mov	r0, #1
   2d2d4:	bl	11538 <__printf_chk@plt>
   2d2d8:	mov	r2, #5
   2d2dc:	movw	r1, #9520	; 0x2530
   2d2e0:	movt	r1, #3
   2d2e4:	mov	r0, #0
   2d2e8:	bl	1137c <dcgettext@plt>
   2d2ec:	mov	r1, r0
   2d2f0:	movw	r3, #6808	; 0x1a98
   2d2f4:	movt	r3, #3
   2d2f8:	movw	r2, #6848	; 0x1ac0
   2d2fc:	movt	r2, #3
   2d300:	mov	r0, #1
   2d304:	bl	11538 <__printf_chk@plt>
   2d308:	mov	r2, #5
   2d30c:	movw	r1, #9540	; 0x2544
   2d310:	movt	r1, #3
   2d314:	mov	r0, #0
   2d318:	bl	1137c <dcgettext@plt>
   2d31c:	mov	r1, r0
   2d320:	movw	r2, #9580	; 0x256c
   2d324:	movt	r2, #3
   2d328:	mov	r0, #1
   2d32c:	ldr	r4, [sp]
   2d330:	ldr	lr, [sp, #4]
   2d334:	add	sp, sp, #8
   2d338:	b	11538 <__printf_chk@plt>
   2d33c:	strd	r4, [sp, #-16]!
   2d340:	mov	r4, r0
   2d344:	mov	r5, r2
   2d348:	str	r6, [sp, #8]
   2d34c:	mov	r6, r1
   2d350:	str	lr, [sp, #12]
   2d354:	bl	30860 <ftello64@plt+0x1f220>
   2d358:	cmp	r0, #0
   2d35c:	beq	2d370 <ftello64@plt+0x1bd30>
   2d360:	ldrd	r4, [sp]
   2d364:	ldr	r6, [sp, #8]
   2d368:	add	sp, sp, #12
   2d36c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d370:	cmp	r4, #0
   2d374:	beq	2d384 <ftello64@plt+0x1bd44>
   2d378:	cmp	r6, #0
   2d37c:	cmpne	r5, #0
   2d380:	beq	2d360 <ftello64@plt+0x1bd20>
   2d384:	bl	2d940 <ftello64@plt+0x1c300>
   2d388:	str	r4, [sp, #-8]!
   2d38c:	str	lr, [sp, #4]
   2d390:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d394:	cmp	r0, #0
   2d398:	beq	2d3a8 <ftello64@plt+0x1bd68>
   2d39c:	ldr	r4, [sp]
   2d3a0:	add	sp, sp, #4
   2d3a4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d3a8:	bl	2d940 <ftello64@plt+0x1c300>
   2d3ac:	str	r4, [sp, #-8]!
   2d3b0:	str	lr, [sp, #4]
   2d3b4:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d3b8:	cmp	r0, #0
   2d3bc:	beq	2d3cc <ftello64@plt+0x1bd8c>
   2d3c0:	ldr	r4, [sp]
   2d3c4:	add	sp, sp, #4
   2d3c8:	pop	{pc}		; (ldr pc, [sp], #4)
   2d3cc:	bl	2d940 <ftello64@plt+0x1c300>
   2d3d0:	str	r4, [sp, #-8]!
   2d3d4:	str	lr, [sp, #4]
   2d3d8:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d3dc:	cmp	r0, #0
   2d3e0:	beq	2d3f0 <ftello64@plt+0x1bdb0>
   2d3e4:	ldr	r4, [sp]
   2d3e8:	add	sp, sp, #4
   2d3ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2d3f0:	bl	2d940 <ftello64@plt+0x1c300>
   2d3f4:	strd	r4, [sp, #-16]!
   2d3f8:	mov	r5, r0
   2d3fc:	mov	r4, r1
   2d400:	str	r6, [sp, #8]
   2d404:	str	lr, [sp, #12]
   2d408:	bl	2eb50 <ftello64@plt+0x1d510>
   2d40c:	cmp	r0, #0
   2d410:	beq	2d424 <ftello64@plt+0x1bde4>
   2d414:	ldrd	r4, [sp]
   2d418:	ldr	r6, [sp, #8]
   2d41c:	add	sp, sp, #12
   2d420:	pop	{pc}		; (ldr pc, [sp], #4)
   2d424:	adds	r4, r4, #0
   2d428:	movne	r4, #1
   2d42c:	cmp	r5, #0
   2d430:	moveq	r4, #1
   2d434:	cmp	r4, #0
   2d438:	beq	2d414 <ftello64@plt+0x1bdd4>
   2d43c:	bl	2d940 <ftello64@plt+0x1c300>
   2d440:	cmp	r1, #0
   2d444:	orreq	r1, r1, #1
   2d448:	str	r4, [sp, #-8]!
   2d44c:	str	lr, [sp, #4]
   2d450:	bl	2eb50 <ftello64@plt+0x1d510>
   2d454:	cmp	r0, #0
   2d458:	beq	2d468 <ftello64@plt+0x1be28>
   2d45c:	ldr	r4, [sp]
   2d460:	add	sp, sp, #4
   2d464:	pop	{pc}		; (ldr pc, [sp], #4)
   2d468:	bl	2d940 <ftello64@plt+0x1c300>
   2d46c:	strd	r4, [sp, #-16]!
   2d470:	mov	r4, r0
   2d474:	mov	r5, r2
   2d478:	str	r6, [sp, #8]
   2d47c:	mov	r6, r1
   2d480:	str	lr, [sp, #12]
   2d484:	bl	30860 <ftello64@plt+0x1f220>
   2d488:	cmp	r0, #0
   2d48c:	beq	2d4a0 <ftello64@plt+0x1be60>
   2d490:	ldrd	r4, [sp]
   2d494:	ldr	r6, [sp, #8]
   2d498:	add	sp, sp, #12
   2d49c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4a0:	cmp	r4, #0
   2d4a4:	beq	2d4b4 <ftello64@plt+0x1be74>
   2d4a8:	cmp	r6, #0
   2d4ac:	cmpne	r5, #0
   2d4b0:	beq	2d490 <ftello64@plt+0x1be50>
   2d4b4:	bl	2d940 <ftello64@plt+0x1c300>
   2d4b8:	cmp	r2, #0
   2d4bc:	cmpne	r1, #0
   2d4c0:	str	r4, [sp, #-8]!
   2d4c4:	moveq	r2, #1
   2d4c8:	str	lr, [sp, #4]
   2d4cc:	moveq	r1, r2
   2d4d0:	bl	30860 <ftello64@plt+0x1f220>
   2d4d4:	cmp	r0, #0
   2d4d8:	beq	2d4e8 <ftello64@plt+0x1bea8>
   2d4dc:	ldr	r4, [sp]
   2d4e0:	add	sp, sp, #4
   2d4e4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4e8:	bl	2d940 <ftello64@plt+0x1c300>
   2d4ec:	mov	r2, r1
   2d4f0:	mov	r1, r0
   2d4f4:	str	r4, [sp, #-8]!
   2d4f8:	mov	r0, #0
   2d4fc:	str	lr, [sp, #4]
   2d500:	bl	30860 <ftello64@plt+0x1f220>
   2d504:	cmp	r0, #0
   2d508:	beq	2d518 <ftello64@plt+0x1bed8>
   2d50c:	ldr	r4, [sp]
   2d510:	add	sp, sp, #4
   2d514:	pop	{pc}		; (ldr pc, [sp], #4)
   2d518:	bl	2d940 <ftello64@plt+0x1c300>
   2d51c:	cmp	r1, #0
   2d520:	cmpne	r0, #0
   2d524:	str	r4, [sp, #-8]!
   2d528:	moveq	r2, #1
   2d52c:	movne	r2, r1
   2d530:	str	lr, [sp, #4]
   2d534:	movne	r1, r0
   2d538:	moveq	r1, r2
   2d53c:	mov	r0, #0
   2d540:	bl	30860 <ftello64@plt+0x1f220>
   2d544:	cmp	r0, #0
   2d548:	beq	2d558 <ftello64@plt+0x1bf18>
   2d54c:	ldr	r4, [sp]
   2d550:	add	sp, sp, #4
   2d554:	pop	{pc}		; (ldr pc, [sp], #4)
   2d558:	bl	2d940 <ftello64@plt+0x1c300>
   2d55c:	cmp	r0, #0
   2d560:	strd	r4, [sp, #-16]!
   2d564:	mov	r5, r1
   2d568:	ldr	r4, [r1]
   2d56c:	str	r6, [sp, #8]
   2d570:	str	lr, [sp, #12]
   2d574:	beq	2d5bc <ftello64@plt+0x1bf7c>
   2d578:	lsr	r3, r4, #1
   2d57c:	add	r3, r3, #1
   2d580:	adds	r4, r4, r3
   2d584:	bcs	2d5b8 <ftello64@plt+0x1bf78>
   2d588:	mov	r2, #1
   2d58c:	mov	r1, r4
   2d590:	bl	30860 <ftello64@plt+0x1f220>
   2d594:	cmp	r0, #0
   2d598:	beq	2d5b0 <ftello64@plt+0x1bf70>
   2d59c:	ldr	r6, [sp, #8]
   2d5a0:	str	r4, [r5]
   2d5a4:	ldrd	r4, [sp]
   2d5a8:	add	sp, sp, #12
   2d5ac:	pop	{pc}		; (ldr pc, [sp], #4)
   2d5b0:	cmp	r4, #0
   2d5b4:	beq	2d59c <ftello64@plt+0x1bf5c>
   2d5b8:	bl	2d940 <ftello64@plt+0x1c300>
   2d5bc:	cmp	r4, #0
   2d5c0:	mov	r2, #1
   2d5c4:	moveq	r4, #64	; 0x40
   2d5c8:	mov	r1, r4
   2d5cc:	bl	30860 <ftello64@plt+0x1f220>
   2d5d0:	cmp	r0, #0
   2d5d4:	bne	2d59c <ftello64@plt+0x1bf5c>
   2d5d8:	b	2d5b8 <ftello64@plt+0x1bf78>
   2d5dc:	cmp	r0, #0
   2d5e0:	strd	r4, [sp, #-16]!
   2d5e4:	mov	r5, r1
   2d5e8:	ldr	r4, [r1]
   2d5ec:	str	r6, [sp, #8]
   2d5f0:	mov	r6, r2
   2d5f4:	str	lr, [sp, #12]
   2d5f8:	beq	2d640 <ftello64@plt+0x1c000>
   2d5fc:	lsr	r3, r4, #1
   2d600:	add	r3, r3, #1
   2d604:	adds	r4, r4, r3
   2d608:	bcs	2d63c <ftello64@plt+0x1bffc>
   2d60c:	mov	r1, r4
   2d610:	bl	30860 <ftello64@plt+0x1f220>
   2d614:	cmp	r0, #0
   2d618:	beq	2d630 <ftello64@plt+0x1bff0>
   2d61c:	ldr	r6, [sp, #8]
   2d620:	str	r4, [r5]
   2d624:	ldrd	r4, [sp]
   2d628:	add	sp, sp, #12
   2d62c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d630:	cmp	r4, #0
   2d634:	cmpne	r6, #0
   2d638:	beq	2d61c <ftello64@plt+0x1bfdc>
   2d63c:	bl	2d940 <ftello64@plt+0x1c300>
   2d640:	cmp	r4, #0
   2d644:	bne	2d658 <ftello64@plt+0x1c018>
   2d648:	mov	r4, #64	; 0x40
   2d64c:	udiv	r4, r4, r2
   2d650:	cmp	r2, #64	; 0x40
   2d654:	addhi	r4, r4, #1
   2d658:	mov	r2, r6
   2d65c:	mov	r1, r4
   2d660:	mov	r0, #0
   2d664:	bl	30860 <ftello64@plt+0x1f220>
   2d668:	cmp	r0, #0
   2d66c:	bne	2d61c <ftello64@plt+0x1bfdc>
   2d670:	b	2d63c <ftello64@plt+0x1bffc>
   2d674:	ldr	ip, [r1]
   2d678:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2d67c:	strd	r6, [sp, #8]
   2d680:	mov	r7, r1
   2d684:	mov	r6, r0
   2d688:	str	r8, [sp, #16]
   2d68c:	mvn	r8, r3
   2d690:	lsr	r8, r8, #31
   2d694:	str	lr, [sp, #20]
   2d698:	asr	r1, ip, #1
   2d69c:	ldr	lr, [sp, #24]
   2d6a0:	adds	r4, ip, r1
   2d6a4:	mvnvs	r4, #-2147483648	; 0x80000000
   2d6a8:	cmp	r3, r4
   2d6ac:	movge	r1, #0
   2d6b0:	andlt	r1, r8, #1
   2d6b4:	cmp	r1, #0
   2d6b8:	movne	r4, r3
   2d6bc:	smull	r0, r1, r4, lr
   2d6c0:	cmp	r1, r0, asr #31
   2d6c4:	bne	2d774 <ftello64@plt+0x1c134>
   2d6c8:	cmp	r0, #63	; 0x3f
   2d6cc:	mov	r5, r0
   2d6d0:	ble	2d740 <ftello64@plt+0x1c100>
   2d6d4:	cmp	r6, #0
   2d6d8:	sub	r1, r4, ip
   2d6dc:	streq	r6, [r7]
   2d6e0:	cmp	r1, r2
   2d6e4:	bge	2d714 <ftello64@plt+0x1c0d4>
   2d6e8:	adds	r4, ip, r2
   2d6ec:	bvs	2d770 <ftello64@plt+0x1c130>
   2d6f0:	cmp	r4, r3
   2d6f4:	movle	r3, #0
   2d6f8:	andgt	r3, r8, #1
   2d6fc:	cmp	r3, #0
   2d700:	bne	2d770 <ftello64@plt+0x1c130>
   2d704:	smull	r0, r1, r4, lr
   2d708:	cmp	r1, r0, asr #31
   2d70c:	mov	r5, r0
   2d710:	bne	2d770 <ftello64@plt+0x1c130>
   2d714:	mov	r1, r5
   2d718:	mov	r0, r6
   2d71c:	bl	2eb50 <ftello64@plt+0x1d510>
   2d720:	cmp	r0, #0
   2d724:	beq	2d754 <ftello64@plt+0x1c114>
   2d728:	ldr	r8, [sp, #16]
   2d72c:	str	r4, [r7]
   2d730:	ldrd	r4, [sp]
   2d734:	ldrd	r6, [sp, #8]
   2d738:	add	sp, sp, #20
   2d73c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d740:	mov	r0, #64	; 0x40
   2d744:	sdiv	r4, r0, lr
   2d748:	mls	r5, lr, r4, r0
   2d74c:	sub	r5, r0, r5
   2d750:	b	2d6d4 <ftello64@plt+0x1c094>
   2d754:	adds	r5, r5, #0
   2d758:	movne	r5, #1
   2d75c:	cmp	r6, #0
   2d760:	movne	r6, r5
   2d764:	moveq	r6, #1
   2d768:	cmp	r6, #0
   2d76c:	beq	2d728 <ftello64@plt+0x1c0e8>
   2d770:	bl	2d940 <ftello64@plt+0x1c300>
   2d774:	mvn	r0, #-2147483648	; 0x80000000
   2d778:	b	2d744 <ftello64@plt+0x1c104>
   2d77c:	mov	r1, #1
   2d780:	str	r4, [sp, #-8]!
   2d784:	str	lr, [sp, #4]
   2d788:	bl	2eaa0 <ftello64@plt+0x1d460>
   2d78c:	cmp	r0, #0
   2d790:	beq	2d7a0 <ftello64@plt+0x1c160>
   2d794:	ldr	r4, [sp]
   2d798:	add	sp, sp, #4
   2d79c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d7a0:	bl	2d940 <ftello64@plt+0x1c300>
   2d7a4:	mov	r1, #1
   2d7a8:	str	r4, [sp, #-8]!
   2d7ac:	str	lr, [sp, #4]
   2d7b0:	bl	2eaa0 <ftello64@plt+0x1d460>
   2d7b4:	cmp	r0, #0
   2d7b8:	beq	2d7c8 <ftello64@plt+0x1c188>
   2d7bc:	ldr	r4, [sp]
   2d7c0:	add	sp, sp, #4
   2d7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d7c8:	bl	2d940 <ftello64@plt+0x1c300>
   2d7cc:	str	r4, [sp, #-8]!
   2d7d0:	str	lr, [sp, #4]
   2d7d4:	bl	2eaa0 <ftello64@plt+0x1d460>
   2d7d8:	cmp	r0, #0
   2d7dc:	beq	2d7ec <ftello64@plt+0x1c1ac>
   2d7e0:	ldr	r4, [sp]
   2d7e4:	add	sp, sp, #4
   2d7e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2d7ec:	bl	2d940 <ftello64@plt+0x1c300>
   2d7f0:	str	r4, [sp, #-8]!
   2d7f4:	str	lr, [sp, #4]
   2d7f8:	bl	2eaa0 <ftello64@plt+0x1d460>
   2d7fc:	cmp	r0, #0
   2d800:	beq	2d810 <ftello64@plt+0x1c1d0>
   2d804:	ldr	r4, [sp]
   2d808:	add	sp, sp, #4
   2d80c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d810:	bl	2d940 <ftello64@plt+0x1c300>
   2d814:	strd	r4, [sp, #-16]!
   2d818:	mov	r4, r1
   2d81c:	str	r6, [sp, #8]
   2d820:	mov	r6, r0
   2d824:	mov	r0, r1
   2d828:	str	lr, [sp, #12]
   2d82c:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d830:	subs	r5, r0, #0
   2d834:	beq	2d858 <ftello64@plt+0x1c218>
   2d838:	mov	r2, r4
   2d83c:	mov	r1, r6
   2d840:	bl	1131c <memcpy@plt>
   2d844:	mov	r0, r5
   2d848:	ldrd	r4, [sp]
   2d84c:	ldr	r6, [sp, #8]
   2d850:	add	sp, sp, #12
   2d854:	pop	{pc}		; (ldr pc, [sp], #4)
   2d858:	bl	2d940 <ftello64@plt+0x1c300>
   2d85c:	strd	r4, [sp, #-16]!
   2d860:	mov	r4, r1
   2d864:	str	r6, [sp, #8]
   2d868:	mov	r6, r0
   2d86c:	mov	r0, r1
   2d870:	str	lr, [sp, #12]
   2d874:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d878:	subs	r5, r0, #0
   2d87c:	beq	2d8a0 <ftello64@plt+0x1c260>
   2d880:	mov	r2, r4
   2d884:	mov	r1, r6
   2d888:	bl	1131c <memcpy@plt>
   2d88c:	mov	r0, r5
   2d890:	ldrd	r4, [sp]
   2d894:	ldr	r6, [sp, #8]
   2d898:	add	sp, sp, #12
   2d89c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8a0:	bl	2d940 <ftello64@plt+0x1c300>
   2d8a4:	strd	r4, [sp, #-16]!
   2d8a8:	mov	r4, r1
   2d8ac:	str	r6, [sp, #8]
   2d8b0:	mov	r6, r0
   2d8b4:	add	r0, r1, #1
   2d8b8:	str	lr, [sp, #12]
   2d8bc:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d8c0:	subs	r5, r0, #0
   2d8c4:	beq	2d8f0 <ftello64@plt+0x1c2b0>
   2d8c8:	mov	r3, #0
   2d8cc:	mov	r1, r6
   2d8d0:	mov	r2, r4
   2d8d4:	strb	r3, [r5, r4]
   2d8d8:	bl	1131c <memcpy@plt>
   2d8dc:	mov	r0, r5
   2d8e0:	ldrd	r4, [sp]
   2d8e4:	ldr	r6, [sp, #8]
   2d8e8:	add	sp, sp, #12
   2d8ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8f0:	bl	2d940 <ftello64@plt+0x1c300>
   2d8f4:	strd	r4, [sp, #-16]!
   2d8f8:	str	r6, [sp, #8]
   2d8fc:	mov	r6, r0
   2d900:	str	lr, [sp, #12]
   2d904:	bl	114cc <strlen@plt>
   2d908:	add	r4, r0, #1
   2d90c:	mov	r0, r4
   2d910:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2d914:	subs	r5, r0, #0
   2d918:	beq	2d93c <ftello64@plt+0x1c2fc>
   2d91c:	mov	r2, r4
   2d920:	mov	r1, r6
   2d924:	bl	1131c <memcpy@plt>
   2d928:	mov	r0, r5
   2d92c:	ldrd	r4, [sp]
   2d930:	ldr	r6, [sp, #8]
   2d934:	add	sp, sp, #12
   2d938:	pop	{pc}		; (ldr pc, [sp], #4)
   2d93c:	bl	2d940 <ftello64@plt+0x1c300>
   2d940:	movw	r3, #12680	; 0x3188
   2d944:	movt	r3, #4
   2d948:	str	r4, [sp, #-8]!
   2d94c:	ldr	r4, [r3]
   2d950:	mov	r2, #5
   2d954:	movw	r1, #9660	; 0x25bc
   2d958:	movt	r1, #3
   2d95c:	mov	r0, #0
   2d960:	str	lr, [sp, #4]
   2d964:	bl	1137c <dcgettext@plt>
   2d968:	mov	r3, r0
   2d96c:	movw	r2, #7100	; 0x1bbc
   2d970:	movt	r2, #3
   2d974:	mov	r1, #0
   2d978:	mov	r0, r4
   2d97c:	bl	11424 <error@plt>
   2d980:	bl	1161c <abort@plt>
   2d984:	str	r4, [sp, #-8]!
   2d988:	str	lr, [sp, #4]
   2d98c:	sub	sp, sp, #8
   2d990:	ldr	ip, [sp, #16]
   2d994:	str	ip, [sp]
   2d998:	bl	30898 <ftello64@plt+0x1f258>
   2d99c:	subs	r4, r0, #0
   2d9a0:	blt	2d9b8 <ftello64@plt+0x1c378>
   2d9a4:	mov	r0, r4
   2d9a8:	add	sp, sp, #8
   2d9ac:	ldr	r4, [sp]
   2d9b0:	add	sp, sp, #4
   2d9b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d9b8:	bl	114e4 <__errno_location@plt>
   2d9bc:	ldr	r3, [r0]
   2d9c0:	cmp	r3, #12
   2d9c4:	bne	2d9a4 <ftello64@plt+0x1c364>
   2d9c8:	bl	2d940 <ftello64@plt+0x1c300>
   2d9cc:	str	r4, [sp, #-8]!
   2d9d0:	str	lr, [sp, #4]
   2d9d4:	bl	30b14 <ftello64@plt+0x1f4d4>
   2d9d8:	subs	r4, r0, #0
   2d9dc:	beq	2d9f0 <ftello64@plt+0x1c3b0>
   2d9e0:	mov	r0, r4
   2d9e4:	ldr	r4, [sp]
   2d9e8:	add	sp, sp, #4
   2d9ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2d9f0:	bl	114e4 <__errno_location@plt>
   2d9f4:	ldr	r3, [r0]
   2d9f8:	cmp	r3, #12
   2d9fc:	bne	2d9e0 <ftello64@plt+0x1c3a0>
   2da00:	bl	2d940 <ftello64@plt+0x1c300>
   2da04:	str	r4, [sp, #-8]!
   2da08:	str	lr, [sp, #4]
   2da0c:	bl	30d00 <ftello64@plt+0x1f6c0>
   2da10:	subs	r4, r0, #0
   2da14:	beq	2da28 <ftello64@plt+0x1c3e8>
   2da18:	mov	r0, r4
   2da1c:	ldr	r4, [sp]
   2da20:	add	sp, sp, #4
   2da24:	pop	{pc}		; (ldr pc, [sp], #4)
   2da28:	bl	114e4 <__errno_location@plt>
   2da2c:	ldr	r3, [r0]
   2da30:	cmp	r3, #12
   2da34:	bne	2da18 <ftello64@plt+0x1c3d8>
   2da38:	bl	2d940 <ftello64@plt+0x1c300>
   2da3c:	cmp	r2, #36	; 0x24
   2da40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2da44:	strd	r6, [sp, #8]
   2da48:	strd	r8, [sp, #16]
   2da4c:	strd	sl, [sp, #24]
   2da50:	str	lr, [sp, #32]
   2da54:	sub	sp, sp, #36	; 0x24
   2da58:	bhi	2e834 <ftello64@plt+0x1d1f4>
   2da5c:	cmp	r1, #0
   2da60:	mov	r5, r1
   2da64:	mov	r6, r2
   2da68:	addeq	r5, sp, #28
   2da6c:	mov	sl, r0
   2da70:	mov	r9, r3
   2da74:	bl	114e4 <__errno_location@plt>
   2da78:	mov	fp, r0
   2da7c:	mov	r4, #0
   2da80:	mov	r2, r6
   2da84:	mov	r3, r4
   2da88:	mov	r1, r5
   2da8c:	mov	r0, sl
   2da90:	str	r4, [fp]
   2da94:	bl	115d4 <__strtoll_internal@plt>
   2da98:	ldr	r8, [r5]
   2da9c:	mov	r6, r0
   2daa0:	mov	r7, r1
   2daa4:	cmp	r8, sl
   2daa8:	beq	2db00 <ftello64@plt+0x1c4c0>
   2daac:	ldr	r4, [fp]
   2dab0:	cmp	r4, #0
   2dab4:	beq	2dac4 <ftello64@plt+0x1c484>
   2dab8:	cmp	r4, #34	; 0x22
   2dabc:	bne	2dc04 <ftello64@plt+0x1c5c4>
   2dac0:	mov	r4, #1
   2dac4:	ldr	r3, [sp, #72]	; 0x48
   2dac8:	cmp	r3, #0
   2dacc:	beq	2dadc <ftello64@plt+0x1c49c>
   2dad0:	ldrb	sl, [r8]
   2dad4:	cmp	sl, #0
   2dad8:	bne	2dd08 <ftello64@plt+0x1c6c8>
   2dadc:	strd	r6, [r9]
   2dae0:	mov	r0, r4
   2dae4:	add	sp, sp, #36	; 0x24
   2dae8:	ldrd	r4, [sp]
   2daec:	ldrd	r6, [sp, #8]
   2daf0:	ldrd	r8, [sp, #16]
   2daf4:	ldrd	sl, [sp, #24]
   2daf8:	add	sp, sp, #32
   2dafc:	pop	{pc}		; (ldr pc, [sp], #4)
   2db00:	ldr	r3, [sp, #72]	; 0x48
   2db04:	cmp	r3, r4
   2db08:	beq	2dc04 <ftello64@plt+0x1c5c4>
   2db0c:	ldrb	sl, [sl]
   2db10:	cmp	sl, r4
   2db14:	beq	2dc04 <ftello64@plt+0x1c5c4>
   2db18:	mov	r1, sl
   2db1c:	mov	r0, r3
   2db20:	bl	114d8 <strchr@plt>
   2db24:	cmp	r0, r4
   2db28:	movne	r6, #1
   2db2c:	movne	r7, #0
   2db30:	beq	2dc04 <ftello64@plt+0x1c5c4>
   2db34:	sub	fp, sl, #69	; 0x45
   2db38:	cmp	fp, #47	; 0x2f
   2db3c:	ldrls	pc, [pc, fp, lsl #2]
   2db40:	b	2dd24 <ftello64@plt+0x1c6e4>
   2db44:	andeq	sp, r2, ip, lsl #24
   2db48:	andeq	sp, r2, r4, lsr #26
   2db4c:	andeq	sp, r2, ip, lsl #24
   2db50:	andeq	sp, r2, r4, lsr #26
   2db54:	andeq	sp, r2, r4, lsr #26
   2db58:	andeq	sp, r2, r4, lsr #26
   2db5c:	andeq	sp, r2, ip, lsl #24
   2db60:	andeq	sp, r2, r4, lsr #26
   2db64:	andeq	sp, r2, ip, lsl #24
   2db68:	andeq	sp, r2, r4, lsr #26
   2db6c:	andeq	sp, r2, r4, lsr #26
   2db70:	andeq	sp, r2, ip, lsl #24
   2db74:	andeq	sp, r2, r4, lsr #26
   2db78:	andeq	sp, r2, r4, lsr #26
   2db7c:	andeq	sp, r2, r4, lsr #26
   2db80:	andeq	sp, r2, ip, lsl #24
   2db84:	andeq	sp, r2, r4, lsr #26
   2db88:	andeq	sp, r2, r4, lsr #26
   2db8c:	andeq	sp, r2, r4, lsr #26
   2db90:	andeq	sp, r2, r4, lsr #26
   2db94:	andeq	sp, r2, ip, lsl #24
   2db98:	andeq	sp, r2, ip, lsl #24
   2db9c:	andeq	sp, r2, r4, lsr #26
   2dba0:	andeq	sp, r2, r4, lsr #26
   2dba4:	andeq	sp, r2, r4, lsr #26
   2dba8:	andeq	sp, r2, r4, lsr #26
   2dbac:	andeq	sp, r2, r4, lsr #26
   2dbb0:	andeq	sp, r2, r4, lsr #26
   2dbb4:	andeq	sp, r2, r4, lsr #26
   2dbb8:	andeq	sp, r2, r4, lsr #26
   2dbbc:	andeq	sp, r2, r4, lsr #26
   2dbc0:	andeq	sp, r2, r4, lsr #26
   2dbc4:	andeq	sp, r2, r4, lsr #26
   2dbc8:	andeq	sp, r2, r4, lsr #26
   2dbcc:	andeq	sp, r2, ip, lsl #24
   2dbd0:	andeq	sp, r2, r4, lsr #26
   2dbd4:	andeq	sp, r2, r4, lsr #26
   2dbd8:	andeq	sp, r2, r4, lsr #26
   2dbdc:	andeq	sp, r2, ip, lsl #24
   2dbe0:	andeq	sp, r2, r4, lsr #26
   2dbe4:	andeq	sp, r2, ip, lsl #24
   2dbe8:	andeq	sp, r2, r4, lsr #26
   2dbec:	andeq	sp, r2, r4, lsr #26
   2dbf0:	andeq	sp, r2, r4, lsr #26
   2dbf4:	andeq	sp, r2, r4, lsr #26
   2dbf8:	andeq	sp, r2, r4, lsr #26
   2dbfc:	andeq	sp, r2, r4, lsr #26
   2dc00:	andeq	sp, r2, ip, lsl #24
   2dc04:	mov	r4, #4
   2dc08:	b	2dae0 <ftello64@plt+0x1c4a0>
   2dc0c:	mov	r1, #48	; 0x30
   2dc10:	ldr	r0, [sp, #72]	; 0x48
   2dc14:	bl	114d8 <strchr@plt>
   2dc18:	cmp	r0, #0
   2dc1c:	beq	2dd24 <ftello64@plt+0x1c6e4>
   2dc20:	ldrb	r3, [r8, #1]
   2dc24:	cmp	r3, #68	; 0x44
   2dc28:	beq	2e40c <ftello64@plt+0x1cdcc>
   2dc2c:	cmp	r3, #105	; 0x69
   2dc30:	beq	2e454 <ftello64@plt+0x1ce14>
   2dc34:	cmp	r3, #66	; 0x42
   2dc38:	beq	2e40c <ftello64@plt+0x1cdcc>
   2dc3c:	cmp	fp, #47	; 0x2f
   2dc40:	ldrls	pc, [pc, fp, lsl #2]
   2dc44:	b	2dd1c <ftello64@plt+0x1c6dc>
   2dc48:	andeq	lr, r2, ip, lsr #6
   2dc4c:	andeq	sp, r2, ip, lsl sp
   2dc50:	andeq	lr, r2, r0, ror r1
   2dc54:	andeq	sp, r2, ip, lsl sp
   2dc58:	andeq	sp, r2, ip, lsl sp
   2dc5c:	andeq	sp, r2, ip, lsl sp
   2dc60:	andeq	sp, r2, r0, asr #30
   2dc64:	andeq	sp, r2, ip, lsl sp
   2dc68:	andeq	lr, r2, ip, asr #5
   2dc6c:	andeq	sp, r2, ip, lsl sp
   2dc70:	andeq	sp, r2, ip, lsl sp
   2dc74:	ldrdeq	lr, [r2], -r0
   2dc78:	andeq	sp, r2, ip, lsl sp
   2dc7c:	andeq	sp, r2, ip, lsl sp
   2dc80:	andeq	sp, r2, ip, lsl sp
   2dc84:	andeq	lr, r2, r0, lsl r2
   2dc88:	andeq	sp, r2, ip, lsl sp
   2dc8c:	andeq	sp, r2, ip, lsl sp
   2dc90:	andeq	sp, r2, ip, lsl sp
   2dc94:	andeq	sp, r2, ip, lsl sp
   2dc98:	andeq	lr, r2, ip
   2dc9c:	andeq	sp, r2, r4, lsl lr
   2dca0:	andeq	sp, r2, ip, lsl sp
   2dca4:	andeq	sp, r2, ip, lsl sp
   2dca8:	andeq	sp, r2, ip, lsl sp
   2dcac:	andeq	sp, r2, ip, lsl sp
   2dcb0:	andeq	sp, r2, ip, lsl sp
   2dcb4:	andeq	sp, r2, ip, lsl sp
   2dcb8:	andeq	sp, r2, ip, lsl sp
   2dcbc:	ldrdeq	sp, [r2], -ip
   2dcc0:	andeq	lr, r2, ip, asr #7
   2dcc4:	andeq	sp, r2, ip, lsl sp
   2dcc8:	andeq	sp, r2, ip, lsl sp
   2dccc:	andeq	sp, r2, ip, lsl sp
   2dcd0:	andeq	lr, r2, r0, ror r1
   2dcd4:	andeq	sp, r2, ip, lsl sp
   2dcd8:	andeq	sp, r2, ip, lsl sp
   2dcdc:	andeq	sp, r2, ip, lsl sp
   2dce0:	andeq	sp, r2, r0, asr #30
   2dce4:	andeq	sp, r2, ip, lsl sp
   2dce8:	andeq	lr, r2, ip, asr #5
   2dcec:	andeq	sp, r2, ip, lsl sp
   2dcf0:	andeq	sp, r2, ip, lsl sp
   2dcf4:	andeq	sp, r2, ip, lsl sp
   2dcf8:	andeq	sp, r2, ip, lsl sp
   2dcfc:	andeq	sp, r2, ip, lsl sp
   2dd00:	andeq	sp, r2, ip, lsl sp
   2dd04:	andeq	lr, r2, r0, lsl r2
   2dd08:	mov	r0, r3
   2dd0c:	mov	r1, sl
   2dd10:	bl	114d8 <strchr@plt>
   2dd14:	cmp	r0, #0
   2dd18:	bne	2db34 <ftello64@plt+0x1c4f4>
   2dd1c:	orr	r4, r4, #2
   2dd20:	b	2dadc <ftello64@plt+0x1c49c>
   2dd24:	mov	fp, #1
   2dd28:	mov	lr, #1024	; 0x400
   2dd2c:	sub	sl, sl, #66	; 0x42
   2dd30:	cmp	sl, #53	; 0x35
   2dd34:	ldrls	pc, [pc, sl, lsl #2]
   2dd38:	b	2dd1c <ftello64@plt+0x1c6dc>
   2dd3c:			; <UNDEFINED> instruction: 0x0002e2b0
   2dd40:	andeq	sp, r2, ip, lsl sp
   2dd44:	andeq	sp, r2, ip, lsl sp
   2dd48:	andeq	lr, r2, r4, lsr r3
   2dd4c:	andeq	sp, r2, ip, lsl sp
   2dd50:	andeq	lr, r2, r8, ror r1
   2dd54:	andeq	sp, r2, ip, lsl sp
   2dd58:	andeq	sp, r2, ip, lsl sp
   2dd5c:	andeq	sp, r2, ip, lsl sp
   2dd60:	andeq	sp, r2, r8, asr #30
   2dd64:	andeq	sp, r2, ip, lsl sp
   2dd68:	ldrdeq	lr, [r2], -r4
   2dd6c:	andeq	sp, r2, ip, lsl sp
   2dd70:	andeq	sp, r2, ip, lsl sp
   2dd74:	ldrdeq	lr, [r2], -r8
   2dd78:	andeq	sp, r2, ip, lsl sp
   2dd7c:	andeq	sp, r2, ip, lsl sp
   2dd80:	andeq	sp, r2, ip, lsl sp
   2dd84:	andeq	lr, r2, r8, lsl r2
   2dd88:	andeq	sp, r2, ip, lsl sp
   2dd8c:	andeq	sp, r2, ip, lsl sp
   2dd90:	andeq	sp, r2, ip, lsl sp
   2dd94:	andeq	sp, r2, ip, lsl sp
   2dd98:	andeq	lr, r2, r4, lsl r0
   2dd9c:	andeq	sp, r2, ip, lsl lr
   2dda0:	andeq	sp, r2, ip, lsl sp
   2dda4:	andeq	sp, r2, ip, lsl sp
   2dda8:	andeq	sp, r2, ip, lsl sp
   2ddac:	andeq	sp, r2, ip, lsl sp
   2ddb0:	andeq	sp, r2, ip, lsl sp
   2ddb4:	andeq	sp, r2, ip, lsl sp
   2ddb8:	andeq	sp, r2, ip, lsl sp
   2ddbc:	andeq	sp, r2, r0, ror #31
   2ddc0:	andeq	sp, r2, r8, lsr #30
   2ddc4:	andeq	sp, r2, ip, lsl sp
   2ddc8:	andeq	sp, r2, ip, lsl sp
   2ddcc:	andeq	sp, r2, ip, lsl sp
   2ddd0:	andeq	lr, r2, r8, ror r1
   2ddd4:	andeq	sp, r2, ip, lsl sp
   2ddd8:	andeq	sp, r2, ip, lsl sp
   2dddc:	andeq	sp, r2, ip, lsl sp
   2dde0:	andeq	sp, r2, r8, asr #30
   2dde4:	andeq	sp, r2, ip, lsl sp
   2dde8:	ldrdeq	lr, [r2], -r4
   2ddec:	andeq	sp, r2, ip, lsl sp
   2ddf0:	andeq	sp, r2, ip, lsl sp
   2ddf4:	andeq	sp, r2, ip, lsl sp
   2ddf8:	andeq	sp, r2, ip, lsl sp
   2ddfc:	andeq	sp, r2, ip, lsl sp
   2de00:	andeq	sp, r2, ip, lsl sp
   2de04:	andeq	lr, r2, r8, lsl r2
   2de08:	andeq	sp, r2, ip, lsl sp
   2de0c:	andeq	sp, r2, ip, lsl sp
   2de10:			; <UNDEFINED> instruction: 0x0002dfb4
   2de14:	mov	fp, #1
   2de18:	mov	lr, #1024	; 0x400
   2de1c:	asr	r3, lr, #31
   2de20:	mov	r2, lr
   2de24:	mov	r1, #0
   2de28:	cmp	r7, r6, asr #31
   2de2c:	strd	r2, [sp]
   2de30:	bne	2e540 <ftello64@plt+0x1cf00>
   2de34:	smull	r2, r3, r6, lr
   2de38:	mov	ip, r2
   2de3c:	cmp	r1, #0
   2de40:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2de44:	mov	r6, ip
   2de48:	mov	r7, r3
   2de4c:	cmp	r3, r6, asr #31
   2de50:	mov	ip, r1
   2de54:	bne	2e074 <ftello64@plt+0x1ca34>
   2de58:	smull	r2, r3, r6, lr
   2de5c:	mov	sl, r2
   2de60:	subs	r1, ip, #0
   2de64:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2de68:	cmp	r3, sl, asr #31
   2de6c:	mov	r6, sl
   2de70:	mov	ip, r1
   2de74:	mov	r7, r3
   2de78:	bne	2e370 <ftello64@plt+0x1cd30>
   2de7c:	smull	r2, r3, r6, lr
   2de80:	mov	sl, r2
   2de84:	subs	r1, ip, #0
   2de88:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2de8c:	cmp	r3, sl, asr #31
   2de90:	mov	r6, sl
   2de94:	mov	ip, r1
   2de98:	mov	r7, r3
   2de9c:	bne	2e114 <ftello64@plt+0x1cad4>
   2dea0:	smull	r2, r3, r6, lr
   2dea4:	mov	sl, r2
   2dea8:	subs	r1, ip, #0
   2deac:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2deb0:	cmp	r3, sl, asr #31
   2deb4:	mov	r6, sl
   2deb8:	mov	ip, r1
   2debc:	mov	r7, r3
   2dec0:	bne	2e254 <ftello64@plt+0x1cc14>
   2dec4:	smull	r2, r3, r6, lr
   2dec8:	mov	sl, r2
   2decc:	subs	r1, ip, #0
   2ded0:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2ded4:	cmp	r3, sl, asr #31
   2ded8:	mov	r6, sl
   2dedc:	mov	ip, r1
   2dee0:	mov	r7, r3
   2dee4:	bne	2e1b4 <ftello64@plt+0x1cb74>
   2dee8:	smull	r2, r3, r6, lr
   2deec:	mov	sl, r2
   2def0:	cmp	ip, #0
   2def4:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2def8:	cmp	r3, sl, asr #31
   2defc:	mov	r0, sl
   2df00:	mov	r1, r3
   2df04:	bne	2e46c <ftello64@plt+0x1ce2c>
   2df08:	smull	r2, r3, sl, lr
   2df0c:	mov	lr, r2
   2df10:	mov	r2, r3
   2df14:	cmp	ip, #0
   2df18:	moveq	r6, lr
   2df1c:	moveq	r7, r2
   2df20:	bne	2e3f0 <ftello64@plt+0x1cdb0>
   2df24:	orr	r4, r4, ip
   2df28:	add	r3, r8, fp
   2df2c:	str	r3, [r5]
   2df30:	ldrb	r3, [r8, fp]
   2df34:	cmp	r3, #0
   2df38:	beq	2dadc <ftello64@plt+0x1c49c>
   2df3c:	b	2dd1c <ftello64@plt+0x1c6dc>
   2df40:	mov	fp, #1
   2df44:	mov	lr, #1024	; 0x400
   2df48:	cmp	r7, r6, asr #31
   2df4c:	mov	r0, lr
   2df50:	mov	ip, #0
   2df54:	asr	r1, lr, #31
   2df58:	bne	2e418 <ftello64@plt+0x1cdd8>
   2df5c:	smull	r2, r3, r6, lr
   2df60:	mov	r1, r2
   2df64:	mov	lr, r3
   2df68:	cmp	ip, #0
   2df6c:	bne	2df7c <ftello64@plt+0x1c93c>
   2df70:	mov	r6, r1
   2df74:	mov	r7, lr
   2df78:	b	2df28 <ftello64@plt+0x1c8e8>
   2df7c:	cmp	r6, #0
   2df80:	mov	r4, #1
   2df84:	sbcs	r3, r7, #0
   2df88:	blt	2dfa8 <ftello64@plt+0x1c968>
   2df8c:	mvn	r6, #0
   2df90:	mvn	r7, #-2147483648	; 0x80000000
   2df94:	b	2df28 <ftello64@plt+0x1c8e8>
   2df98:	cmp	r0, #0
   2df9c:	mov	r4, #1
   2dfa0:	sbcs	r3, r1, #0
   2dfa4:	bge	2df8c <ftello64@plt+0x1c94c>
   2dfa8:	mov	r6, #0
   2dfac:	mov	r7, #-2147483648	; 0x80000000
   2dfb0:	b	2df28 <ftello64@plt+0x1c8e8>
   2dfb4:	cmp	r7, r6, asr #31
   2dfb8:	mov	r1, #0
   2dfbc:	bne	2e6d8 <ftello64@plt+0x1d098>
   2dfc0:	adds	ip, r6, r6
   2dfc4:	adc	r3, r7, r7
   2dfc8:	cmp	r1, #0
   2dfcc:	bne	2df7c <ftello64@plt+0x1c93c>
   2dfd0:	mov	r6, ip
   2dfd4:	mov	r7, r3
   2dfd8:	b	2df28 <ftello64@plt+0x1c8e8>
   2dfdc:	mov	fp, #1
   2dfe0:	cmp	r7, r6, asr #31
   2dfe4:	mov	ip, #0
   2dfe8:	bne	2e730 <ftello64@plt+0x1d0f0>
   2dfec:	lsl	r3, r7, #9
   2dff0:	lsl	r2, r6, #9
   2dff4:	orr	r3, r3, r6, lsr #23
   2dff8:	cmp	ip, #0
   2dffc:	bne	2df7c <ftello64@plt+0x1c93c>
   2e000:	mov	r6, r2
   2e004:	mov	r7, r3
   2e008:	b	2df28 <ftello64@plt+0x1c8e8>
   2e00c:	mov	fp, #1
   2e010:	mov	lr, #1024	; 0x400
   2e014:	asr	r3, lr, #31
   2e018:	mov	r2, lr
   2e01c:	mov	r1, #0
   2e020:	cmp	r7, r6, asr #31
   2e024:	strd	r2, [sp]
   2e028:	bne	2e5c0 <ftello64@plt+0x1cf80>
   2e02c:	smull	r2, r3, r6, lr
   2e030:	mov	ip, r2
   2e034:	cmp	r1, #0
   2e038:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e03c:	mov	r6, ip
   2e040:	mov	r7, r3
   2e044:	cmp	r3, r6, asr #31
   2e048:	mov	ip, r1
   2e04c:	bne	2e784 <ftello64@plt+0x1d144>
   2e050:	smull	r2, r3, r6, lr
   2e054:	mov	sl, r2
   2e058:	subs	r1, ip, #0
   2e05c:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e060:	cmp	r3, sl, asr #31
   2e064:	mov	r6, sl
   2e068:	mov	ip, r1
   2e06c:	mov	r7, r3
   2e070:	beq	2de58 <ftello64@plt+0x1c818>
   2e074:	umull	r0, r1, r6, lr
   2e078:	cmp	r3, #0
   2e07c:	umull	r2, r3, lr, r3
   2e080:	strd	r0, [sp, #16]
   2e084:	mov	r0, r2
   2e088:	mov	r1, r3
   2e08c:	strd	r0, [sp, #8]
   2e090:	bge	2e0a8 <ftello64@plt+0x1ca68>
   2e094:	subs	r3, r0, ip
   2e098:	str	r3, [sp, #8]
   2e09c:	ldr	r3, [sp, #12]
   2e0a0:	sbc	r3, r3, lr
   2e0a4:	str	r3, [sp, #12]
   2e0a8:	ldr	r1, [sp, #8]
   2e0ac:	mov	r2, #0
   2e0b0:	ldr	r3, [sp, #20]
   2e0b4:	adds	r3, r1, r3
   2e0b8:	ldr	r1, [sp, #12]
   2e0bc:	adc	r2, r1, r2
   2e0c0:	cmp	r2, r3, asr #31
   2e0c4:	bne	2e9d8 <ftello64@plt+0x1d398>
   2e0c8:	ldr	sl, [sp, #16]
   2e0cc:	b	2de60 <ftello64@plt+0x1c820>
   2e0d0:	mov	fp, #1
   2e0d4:	mov	lr, #1024	; 0x400
   2e0d8:	asr	r3, lr, #31
   2e0dc:	mov	r2, lr
   2e0e0:	mov	r1, #0
   2e0e4:	cmp	r7, r6, asr #31
   2e0e8:	strd	r2, [sp]
   2e0ec:	bne	2e500 <ftello64@plt+0x1cec0>
   2e0f0:	smull	r2, r3, r6, lr
   2e0f4:	mov	ip, r2
   2e0f8:	cmp	r1, #0
   2e0fc:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e100:	mov	r6, ip
   2e104:	mov	r7, r3
   2e108:	cmp	r3, r6, asr #31
   2e10c:	mov	ip, r1
   2e110:	beq	2dea0 <ftello64@plt+0x1c860>
   2e114:	umull	r0, r1, r6, lr
   2e118:	cmp	r3, #0
   2e11c:	umull	r2, r3, lr, r3
   2e120:	strd	r0, [sp, #16]
   2e124:	mov	r0, r2
   2e128:	mov	r1, r3
   2e12c:	strd	r0, [sp, #8]
   2e130:	bge	2e148 <ftello64@plt+0x1cb08>
   2e134:	subs	r3, r0, ip
   2e138:	str	r3, [sp, #8]
   2e13c:	ldr	r3, [sp, #12]
   2e140:	sbc	r3, r3, lr
   2e144:	str	r3, [sp, #12]
   2e148:	ldr	r1, [sp, #8]
   2e14c:	mov	r2, #0
   2e150:	ldr	r3, [sp, #20]
   2e154:	adds	r3, r1, r3
   2e158:	ldr	r1, [sp, #12]
   2e15c:	adc	r2, r1, r2
   2e160:	cmp	r2, r3, asr #31
   2e164:	bne	2e908 <ftello64@plt+0x1d2c8>
   2e168:	ldr	sl, [sp, #16]
   2e16c:	b	2dea8 <ftello64@plt+0x1c868>
   2e170:	mov	fp, #1
   2e174:	mov	lr, #1024	; 0x400
   2e178:	asr	r3, lr, #31
   2e17c:	mov	r2, lr
   2e180:	mov	r1, #0
   2e184:	cmp	r7, r6, asr #31
   2e188:	strd	r2, [sp]
   2e18c:	bne	2e4c0 <ftello64@plt+0x1ce80>
   2e190:	smull	r2, r3, r6, lr
   2e194:	mov	ip, r2
   2e198:	cmp	r1, #0
   2e19c:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e1a0:	mov	r6, ip
   2e1a4:	mov	r7, r3
   2e1a8:	cmp	r3, r6, asr #31
   2e1ac:	mov	ip, r1
   2e1b0:	beq	2dee8 <ftello64@plt+0x1c8a8>
   2e1b4:	umull	r0, r1, r6, lr
   2e1b8:	cmp	r3, #0
   2e1bc:	umull	r2, r3, lr, r3
   2e1c0:	strd	r0, [sp, #16]
   2e1c4:	mov	r0, r2
   2e1c8:	mov	r1, r3
   2e1cc:	strd	r0, [sp, #8]
   2e1d0:	bge	2e1e8 <ftello64@plt+0x1cba8>
   2e1d4:	subs	r3, r0, ip
   2e1d8:	str	r3, [sp, #8]
   2e1dc:	ldr	r3, [sp, #12]
   2e1e0:	sbc	r3, r3, lr
   2e1e4:	str	r3, [sp, #12]
   2e1e8:	ldr	r1, [sp, #8]
   2e1ec:	mov	r2, #0
   2e1f0:	ldr	r3, [sp, #20]
   2e1f4:	adds	r3, r1, r3
   2e1f8:	ldr	r1, [sp, #12]
   2e1fc:	adc	r2, r1, r2
   2e200:	cmp	r2, r3, asr #31
   2e204:	bne	2e878 <ftello64@plt+0x1d238>
   2e208:	ldr	sl, [sp, #16]
   2e20c:	b	2def0 <ftello64@plt+0x1c8b0>
   2e210:	mov	fp, #1
   2e214:	mov	lr, #1024	; 0x400
   2e218:	asr	r3, lr, #31
   2e21c:	mov	r2, lr
   2e220:	mov	r1, #0
   2e224:	cmp	r7, r6, asr #31
   2e228:	strd	r2, [sp]
   2e22c:	bne	2e698 <ftello64@plt+0x1d058>
   2e230:	smull	r2, r3, r6, lr
   2e234:	mov	ip, r2
   2e238:	cmp	r1, #0
   2e23c:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e240:	mov	r6, ip
   2e244:	mov	r7, r3
   2e248:	cmp	r3, r6, asr #31
   2e24c:	mov	ip, r1
   2e250:	beq	2dec4 <ftello64@plt+0x1c884>
   2e254:	umull	r0, r1, r6, lr
   2e258:	cmp	r3, #0
   2e25c:	umull	r2, r3, lr, r3
   2e260:	strd	r0, [sp, #16]
   2e264:	mov	r0, r2
   2e268:	mov	r1, r3
   2e26c:	strd	r0, [sp, #8]
   2e270:	bge	2e288 <ftello64@plt+0x1cc48>
   2e274:	subs	r3, r0, ip
   2e278:	str	r3, [sp, #8]
   2e27c:	ldr	r3, [sp, #12]
   2e280:	sbc	r3, r3, lr
   2e284:	str	r3, [sp, #12]
   2e288:	ldr	r1, [sp, #8]
   2e28c:	mov	r2, #0
   2e290:	ldr	r3, [sp, #20]
   2e294:	adds	r3, r1, r3
   2e298:	ldr	r1, [sp, #12]
   2e29c:	adc	r2, r1, r2
   2e2a0:	cmp	r2, r3, asr #31
   2e2a4:	bne	2e8c0 <ftello64@plt+0x1d280>
   2e2a8:	ldr	sl, [sp, #16]
   2e2ac:	b	2decc <ftello64@plt+0x1c88c>
   2e2b0:	cmp	r7, r6, asr #31
   2e2b4:	mov	ip, #0
   2e2b8:	bne	2e640 <ftello64@plt+0x1d000>
   2e2bc:	lsl	r3, r7, #10
   2e2c0:	lsl	r2, r6, #10
   2e2c4:	orr	r3, r3, r6, lsr #22
   2e2c8:	b	2dff8 <ftello64@plt+0x1c9b8>
   2e2cc:	mov	fp, #1
   2e2d0:	mov	lr, #1024	; 0x400
   2e2d4:	asr	r3, lr, #31
   2e2d8:	mov	r2, lr
   2e2dc:	mov	r1, #0
   2e2e0:	cmp	r7, r6, asr #31
   2e2e4:	strd	r2, [sp]
   2e2e8:	bne	2e600 <ftello64@plt+0x1cfc0>
   2e2ec:	smull	r2, r3, r6, lr
   2e2f0:	mov	sl, r2
   2e2f4:	subs	ip, r1, #0
   2e2f8:	bne	2df7c <ftello64@plt+0x1c93c>
   2e2fc:	cmp	r3, sl, asr #31
   2e300:	mov	r0, sl
   2e304:	mov	r1, r3
   2e308:	bne	2e7e0 <ftello64@plt+0x1d1a0>
   2e30c:	smull	r2, r3, sl, lr
   2e310:	mov	lr, r2
   2e314:	mov	r2, r3
   2e318:	cmp	ip, #0
   2e31c:	bne	2df98 <ftello64@plt+0x1c958>
   2e320:	mov	r6, lr
   2e324:	mov	r7, r2
   2e328:	b	2df28 <ftello64@plt+0x1c8e8>
   2e32c:	mov	fp, #1
   2e330:	mov	lr, #1024	; 0x400
   2e334:	asr	r3, lr, #31
   2e338:	mov	r2, lr
   2e33c:	mov	r1, #0
   2e340:	cmp	r7, r6, asr #31
   2e344:	strd	r2, [sp]
   2e348:	bne	2e580 <ftello64@plt+0x1cf40>
   2e34c:	smull	r2, r3, r6, lr
   2e350:	mov	ip, r2
   2e354:	cmp	r1, #0
   2e358:	bne	2e3d4 <ftello64@plt+0x1cd94>
   2e35c:	mov	r6, ip
   2e360:	mov	r7, r3
   2e364:	cmp	r3, r6, asr #31
   2e368:	mov	ip, r1
   2e36c:	beq	2de7c <ftello64@plt+0x1c83c>
   2e370:	umull	r0, r1, r6, lr
   2e374:	cmp	r3, #0
   2e378:	umull	r2, r3, lr, r3
   2e37c:	strd	r0, [sp, #16]
   2e380:	mov	r0, r2
   2e384:	mov	r1, r3
   2e388:	strd	r0, [sp, #8]
   2e38c:	bge	2e3a4 <ftello64@plt+0x1cd64>
   2e390:	subs	r3, r0, ip
   2e394:	str	r3, [sp, #8]
   2e398:	ldr	r3, [sp, #12]
   2e39c:	sbc	r3, r3, lr
   2e3a0:	str	r3, [sp, #12]
   2e3a4:	ldr	r1, [sp, #8]
   2e3a8:	mov	r2, #0
   2e3ac:	ldr	r3, [sp, #20]
   2e3b0:	adds	r3, r1, r3
   2e3b4:	ldr	r1, [sp, #12]
   2e3b8:	adc	r2, r1, r2
   2e3bc:	cmp	r2, r3, asr #31
   2e3c0:	bne	2e8e4 <ftello64@plt+0x1d2a4>
   2e3c4:	ldr	sl, [sp, #16]
   2e3c8:	b	2de84 <ftello64@plt+0x1c844>
   2e3cc:	mov	fp, #1
   2e3d0:	b	2df28 <ftello64@plt+0x1c8e8>
   2e3d4:	cmp	r6, #0
   2e3d8:	mov	ip, #1
   2e3dc:	sbcs	r3, r7, #0
   2e3e0:	blt	2e400 <ftello64@plt+0x1cdc0>
   2e3e4:	mvn	r6, #0
   2e3e8:	mvn	r7, #-2147483648	; 0x80000000
   2e3ec:	b	2df24 <ftello64@plt+0x1c8e4>
   2e3f0:	cmp	r0, #0
   2e3f4:	mov	ip, #1
   2e3f8:	sbcs	r3, r1, #0
   2e3fc:	bge	2e3e4 <ftello64@plt+0x1cda4>
   2e400:	mov	r6, #0
   2e404:	mov	r7, #-2147483648	; 0x80000000
   2e408:	b	2df24 <ftello64@plt+0x1c8e4>
   2e40c:	mov	fp, #2
   2e410:	mov	lr, #1000	; 0x3e8
   2e414:	b	2dd2c <ftello64@plt+0x1c6ec>
   2e418:	umull	r2, r3, r6, lr
   2e41c:	cmp	r7, #0
   2e420:	strd	r2, [sp]
   2e424:	umull	r2, r3, lr, r7
   2e428:	bge	2e434 <ftello64@plt+0x1cdf4>
   2e42c:	subs	r2, r2, ip
   2e430:	sbc	r3, r3, lr
   2e434:	ldr	lr, [sp, #4]
   2e438:	mov	sl, #0
   2e43c:	adds	lr, r2, lr
   2e440:	adc	sl, r3, sl
   2e444:	cmp	sl, lr, asr #31
   2e448:	bne	2e998 <ftello64@plt+0x1d358>
   2e44c:	ldr	r1, [sp]
   2e450:	b	2df68 <ftello64@plt+0x1c928>
   2e454:	ldrb	r3, [r8, #2]
   2e458:	mov	lr, #1024	; 0x400
   2e45c:	cmp	r3, #66	; 0x42
   2e460:	movne	fp, #1
   2e464:	moveq	fp, #3
   2e468:	b	2dd2c <ftello64@plt+0x1c6ec>
   2e46c:	cmp	r3, #0
   2e470:	umull	r6, r7, sl, lr
   2e474:	umull	r2, r3, lr, r3
   2e478:	strd	r2, [sp, #8]
   2e47c:	strd	r6, [sp, #16]
   2e480:	bge	2e498 <ftello64@plt+0x1ce58>
   2e484:	subs	r3, r2, ip
   2e488:	str	r3, [sp, #8]
   2e48c:	ldr	r3, [sp, #12]
   2e490:	sbc	r3, r3, lr
   2e494:	str	r3, [sp, #12]
   2e498:	ldr	r3, [sp, #8]
   2e49c:	mov	lr, #0
   2e4a0:	ldr	r6, [sp, #20]
   2e4a4:	adds	r2, r3, r6
   2e4a8:	ldr	r3, [sp, #12]
   2e4ac:	adc	lr, r3, lr
   2e4b0:	cmp	lr, r2, asr #31
   2e4b4:	bne	2e92c <ftello64@plt+0x1d2ec>
   2e4b8:	ldr	lr, [sp, #16]
   2e4bc:	b	2df14 <ftello64@plt+0x1c8d4>
   2e4c0:	umull	r2, r3, r6, lr
   2e4c4:	cmp	r7, #0
   2e4c8:	strd	r2, [sp, #8]
   2e4cc:	umull	r2, r3, lr, r7
   2e4d0:	bge	2e4dc <ftello64@plt+0x1ce9c>
   2e4d4:	subs	r2, r2, r1
   2e4d8:	sbc	r3, r3, lr
   2e4dc:	ldr	r0, [sp, #12]
   2e4e0:	mov	ip, #0
   2e4e4:	adds	r0, r2, r0
   2e4e8:	adc	ip, r3, ip
   2e4ec:	cmp	ip, r0, asr #31
   2e4f0:	bne	2e854 <ftello64@plt+0x1d214>
   2e4f4:	mov	r3, r0
   2e4f8:	ldr	ip, [sp, #8]
   2e4fc:	b	2e198 <ftello64@plt+0x1cb58>
   2e500:	umull	r2, r3, r6, lr
   2e504:	cmp	r7, #0
   2e508:	strd	r2, [sp, #8]
   2e50c:	umull	r2, r3, lr, r7
   2e510:	bge	2e51c <ftello64@plt+0x1cedc>
   2e514:	subs	r2, r2, r1
   2e518:	sbc	r3, r3, lr
   2e51c:	ldr	r0, [sp, #12]
   2e520:	mov	ip, #0
   2e524:	adds	r0, r2, r0
   2e528:	adc	ip, r3, ip
   2e52c:	cmp	ip, r0, asr #31
   2e530:	bne	2e9b4 <ftello64@plt+0x1d374>
   2e534:	mov	r3, r0
   2e538:	ldr	ip, [sp, #8]
   2e53c:	b	2e0f8 <ftello64@plt+0x1cab8>
   2e540:	umull	r2, r3, r6, lr
   2e544:	cmp	r7, #0
   2e548:	strd	r2, [sp, #8]
   2e54c:	umull	r2, r3, lr, r7
   2e550:	bge	2e55c <ftello64@plt+0x1cf1c>
   2e554:	subs	r2, r2, r1
   2e558:	sbc	r3, r3, lr
   2e55c:	ldr	r0, [sp, #12]
   2e560:	mov	ip, #0
   2e564:	adds	r0, r2, r0
   2e568:	adc	ip, r3, ip
   2e56c:	cmp	ip, r0, asr #31
   2e570:	bne	2e89c <ftello64@plt+0x1d25c>
   2e574:	mov	r3, r0
   2e578:	ldr	ip, [sp, #8]
   2e57c:	b	2de3c <ftello64@plt+0x1c7fc>
   2e580:	umull	r2, r3, r6, lr
   2e584:	cmp	r7, #0
   2e588:	strd	r2, [sp, #8]
   2e58c:	umull	r2, r3, lr, r7
   2e590:	bge	2e59c <ftello64@plt+0x1cf5c>
   2e594:	subs	r2, r2, r1
   2e598:	sbc	r3, r3, lr
   2e59c:	ldr	r0, [sp, #12]
   2e5a0:	mov	ip, #0
   2e5a4:	adds	r0, r2, r0
   2e5a8:	adc	ip, r3, ip
   2e5ac:	cmp	ip, r0, asr #31
   2e5b0:	bne	2ea54 <ftello64@plt+0x1d414>
   2e5b4:	mov	r3, r0
   2e5b8:	ldr	ip, [sp, #8]
   2e5bc:	b	2e354 <ftello64@plt+0x1cd14>
   2e5c0:	umull	r2, r3, r6, lr
   2e5c4:	cmp	r7, #0
   2e5c8:	strd	r2, [sp, #8]
   2e5cc:	umull	r2, r3, lr, r7
   2e5d0:	bge	2e5dc <ftello64@plt+0x1cf9c>
   2e5d4:	subs	r2, r2, r1
   2e5d8:	sbc	r3, r3, lr
   2e5dc:	ldr	r0, [sp, #12]
   2e5e0:	mov	ip, #0
   2e5e4:	adds	r0, r2, r0
   2e5e8:	adc	ip, r3, ip
   2e5ec:	cmp	ip, r0, asr #31
   2e5f0:	bne	2e950 <ftello64@plt+0x1d310>
   2e5f4:	mov	r3, r0
   2e5f8:	ldr	ip, [sp, #8]
   2e5fc:	b	2e034 <ftello64@plt+0x1c9f4>
   2e600:	umull	r2, r3, r6, lr
   2e604:	cmp	r7, #0
   2e608:	strd	r2, [sp, #8]
   2e60c:	umull	r2, r3, lr, r7
   2e610:	bge	2e61c <ftello64@plt+0x1cfdc>
   2e614:	subs	r2, r2, r1
   2e618:	sbc	r3, r3, lr
   2e61c:	ldr	r0, [sp, #12]
   2e620:	mov	ip, #0
   2e624:	adds	r0, r2, r0
   2e628:	adc	ip, r3, ip
   2e62c:	cmp	ip, r0, asr #31
   2e630:	bne	2e9fc <ftello64@plt+0x1d3bc>
   2e634:	mov	r3, r0
   2e638:	ldr	sl, [sp, #8]
   2e63c:	b	2e2f4 <ftello64@plt+0x1ccb4>
   2e640:	mov	r2, r6
   2e644:	mov	r3, #0
   2e648:	mov	lr, #1024	; 0x400
   2e64c:	cmp	r7, #0
   2e650:	strd	r2, [sp]
   2e654:	lsr	r3, r6, #22
   2e658:	ldr	r2, [sp]
   2e65c:	umull	r0, r1, lr, r7
   2e660:	lsl	r2, r2, #10
   2e664:	bge	2e670 <ftello64@plt+0x1d030>
   2e668:	subs	r0, r0, ip
   2e66c:	sbc	r1, r1, lr
   2e670:	adds	r3, r0, r3
   2e674:	mov	lr, #0
   2e678:	adc	r1, r1, lr
   2e67c:	cmp	r1, r3, asr #31
   2e680:	beq	2dff8 <ftello64@plt+0x1c9b8>
   2e684:	lsl	r3, r7, #10
   2e688:	mov	ip, #1
   2e68c:	lsl	r2, r6, #10
   2e690:	orr	r3, r3, r6, lsr #22
   2e694:	b	2dff8 <ftello64@plt+0x1c9b8>
   2e698:	umull	r2, r3, r6, lr
   2e69c:	cmp	r7, #0
   2e6a0:	strd	r2, [sp, #8]
   2e6a4:	umull	r2, r3, lr, r7
   2e6a8:	bge	2e6b4 <ftello64@plt+0x1d074>
   2e6ac:	subs	r2, r2, r1
   2e6b0:	sbc	r3, r3, lr
   2e6b4:	ldr	r0, [sp, #12]
   2e6b8:	mov	ip, #0
   2e6bc:	adds	r0, r2, r0
   2e6c0:	adc	ip, r3, ip
   2e6c4:	cmp	ip, r0, asr #31
   2e6c8:	bne	2ea20 <ftello64@plt+0x1d3e0>
   2e6cc:	mov	r3, r0
   2e6d0:	ldr	ip, [sp, #8]
   2e6d4:	b	2e238 <ftello64@plt+0x1cbf8>
   2e6d8:	mov	lr, #2
   2e6dc:	mov	r3, #0
   2e6e0:	adds	ip, r6, r6
   2e6e4:	adc	r0, r3, r3
   2e6e8:	umull	r2, r3, lr, r7
   2e6ec:	cmp	r7, #0
   2e6f0:	strd	r2, [sp]
   2e6f4:	bge	2e70c <ftello64@plt+0x1d0cc>
   2e6f8:	subs	r3, r2, r1
   2e6fc:	str	r3, [sp]
   2e700:	ldr	r3, [sp, #4]
   2e704:	sbc	r3, r3, lr
   2e708:	str	r3, [sp, #4]
   2e70c:	ldr	r3, [sp]
   2e710:	mov	lr, #0
   2e714:	adds	r2, r3, r0
   2e718:	ldr	r3, [sp, #4]
   2e71c:	adc	r3, r3, lr
   2e720:	cmp	r3, r2, asr #31
   2e724:	bne	2ea44 <ftello64@plt+0x1d404>
   2e728:	mov	r3, r2
   2e72c:	b	2dfc8 <ftello64@plt+0x1c988>
   2e730:	mov	r2, r6
   2e734:	mov	r3, #0
   2e738:	mov	lr, #512	; 0x200
   2e73c:	cmp	r7, #0
   2e740:	strd	r2, [sp]
   2e744:	lsr	r3, r6, #23
   2e748:	ldr	r2, [sp]
   2e74c:	umull	r0, r1, lr, r7
   2e750:	lsl	r2, r2, #9
   2e754:	bge	2e760 <ftello64@plt+0x1d120>
   2e758:	subs	r0, r0, ip
   2e75c:	sbc	r1, r1, lr
   2e760:	adds	r3, r0, r3
   2e764:	mov	lr, #0
   2e768:	adc	r1, r1, lr
   2e76c:	cmp	r1, r3, asr #31
   2e770:	lslne	r3, r7, #9
   2e774:	movne	ip, #1
   2e778:	lslne	r2, r6, #9
   2e77c:	orrne	r3, r3, r6, lsr #23
   2e780:	b	2dff8 <ftello64@plt+0x1c9b8>
   2e784:	umull	r0, r1, r6, lr
   2e788:	cmp	r3, #0
   2e78c:	umull	r2, r3, lr, r3
   2e790:	strd	r0, [sp, #16]
   2e794:	mov	r0, r2
   2e798:	mov	r1, r3
   2e79c:	strd	r0, [sp, #8]
   2e7a0:	bge	2e7b8 <ftello64@plt+0x1d178>
   2e7a4:	subs	r3, r0, ip
   2e7a8:	str	r3, [sp, #8]
   2e7ac:	ldr	r3, [sp, #12]
   2e7b0:	sbc	r3, r3, lr
   2e7b4:	str	r3, [sp, #12]
   2e7b8:	ldr	r1, [sp, #8]
   2e7bc:	mov	r2, #0
   2e7c0:	ldr	r3, [sp, #20]
   2e7c4:	adds	r3, r1, r3
   2e7c8:	ldr	r1, [sp, #12]
   2e7cc:	adc	r2, r1, r2
   2e7d0:	cmp	r2, r3, asr #31
   2e7d4:	bne	2e974 <ftello64@plt+0x1d334>
   2e7d8:	ldr	sl, [sp, #16]
   2e7dc:	b	2e058 <ftello64@plt+0x1ca18>
   2e7e0:	cmp	r3, #0
   2e7e4:	umull	r6, r7, sl, lr
   2e7e8:	umull	r2, r3, lr, r3
   2e7ec:	strd	r2, [sp, #8]
   2e7f0:	strd	r6, [sp, #16]
   2e7f4:	bge	2e80c <ftello64@plt+0x1d1cc>
   2e7f8:	subs	r3, r2, ip
   2e7fc:	str	r3, [sp, #8]
   2e800:	ldr	r3, [sp, #12]
   2e804:	sbc	r3, r3, lr
   2e808:	str	r3, [sp, #12]
   2e80c:	ldr	r3, [sp, #8]
   2e810:	mov	lr, #0
   2e814:	ldr	r6, [sp, #20]
   2e818:	adds	r2, r3, r6
   2e81c:	ldr	r3, [sp, #12]
   2e820:	adc	lr, r3, lr
   2e824:	cmp	lr, r2, asr #31
   2e828:	bne	2ea78 <ftello64@plt+0x1d438>
   2e82c:	ldr	lr, [sp, #16]
   2e830:	b	2e318 <ftello64@plt+0x1ccd8>
   2e834:	movw	r3, #9680	; 0x25d0
   2e838:	movt	r3, #3
   2e83c:	movw	r1, #9692	; 0x25dc
   2e840:	movt	r1, #3
   2e844:	movw	r0, #9708	; 0x25ec
   2e848:	movt	r0, #3
   2e84c:	mov	r2, #85	; 0x55
   2e850:	bl	11634 <__assert_fail@plt>
   2e854:	ldrd	r2, [sp]
   2e858:	mov	r1, #1
   2e85c:	ldr	ip, [sp]
   2e860:	mul	r0, r6, r3
   2e864:	umull	r2, r3, r6, r2
   2e868:	mla	r0, ip, r7, r0
   2e86c:	mov	ip, r2
   2e870:	add	r3, r0, r3
   2e874:	b	2e198 <ftello64@plt+0x1cb58>
   2e878:	ldrd	r2, [sp]
   2e87c:	mov	ip, #1
   2e880:	ldr	r1, [sp]
   2e884:	mul	r0, r6, r3
   2e888:	umull	r2, r3, r6, r2
   2e88c:	mla	r0, r1, r7, r0
   2e890:	mov	sl, r2
   2e894:	add	r3, r0, r3
   2e898:	b	2def0 <ftello64@plt+0x1c8b0>
   2e89c:	ldrd	r2, [sp]
   2e8a0:	mov	r1, #1
   2e8a4:	ldr	ip, [sp]
   2e8a8:	mul	r0, r6, r3
   2e8ac:	umull	r2, r3, r6, r2
   2e8b0:	mla	r0, ip, r7, r0
   2e8b4:	mov	ip, r2
   2e8b8:	add	r3, r0, r3
   2e8bc:	b	2de3c <ftello64@plt+0x1c7fc>
   2e8c0:	ldrd	r2, [sp]
   2e8c4:	mov	ip, #1
   2e8c8:	ldr	r1, [sp]
   2e8cc:	mul	r0, r6, r3
   2e8d0:	umull	r2, r3, r6, r2
   2e8d4:	mla	r0, r1, r7, r0
   2e8d8:	mov	sl, r2
   2e8dc:	add	r3, r0, r3
   2e8e0:	b	2decc <ftello64@plt+0x1c88c>
   2e8e4:	ldrd	r2, [sp]
   2e8e8:	mov	ip, #1
   2e8ec:	ldr	r1, [sp]
   2e8f0:	mul	r0, r6, r3
   2e8f4:	umull	r2, r3, r6, r2
   2e8f8:	mla	r0, r1, r7, r0
   2e8fc:	mov	sl, r2
   2e900:	add	r3, r0, r3
   2e904:	b	2de84 <ftello64@plt+0x1c844>
   2e908:	ldrd	r2, [sp]
   2e90c:	mov	ip, #1
   2e910:	ldr	r1, [sp]
   2e914:	mul	r0, r6, r3
   2e918:	umull	r2, r3, r6, r2
   2e91c:	mla	r0, r1, r7, r0
   2e920:	mov	sl, r2
   2e924:	add	r3, r0, r3
   2e928:	b	2dea8 <ftello64@plt+0x1c868>
   2e92c:	ldrd	r2, [sp]
   2e930:	mov	ip, #1
   2e934:	ldr	lr, [sp]
   2e938:	mul	r6, r0, r3
   2e93c:	umull	r2, r3, r0, r2
   2e940:	mla	r6, lr, r1, r6
   2e944:	mov	lr, r2
   2e948:	add	r2, r6, r3
   2e94c:	b	2df14 <ftello64@plt+0x1c8d4>
   2e950:	ldrd	r2, [sp]
   2e954:	mov	r1, #1
   2e958:	ldr	ip, [sp]
   2e95c:	mul	r0, r6, r3
   2e960:	umull	r2, r3, r6, r2
   2e964:	mla	r0, ip, r7, r0
   2e968:	mov	ip, r2
   2e96c:	add	r3, r0, r3
   2e970:	b	2e034 <ftello64@plt+0x1c9f4>
   2e974:	ldrd	r2, [sp]
   2e978:	mov	ip, #1
   2e97c:	ldr	r1, [sp]
   2e980:	mul	r0, r6, r3
   2e984:	umull	r2, r3, r6, r2
   2e988:	mla	r0, r1, r7, r0
   2e98c:	mov	sl, r2
   2e990:	add	r3, r0, r3
   2e994:	b	2e058 <ftello64@plt+0x1ca18>
   2e998:	mul	lr, r6, r1
   2e99c:	mov	ip, #1
   2e9a0:	umull	r2, r3, r6, r0
   2e9a4:	mla	lr, r0, r7, lr
   2e9a8:	mov	r1, r2
   2e9ac:	add	lr, lr, r3
   2e9b0:	b	2df68 <ftello64@plt+0x1c928>
   2e9b4:	ldrd	r2, [sp]
   2e9b8:	mov	r1, #1
   2e9bc:	ldr	ip, [sp]
   2e9c0:	mul	r0, r6, r3
   2e9c4:	umull	r2, r3, r6, r2
   2e9c8:	mla	r0, ip, r7, r0
   2e9cc:	mov	ip, r2
   2e9d0:	add	r3, r0, r3
   2e9d4:	b	2e0f8 <ftello64@plt+0x1cab8>
   2e9d8:	ldrd	r2, [sp]
   2e9dc:	mov	ip, #1
   2e9e0:	ldr	r1, [sp]
   2e9e4:	mul	r0, r6, r3
   2e9e8:	umull	r2, r3, r6, r2
   2e9ec:	mla	r0, r1, r7, r0
   2e9f0:	mov	sl, r2
   2e9f4:	add	r3, r0, r3
   2e9f8:	b	2de60 <ftello64@plt+0x1c820>
   2e9fc:	ldrd	r2, [sp]
   2ea00:	mov	r1, #1
   2ea04:	ldr	ip, [sp]
   2ea08:	mul	r0, r6, r3
   2ea0c:	umull	r2, r3, r6, r2
   2ea10:	mla	r0, ip, r7, r0
   2ea14:	mov	sl, r2
   2ea18:	add	r3, r0, r3
   2ea1c:	b	2e2f4 <ftello64@plt+0x1ccb4>
   2ea20:	ldrd	r2, [sp]
   2ea24:	mov	r1, #1
   2ea28:	ldr	ip, [sp]
   2ea2c:	mul	r0, r6, r3
   2ea30:	umull	r2, r3, r6, r2
   2ea34:	mla	r0, ip, r7, r0
   2ea38:	mov	ip, r2
   2ea3c:	add	r3, r0, r3
   2ea40:	b	2e238 <ftello64@plt+0x1cbf8>
   2ea44:	adds	ip, r6, r6
   2ea48:	mov	r1, #1
   2ea4c:	adc	r3, r7, r7
   2ea50:	b	2dfc8 <ftello64@plt+0x1c988>
   2ea54:	ldrd	r2, [sp]
   2ea58:	mov	r1, #1
   2ea5c:	ldr	ip, [sp]
   2ea60:	mul	r0, r6, r3
   2ea64:	umull	r2, r3, r6, r2
   2ea68:	mla	r0, ip, r7, r0
   2ea6c:	mov	ip, r2
   2ea70:	add	r3, r0, r3
   2ea74:	b	2e354 <ftello64@plt+0x1cd14>
   2ea78:	ldrd	r2, [sp]
   2ea7c:	mov	ip, #1
   2ea80:	ldr	lr, [sp]
   2ea84:	mul	r6, r0, r3
   2ea88:	umull	r2, r3, r0, r2
   2ea8c:	mla	r6, lr, r1, r6
   2ea90:	mov	lr, r2
   2ea94:	add	r3, r6, r3
   2ea98:	mov	r2, r3
   2ea9c:	b	2e318 <ftello64@plt+0x1ccd8>
   2eaa0:	cmp	r1, #0
   2eaa4:	cmpne	r0, #0
   2eaa8:	beq	2eaf4 <ftello64@plt+0x1d4b4>
   2eaac:	strd	r4, [sp, #-16]!
   2eab0:	umull	r4, r5, r0, r1
   2eab4:	str	r6, [sp, #8]
   2eab8:	str	lr, [sp, #12]
   2eabc:	adds	r3, r5, #0
   2eac0:	movne	r3, #1
   2eac4:	cmp	r4, #0
   2eac8:	blt	2ead4 <ftello64@plt+0x1d494>
   2eacc:	cmp	r3, #0
   2ead0:	beq	2eb00 <ftello64@plt+0x1d4c0>
   2ead4:	bl	114e4 <__errno_location@plt>
   2ead8:	mov	r3, #12
   2eadc:	ldrd	r4, [sp]
   2eae0:	ldr	r6, [sp, #8]
   2eae4:	add	sp, sp, #12
   2eae8:	str	r3, [r0]
   2eaec:	mov	r0, #0
   2eaf0:	pop	{pc}		; (ldr pc, [sp], #4)
   2eaf4:	mov	r1, #1
   2eaf8:	mov	r0, r1
   2eafc:	b	1125c <calloc@plt>
   2eb00:	ldrd	r4, [sp]
   2eb04:	ldr	r6, [sp, #8]
   2eb08:	ldr	lr, [sp, #12]
   2eb0c:	add	sp, sp, #16
   2eb10:	b	1125c <calloc@plt>
   2eb14:	cmp	r0, #0
   2eb18:	beq	2eb24 <ftello64@plt+0x1d4e4>
   2eb1c:	blt	2eb2c <ftello64@plt+0x1d4ec>
   2eb20:	b	1143c <malloc@plt>
   2eb24:	mov	r0, #1
   2eb28:	b	1143c <malloc@plt>
   2eb2c:	str	r4, [sp, #-8]!
   2eb30:	str	lr, [sp, #4]
   2eb34:	bl	114e4 <__errno_location@plt>
   2eb38:	mov	r3, #12
   2eb3c:	ldr	r4, [sp]
   2eb40:	add	sp, sp, #4
   2eb44:	str	r3, [r0]
   2eb48:	mov	r0, #0
   2eb4c:	pop	{pc}		; (ldr pc, [sp], #4)
   2eb50:	cmp	r0, #0
   2eb54:	beq	2eb7c <ftello64@plt+0x1d53c>
   2eb58:	cmp	r1, #0
   2eb5c:	str	r4, [sp, #-8]!
   2eb60:	str	lr, [sp, #4]
   2eb64:	beq	2eb84 <ftello64@plt+0x1d544>
   2eb68:	blt	2eb98 <ftello64@plt+0x1d558>
   2eb6c:	ldr	r4, [sp]
   2eb70:	ldr	lr, [sp, #4]
   2eb74:	add	sp, sp, #8
   2eb78:	b	113a0 <realloc@plt>
   2eb7c:	mov	r0, r1
   2eb80:	b	2eb14 <ftello64@plt+0x1d4d4>
   2eb84:	bl	15568 <ftello64@plt+0x3f28>
   2eb88:	ldr	r4, [sp]
   2eb8c:	add	sp, sp, #4
   2eb90:	mov	r0, #0
   2eb94:	pop	{pc}		; (ldr pc, [sp], #4)
   2eb98:	bl	114e4 <__errno_location@plt>
   2eb9c:	mov	r3, #12
   2eba0:	str	r3, [r0]
   2eba4:	b	2eb88 <ftello64@plt+0x1d548>
   2eba8:	cmp	r0, r1
   2ebac:	beq	2ec1c <ftello64@plt+0x1d5dc>
   2ebb0:	sub	r0, r0, #1
   2ebb4:	sub	r1, r1, #1
   2ebb8:	str	r4, [sp, #-8]!
   2ebbc:	str	lr, [sp, #4]
   2ebc0:	b	2ebcc <ftello64@plt+0x1d58c>
   2ebc4:	cmp	r3, r2
   2ebc8:	bne	2ec04 <ftello64@plt+0x1d5c4>
   2ebcc:	ldrb	r3, [r0, #1]!
   2ebd0:	sub	r2, r3, #65	; 0x41
   2ebd4:	mov	ip, r3
   2ebd8:	cmp	r2, #25
   2ebdc:	ldrb	r2, [r1, #1]!
   2ebe0:	addls	ip, r3, #32
   2ebe4:	uxtbls	r3, ip
   2ebe8:	sub	r4, r2, #65	; 0x41
   2ebec:	mov	lr, r2
   2ebf0:	cmp	r4, #25
   2ebf4:	addls	lr, r2, #32
   2ebf8:	uxtbls	r2, lr
   2ebfc:	cmp	r3, #0
   2ec00:	bne	2ebc4 <ftello64@plt+0x1d584>
   2ec04:	uxtb	ip, ip
   2ec08:	uxtb	r0, lr
   2ec0c:	ldr	r4, [sp]
   2ec10:	add	sp, sp, #4
   2ec14:	sub	r0, ip, r0
   2ec18:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec1c:	mov	r0, #0
   2ec20:	bx	lr
   2ec24:	strd	r4, [sp, #-16]!
   2ec28:	mov	r4, r0
   2ec2c:	str	r6, [sp, #8]
   2ec30:	str	lr, [sp, #12]
   2ec34:	bl	1140c <__fpending@plt>
   2ec38:	ldr	r5, [r4]
   2ec3c:	mov	r6, r0
   2ec40:	mov	r0, r4
   2ec44:	bl	2ed78 <ftello64@plt+0x1d738>
   2ec48:	mov	r4, r0
   2ec4c:	and	r5, r5, #32
   2ec50:	cmp	r5, #0
   2ec54:	bne	2ec8c <ftello64@plt+0x1d64c>
   2ec58:	cmp	r0, #0
   2ec5c:	beq	2ec78 <ftello64@plt+0x1d638>
   2ec60:	cmp	r6, #0
   2ec64:	bne	2eca4 <ftello64@plt+0x1d664>
   2ec68:	bl	114e4 <__errno_location@plt>
   2ec6c:	ldr	r4, [r0]
   2ec70:	subs	r4, r4, #9
   2ec74:	mvnne	r4, #0
   2ec78:	mov	r0, r4
   2ec7c:	ldrd	r4, [sp]
   2ec80:	ldr	r6, [sp, #8]
   2ec84:	add	sp, sp, #12
   2ec88:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec8c:	cmp	r0, #0
   2ec90:	bne	2eca4 <ftello64@plt+0x1d664>
   2ec94:	bl	114e4 <__errno_location@plt>
   2ec98:	str	r4, [r0]
   2ec9c:	mvn	r4, #0
   2eca0:	b	2ec78 <ftello64@plt+0x1d638>
   2eca4:	mvn	r4, #0
   2eca8:	b	2ec78 <ftello64@plt+0x1d638>
   2ecac:	ldr	ip, [r0, #4]
   2ecb0:	cmp	ip, r1
   2ecb4:	bcs	2ed20 <ftello64@plt+0x1d6e0>
   2ecb8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ecbc:	mov	r5, r1
   2ecc0:	mov	r4, r0
   2ecc4:	strd	r6, [sp, #8]
   2ecc8:	umull	r6, r7, r1, r3
   2eccc:	str	r8, [sp, #16]
   2ecd0:	mov	r8, r3
   2ecd4:	str	lr, [sp, #20]
   2ecd8:	cmp	r7, #0
   2ecdc:	bne	2ed64 <ftello64@plt+0x1d724>
   2ece0:	ldr	r0, [r0, #8]
   2ece4:	cmp	r0, r2
   2ece8:	beq	2ed30 <ftello64@plt+0x1d6f0>
   2ecec:	mov	r1, r6
   2ecf0:	bl	2eb50 <ftello64@plt+0x1d510>
   2ecf4:	subs	r6, r0, #0
   2ecf8:	beq	2ed5c <ftello64@plt+0x1d71c>
   2ecfc:	mov	r3, #1
   2ed00:	str	r5, [r4]
   2ed04:	stmib	r4, {r5, r6}
   2ed08:	ldrd	r4, [sp]
   2ed0c:	mov	r0, r3
   2ed10:	ldrd	r6, [sp, #8]
   2ed14:	ldr	r8, [sp, #16]
   2ed18:	add	sp, sp, #20
   2ed1c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ed20:	mov	r3, #1
   2ed24:	str	r1, [r0]
   2ed28:	mov	r0, r3
   2ed2c:	bx	lr
   2ed30:	mov	r0, r6
   2ed34:	bl	2eb14 <ftello64@plt+0x1d4d4>
   2ed38:	subs	r6, r0, #0
   2ed3c:	beq	2ed5c <ftello64@plt+0x1d71c>
   2ed40:	ldr	r1, [r4, #8]
   2ed44:	cmp	r1, #0
   2ed48:	beq	2ecfc <ftello64@plt+0x1d6bc>
   2ed4c:	ldr	r2, [r4]
   2ed50:	mul	r2, r2, r8
   2ed54:	bl	1131c <memcpy@plt>
   2ed58:	b	2ecfc <ftello64@plt+0x1d6bc>
   2ed5c:	mov	r3, #0
   2ed60:	b	2ed08 <ftello64@plt+0x1d6c8>
   2ed64:	bl	114e4 <__errno_location@plt>
   2ed68:	mov	r2, #12
   2ed6c:	mov	r3, #0
   2ed70:	str	r2, [r0]
   2ed74:	b	2ed08 <ftello64@plt+0x1d6c8>
   2ed78:	strd	r4, [sp, #-12]!
   2ed7c:	mov	r4, r0
   2ed80:	str	lr, [sp, #8]
   2ed84:	sub	sp, sp, #12
   2ed88:	bl	11544 <fileno@plt>
   2ed8c:	cmp	r0, #0
   2ed90:	mov	r0, r4
   2ed94:	blt	2ee18 <ftello64@plt+0x1d7d8>
   2ed98:	bl	11460 <__freading@plt>
   2ed9c:	cmp	r0, #0
   2eda0:	bne	2ede4 <ftello64@plt+0x1d7a4>
   2eda4:	mov	r0, r4
   2eda8:	bl	2ee2c <ftello64@plt+0x1d7ec>
   2edac:	cmp	r0, #0
   2edb0:	beq	2ee14 <ftello64@plt+0x1d7d4>
   2edb4:	bl	114e4 <__errno_location@plt>
   2edb8:	mov	r5, r0
   2edbc:	mov	r0, r4
   2edc0:	ldr	r4, [r5]
   2edc4:	bl	11568 <fclose@plt>
   2edc8:	cmp	r4, #0
   2edcc:	mvnne	r0, #0
   2edd0:	strne	r4, [r5]
   2edd4:	add	sp, sp, #12
   2edd8:	ldrd	r4, [sp]
   2eddc:	add	sp, sp, #8
   2ede0:	pop	{pc}		; (ldr pc, [sp], #4)
   2ede4:	mov	r0, r4
   2ede8:	bl	11544 <fileno@plt>
   2edec:	mov	r1, #1
   2edf0:	mov	r2, #0
   2edf4:	mov	r3, #0
   2edf8:	str	r1, [sp]
   2edfc:	bl	113e8 <lseek64@plt>
   2ee00:	mvn	r3, #0
   2ee04:	mvn	r2, #0
   2ee08:	cmp	r1, r3
   2ee0c:	cmpeq	r0, r2
   2ee10:	bne	2eda4 <ftello64@plt+0x1d764>
   2ee14:	mov	r0, r4
   2ee18:	add	sp, sp, #12
   2ee1c:	ldrd	r4, [sp]
   2ee20:	ldr	lr, [sp, #8]
   2ee24:	add	sp, sp, #12
   2ee28:	b	11568 <fclose@plt>
   2ee2c:	str	r4, [sp, #-8]!
   2ee30:	subs	r4, r0, #0
   2ee34:	str	lr, [sp, #4]
   2ee38:	sub	sp, sp, #8
   2ee3c:	beq	2ee58 <ftello64@plt+0x1d818>
   2ee40:	bl	11460 <__freading@plt>
   2ee44:	cmp	r0, #0
   2ee48:	beq	2ee58 <ftello64@plt+0x1d818>
   2ee4c:	ldr	r3, [r4]
   2ee50:	tst	r3, #256	; 0x100
   2ee54:	bne	2ee70 <ftello64@plt+0x1d830>
   2ee58:	mov	r0, r4
   2ee5c:	add	sp, sp, #8
   2ee60:	ldr	r4, [sp]
   2ee64:	ldr	lr, [sp, #4]
   2ee68:	add	sp, sp, #8
   2ee6c:	b	112c8 <fflush@plt>
   2ee70:	mov	r1, #1
   2ee74:	mov	r2, #0
   2ee78:	mov	r3, #0
   2ee7c:	mov	r0, r4
   2ee80:	str	r1, [sp]
   2ee84:	bl	2ee8c <ftello64@plt+0x1d84c>
   2ee88:	b	2ee58 <ftello64@plt+0x1d818>
   2ee8c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ee90:	mov	r4, r0
   2ee94:	ldr	ip, [r0, #4]
   2ee98:	strd	r6, [sp, #8]
   2ee9c:	str	lr, [sp, #20]
   2eea0:	ldr	lr, [r0, #8]
   2eea4:	str	r8, [sp, #16]
   2eea8:	sub	sp, sp, #8
   2eeac:	ldr	r5, [sp, #32]
   2eeb0:	cmp	lr, ip
   2eeb4:	beq	2eedc <ftello64@plt+0x1d89c>
   2eeb8:	mov	r0, r4
   2eebc:	str	r5, [sp, #32]
   2eec0:	add	sp, sp, #8
   2eec4:	ldrd	r4, [sp]
   2eec8:	ldrd	r6, [sp, #8]
   2eecc:	ldr	r8, [sp, #16]
   2eed0:	ldr	lr, [sp, #20]
   2eed4:	add	sp, sp, #24
   2eed8:	b	11580 <fseeko64@plt>
   2eedc:	ldr	ip, [r0, #16]
   2eee0:	ldr	lr, [r0, #20]
   2eee4:	cmp	lr, ip
   2eee8:	bne	2eeb8 <ftello64@plt+0x1d878>
   2eeec:	ldr	r8, [r0, #36]	; 0x24
   2eef0:	cmp	r8, #0
   2eef4:	bne	2eeb8 <ftello64@plt+0x1d878>
   2eef8:	mov	r6, r2
   2eefc:	mov	r7, r3
   2ef00:	bl	11544 <fileno@plt>
   2ef04:	mov	r2, r6
   2ef08:	mov	r3, r7
   2ef0c:	str	r5, [sp]
   2ef10:	bl	113e8 <lseek64@plt>
   2ef14:	mvn	r3, #0
   2ef18:	mvn	r2, #0
   2ef1c:	cmp	r1, r3
   2ef20:	cmpeq	r0, r2
   2ef24:	beq	2ef54 <ftello64@plt+0x1d914>
   2ef28:	ldr	r3, [r4]
   2ef2c:	strd	r0, [r4, #80]	; 0x50
   2ef30:	bic	r3, r3, #16
   2ef34:	str	r3, [r4]
   2ef38:	mov	r0, r8
   2ef3c:	add	sp, sp, #8
   2ef40:	ldrd	r4, [sp]
   2ef44:	ldrd	r6, [sp, #8]
   2ef48:	ldr	r8, [sp, #16]
   2ef4c:	add	sp, sp, #20
   2ef50:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef54:	mvn	r8, #0
   2ef58:	b	2ef38 <ftello64@plt+0x1d8f8>
   2ef5c:	mov	r0, #14
   2ef60:	str	r4, [sp, #-8]!
   2ef64:	str	lr, [sp, #4]
   2ef68:	bl	115bc <nl_langinfo@plt>
   2ef6c:	cmp	r0, #0
   2ef70:	beq	2ef94 <ftello64@plt+0x1d954>
   2ef74:	ldrb	r2, [r0]
   2ef78:	movw	r3, #9748	; 0x2614
   2ef7c:	movt	r3, #3
   2ef80:	ldr	r4, [sp]
   2ef84:	add	sp, sp, #4
   2ef88:	cmp	r2, #0
   2ef8c:	moveq	r0, r3
   2ef90:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef94:	ldr	r4, [sp]
   2ef98:	add	sp, sp, #4
   2ef9c:	movw	r0, #9748	; 0x2614
   2efa0:	movt	r0, #3
   2efa4:	pop	{pc}		; (ldr pc, [sp], #4)
   2efa8:	str	r4, [sp, #-8]!
   2efac:	mov	r4, r0
   2efb0:	str	lr, [sp, #4]
   2efb4:	bl	112d4 <wcwidth@plt>
   2efb8:	cmp	r0, #0
   2efbc:	bge	2efd0 <ftello64@plt+0x1d990>
   2efc0:	mov	r0, r4
   2efc4:	bl	113b8 <iswcntrl@plt>
   2efc8:	clz	r0, r0
   2efcc:	lsr	r0, r0, #5
   2efd0:	ldr	r4, [sp]
   2efd4:	add	sp, sp, #4
   2efd8:	pop	{pc}		; (ldr pc, [sp], #4)
   2efdc:	mov	r3, r1
   2efe0:	strd	r4, [sp, #-16]!
   2efe4:	mov	r4, r1
   2efe8:	ldr	r2, [r1, #4]
   2efec:	mov	r5, r0
   2eff0:	ldr	r1, [r3], #16
   2eff4:	str	r6, [sp, #8]
   2eff8:	str	lr, [sp, #12]
   2effc:	cmp	r1, r3
   2f000:	strne	r1, [r0]
   2f004:	beq	2f030 <ftello64@plt+0x1d9f0>
   2f008:	ldrb	r3, [r4, #8]
   2f00c:	str	r2, [r5, #4]
   2f010:	ldr	r6, [sp, #8]
   2f014:	cmp	r3, #0
   2f018:	strb	r3, [r5, #8]
   2f01c:	ldrne	r3, [r4, #12]
   2f020:	strne	r3, [r5, #12]
   2f024:	ldrd	r4, [sp]
   2f028:	add	sp, sp, #12
   2f02c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f030:	add	r3, r0, #16
   2f034:	mov	r0, r3
   2f038:	bl	1131c <memcpy@plt>
   2f03c:	ldr	r2, [r4, #4]
   2f040:	str	r0, [r5]
   2f044:	b	2f008 <ftello64@plt+0x1d9c8>
   2f048:	lsr	r2, r0, #5
   2f04c:	movw	r3, #9756	; 0x261c
   2f050:	movt	r3, #3
   2f054:	and	r0, r0, #31
   2f058:	ldr	r3, [r3, r2, lsl #2]
   2f05c:	lsr	r0, r3, r0
   2f060:	and	r0, r0, #1
   2f064:	bx	lr
   2f068:	strd	r4, [sp, #-20]!	; 0xffffffec
   2f06c:	mov	r5, r2
   2f070:	strd	r6, [sp, #8]
   2f074:	subs	r6, r0, #0
   2f078:	mov	r7, r1
   2f07c:	str	lr, [sp, #16]
   2f080:	sub	sp, sp, #12
   2f084:	addeq	r6, sp, #4
   2f088:	mov	r0, r6
   2f08c:	bl	11418 <mbrtowc@plt>
   2f090:	cmp	r5, #0
   2f094:	cmnne	r0, #3
   2f098:	mov	r4, r0
   2f09c:	bhi	2f0b8 <ftello64@plt+0x1da78>
   2f0a0:	mov	r0, r4
   2f0a4:	add	sp, sp, #12
   2f0a8:	ldrd	r4, [sp]
   2f0ac:	ldrd	r6, [sp, #8]
   2f0b0:	add	sp, sp, #16
   2f0b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2f0b8:	mov	r0, #0
   2f0bc:	bl	30dd8 <ftello64@plt+0x1f798>
   2f0c0:	cmp	r0, #0
   2f0c4:	bne	2f0a0 <ftello64@plt+0x1da60>
   2f0c8:	ldrb	r3, [r7]
   2f0cc:	mov	r4, #1
   2f0d0:	str	r3, [r6]
   2f0d4:	b	2f0a0 <ftello64@plt+0x1da60>
   2f0d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2f0dc:	mov	r5, r0
   2f0e0:	strd	r6, [sp, #8]
   2f0e4:	mov	r6, r2
   2f0e8:	lsrs	r2, r6, #30
   2f0ec:	str	fp, [sp, #16]
   2f0f0:	add	fp, sp, #20
   2f0f4:	movne	r2, #1
   2f0f8:	moveq	r2, #0
   2f0fc:	lsls	r0, r6, #2
   2f100:	str	lr, [sp, #20]
   2f104:	bmi	2f22c <ftello64@plt+0x1dbec>
   2f108:	cmp	r2, #0
   2f10c:	bne	2f22c <ftello64@plt+0x1dbec>
   2f110:	cmp	r0, #4016	; 0xfb0
   2f114:	mov	r4, r1
   2f118:	mov	r7, r3
   2f11c:	bhi	2f220 <ftello64@plt+0x1dbe0>
   2f120:	add	r3, r0, #22
   2f124:	bic	r3, r3, #7
   2f128:	sub	sp, sp, r3
   2f12c:	add	r0, sp, #15
   2f130:	bic	r0, r0, #15
   2f134:	cmp	r0, #0
   2f138:	beq	2f22c <ftello64@plt+0x1dbec>
   2f13c:	mov	r3, #1
   2f140:	cmp	r6, #2
   2f144:	movhi	r2, r4
   2f148:	movhi	ip, #0
   2f14c:	str	r3, [r0, #4]
   2f150:	movhi	r3, #2
   2f154:	bls	2f19c <ftello64@plt+0x1db5c>
   2f158:	ldrb	r1, [r2, #1]!
   2f15c:	ldrb	lr, [r4, ip]
   2f160:	cmp	lr, r1
   2f164:	bne	2f180 <ftello64@plt+0x1db40>
   2f168:	b	2f244 <ftello64@plt+0x1dc04>
   2f16c:	ldr	lr, [r0, ip, lsl #2]
   2f170:	sub	ip, ip, lr
   2f174:	ldrb	lr, [r4, ip]
   2f178:	cmp	lr, r1
   2f17c:	beq	2f244 <ftello64@plt+0x1dc04>
   2f180:	cmp	ip, #0
   2f184:	bne	2f16c <ftello64@plt+0x1db2c>
   2f188:	mov	ip, #0
   2f18c:	str	r3, [r0, r3, lsl #2]
   2f190:	add	r3, r3, #1
   2f194:	cmp	r6, r3
   2f198:	bne	2f158 <ftello64@plt+0x1db18>
   2f19c:	mov	r2, #0
   2f1a0:	str	r2, [r7]
   2f1a4:	ldrb	r3, [r5]
   2f1a8:	cmp	r3, r2
   2f1ac:	movne	r1, r5
   2f1b0:	beq	2f200 <ftello64@plt+0x1dbc0>
   2f1b4:	ldrb	ip, [r4, r2]
   2f1b8:	cmp	ip, r3
   2f1bc:	beq	2f1e0 <ftello64@plt+0x1dba0>
   2f1c0:	cmp	r2, #0
   2f1c4:	beq	2f234 <ftello64@plt+0x1dbf4>
   2f1c8:	ldr	ip, [r0, r2, lsl #2]
   2f1cc:	sub	r2, r2, ip
   2f1d0:	add	r5, r5, ip
   2f1d4:	ldrb	ip, [r4, r2]
   2f1d8:	cmp	ip, r3
   2f1dc:	bne	2f1c0 <ftello64@plt+0x1db80>
   2f1e0:	add	r2, r2, #1
   2f1e4:	add	ip, r1, #1
   2f1e8:	cmp	r6, r2
   2f1ec:	beq	2f254 <ftello64@plt+0x1dc14>
   2f1f0:	ldrb	r3, [r1, #1]
   2f1f4:	mov	r1, ip
   2f1f8:	cmp	r3, #0
   2f1fc:	bne	2f1b4 <ftello64@plt+0x1db74>
   2f200:	bl	30e88 <ftello64@plt+0x1f848>
   2f204:	mov	r0, #1
   2f208:	sub	sp, fp, #20
   2f20c:	ldrd	r4, [sp]
   2f210:	ldrd	r6, [sp, #8]
   2f214:	ldr	fp, [sp, #16]
   2f218:	add	sp, sp, #20
   2f21c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f220:	bl	30e30 <ftello64@plt+0x1f7f0>
   2f224:	cmp	r0, #0
   2f228:	bne	2f13c <ftello64@plt+0x1dafc>
   2f22c:	mov	r0, #0
   2f230:	b	2f208 <ftello64@plt+0x1dbc8>
   2f234:	ldrb	r3, [r1, #1]
   2f238:	add	r5, r5, #1
   2f23c:	add	r1, r1, #1
   2f240:	b	2f1f8 <ftello64@plt+0x1dbb8>
   2f244:	add	ip, ip, #1
   2f248:	sub	r1, r3, ip
   2f24c:	str	r1, [r0, r3, lsl #2]
   2f250:	b	2f190 <ftello64@plt+0x1db50>
   2f254:	str	r5, [r7]
   2f258:	b	2f200 <ftello64@plt+0x1dbc0>
   2f25c:	movw	r3, #9788	; 0x263c
   2f260:	movt	r3, #3
   2f264:	str	r4, [sp, #-8]!
   2f268:	movw	r1, #7916	; 0x1eec
   2f26c:	movt	r1, #3
   2f270:	str	lr, [sp, #4]
   2f274:	movw	r0, #7932	; 0x1efc
   2f278:	movt	r0, #3
   2f27c:	mov	r2, #172	; 0xac
   2f280:	bl	11634 <__assert_fail@plt>
   2f284:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2f288:	mov	r4, r1
   2f28c:	strd	r6, [sp, #8]
   2f290:	strd	r8, [sp, #16]
   2f294:	strd	sl, [sp, #24]
   2f298:	add	fp, sp, #32
   2f29c:	str	lr, [sp, #32]
   2f2a0:	sub	sp, sp, #188	; 0xbc
   2f2a4:	str	r2, [fp, #-216]	; 0xffffff28
   2f2a8:	str	r0, [fp, #-212]	; 0xffffff2c
   2f2ac:	mov	r0, r1
   2f2b0:	bl	30eb0 <ftello64@plt+0x1f870>
   2f2b4:	mov	r3, #44	; 0x2c
   2f2b8:	str	r0, [fp, #-208]	; 0xffffff30
   2f2bc:	umull	r0, r1, r0, r3
   2f2c0:	adds	r2, r1, #0
   2f2c4:	movne	r2, #1
   2f2c8:	cmp	r0, #0
   2f2cc:	blt	2f698 <ftello64@plt+0x1e058>
   2f2d0:	cmp	r2, #0
   2f2d4:	bne	2f698 <ftello64@plt+0x1e058>
   2f2d8:	ldr	r2, [fp, #-208]	; 0xffffff30
   2f2dc:	mul	r0, r3, r2
   2f2e0:	cmp	r0, #4016	; 0xfb0
   2f2e4:	bhi	2f6b8 <ftello64@plt+0x1e078>
   2f2e8:	add	r3, r0, #22
   2f2ec:	bic	r3, r3, #7
   2f2f0:	sub	sp, sp, r3
   2f2f4:	add	r3, sp, #15
   2f2f8:	bic	sl, r3, #15
   2f2fc:	cmp	sl, #0
   2f300:	beq	2f698 <ftello64@plt+0x1e058>
   2f304:	ldr	r3, [fp, #-208]	; 0xffffff30
   2f308:	mov	r0, #0
   2f30c:	mov	r1, #0
   2f310:	movw	r8, #9756	; 0x261c
   2f314:	movt	r8, #3
   2f318:	add	r5, sl, #16
   2f31c:	strd	r0, [fp, #-200]	; 0xffffff38
   2f320:	str	r4, [fp, #-188]	; 0xffffff44
   2f324:	add	r9, r3, r3, lsl #2
   2f328:	mov	r3, #0
   2f32c:	mov	r6, r3
   2f330:	add	r9, sl, r9, lsl #3
   2f334:	str	r9, [fp, #-220]	; 0xffffff24
   2f338:	strb	r3, [fp, #-204]	; 0xffffff34
   2f33c:	strb	r3, [fp, #-192]	; 0xffffff40
   2f340:	b	2f3c4 <ftello64@plt+0x1dd84>
   2f344:	ldrb	r3, [r4]
   2f348:	lsr	r2, r3, #5
   2f34c:	and	r3, r3, #31
   2f350:	ldr	r2, [r8, r2, lsl #2]
   2f354:	lsr	r3, r2, r3
   2f358:	tst	r3, #1
   2f35c:	beq	2f6c4 <ftello64@plt+0x1e084>
   2f360:	mov	r3, #1
   2f364:	str	r3, [fp, #-184]	; 0xffffff48
   2f368:	ldrb	r2, [r4]
   2f36c:	strb	r3, [fp, #-192]	; 0xffffff40
   2f370:	strb	r3, [fp, #-180]	; 0xffffff4c
   2f374:	mov	r4, r2
   2f378:	str	r2, [fp, #-176]	; 0xffffff50
   2f37c:	cmp	r4, #0
   2f380:	beq	2f43c <ftello64@plt+0x1ddfc>
   2f384:	mov	r9, #1
   2f388:	ldr	r4, [fp, #-188]	; 0xffffff44
   2f38c:	sub	r2, fp, #172	; 0xac
   2f390:	ldr	r7, [fp, #-184]	; 0xffffff48
   2f394:	cmp	r4, r2
   2f398:	strne	r4, [r5, #-16]
   2f39c:	beq	2f6e4 <ftello64@plt+0x1e0a4>
   2f3a0:	cmp	r9, #0
   2f3a4:	add	r4, r4, r7
   2f3a8:	str	r7, [r5, #-12]
   2f3ac:	ldrne	r3, [fp, #-176]	; 0xffffff50
   2f3b0:	add	r5, r5, #40	; 0x28
   2f3b4:	strb	r9, [r5, #-48]	; 0xffffffd0
   2f3b8:	strb	r6, [fp, #-192]	; 0xffffff40
   2f3bc:	str	r4, [fp, #-188]	; 0xffffff44
   2f3c0:	strne	r3, [r5, #-44]	; 0xffffffd4
   2f3c4:	ldrb	r3, [fp, #-204]	; 0xffffff34
   2f3c8:	cmp	r3, #0
   2f3cc:	subne	r7, fp, #200	; 0xc8
   2f3d0:	beq	2f344 <ftello64@plt+0x1dd04>
   2f3d4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2f3d8:	mov	r1, r0
   2f3dc:	mov	r0, r4
   2f3e0:	bl	2c6d8 <ftello64@plt+0x1b098>
   2f3e4:	mov	r2, r0
   2f3e8:	mov	r3, r7
   2f3ec:	mov	r1, r4
   2f3f0:	sub	r0, fp, #176	; 0xb0
   2f3f4:	bl	2f068 <ftello64@plt+0x1da28>
   2f3f8:	cmn	r0, #1
   2f3fc:	str	r0, [fp, #-184]	; 0xffffff48
   2f400:	beq	2f6fc <ftello64@plt+0x1e0bc>
   2f404:	cmn	r0, #2
   2f408:	beq	2f714 <ftello64@plt+0x1e0d4>
   2f40c:	cmp	r0, #0
   2f410:	beq	2f734 <ftello64@plt+0x1e0f4>
   2f414:	ldr	r4, [fp, #-176]	; 0xffffff50
   2f418:	mov	r9, #1
   2f41c:	mov	r0, r7
   2f420:	strb	r9, [fp, #-180]	; 0xffffff4c
   2f424:	bl	11340 <mbsinit@plt>
   2f428:	cmp	r0, #0
   2f42c:	strb	r9, [fp, #-192]	; 0xffffff40
   2f430:	strbne	r6, [fp, #-204]	; 0xffffff34
   2f434:	cmp	r4, #0
   2f438:	bne	2f384 <ftello64@plt+0x1dd44>
   2f43c:	ldr	r9, [fp, #-220]	; 0xffffff24
   2f440:	mov	r3, #1
   2f444:	mov	r7, r4
   2f448:	ldr	r2, [fp, #-208]	; 0xffffff30
   2f44c:	str	r3, [r9, #4]
   2f450:	cmp	r2, #2
   2f454:	bls	2f4dc <ftello64@plt+0x1de9c>
   2f458:	mov	r6, r2
   2f45c:	mov	r5, sl
   2f460:	str	r4, [fp, #-220]	; 0xffffff24
   2f464:	mov	r8, #2
   2f468:	ldrb	r3, [r5, #48]	; 0x30
   2f46c:	cmp	r3, #0
   2f470:	bne	2f77c <ftello64@plt+0x1e13c>
   2f474:	ldr	r7, [r5, #44]	; 0x2c
   2f478:	b	2f48c <ftello64@plt+0x1de4c>
   2f47c:	cmp	r4, #0
   2f480:	beq	2f4c0 <ftello64@plt+0x1de80>
   2f484:	ldr	r3, [r9, r4, lsl #2]
   2f488:	sub	r4, r4, r3
   2f48c:	add	r3, r4, r4, lsl #2
   2f490:	add	r2, sl, r3, lsl #3
   2f494:	ldr	r2, [r2, #4]
   2f498:	cmp	r7, r2
   2f49c:	bne	2f47c <ftello64@plt+0x1de3c>
   2f4a0:	mov	r2, r7
   2f4a4:	ldr	r1, [sl, r3, lsl #3]
   2f4a8:	ldr	r0, [r5, #40]	; 0x28
   2f4ac:	bl	11358 <memcmp@plt>
   2f4b0:	cmp	r0, #0
   2f4b4:	beq	2f7b4 <ftello64@plt+0x1e174>
   2f4b8:	cmp	r4, #0
   2f4bc:	bne	2f484 <ftello64@plt+0x1de44>
   2f4c0:	str	r8, [r9, r8, lsl #2]
   2f4c4:	add	r8, r8, #1
   2f4c8:	mov	r4, #0
   2f4cc:	cmp	r6, r8
   2f4d0:	add	r5, r5, #40	; 0x28
   2f4d4:	bne	2f468 <ftello64@plt+0x1de28>
   2f4d8:	ldr	r7, [fp, #-220]	; 0xffffff24
   2f4dc:	mov	r1, #0
   2f4e0:	mov	r0, #0
   2f4e4:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2f4e8:	mov	r2, #0
   2f4ec:	movw	ip, #9756	; 0x261c
   2f4f0:	movt	ip, #3
   2f4f4:	mov	r6, #1
   2f4f8:	str	r9, [fp, #-212]	; 0xffffff2c
   2f4fc:	strd	r0, [fp, #-144]	; 0xffffff70
   2f500:	mov	r9, ip
   2f504:	strd	r0, [fp, #-88]	; 0xffffffa8
   2f508:	ldr	r1, [fp, #-216]	; 0xffffff28
   2f50c:	strb	r2, [fp, #-148]	; 0xffffff6c
   2f510:	str	r3, [fp, #-132]	; 0xffffff7c
   2f514:	str	r3, [fp, #-76]	; 0xffffffb4
   2f518:	mov	r3, r2
   2f51c:	strb	r2, [fp, #-136]	; 0xffffff78
   2f520:	strb	r2, [fp, #-92]	; 0xffffffa4
   2f524:	strb	r2, [fp, #-80]	; 0xffffffb0
   2f528:	str	r2, [r1]
   2f52c:	cmp	r3, #0
   2f530:	ldreq	r5, [fp, #-76]	; 0xffffffb4
   2f534:	beq	2f5e8 <ftello64@plt+0x1dfa8>
   2f538:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   2f53c:	cmp	r3, #0
   2f540:	bne	2faec <ftello64@plt+0x1e4ac>
   2f544:	add	r3, r7, r7, lsl #2
   2f548:	add	r3, sl, r3, lsl #3
   2f54c:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2f550:	ldr	r2, [r3, #4]
   2f554:	cmp	r2, r4
   2f558:	beq	2f850 <ftello64@plt+0x1e210>
   2f55c:	cmp	r7, #0
   2f560:	bne	2f874 <ftello64@plt+0x1e234>
   2f564:	ldrb	r3, [fp, #-136]	; 0xffffff78
   2f568:	cmp	r3, #0
   2f56c:	bne	2fad8 <ftello64@plt+0x1e498>
   2f570:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2f574:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f578:	cmp	r3, #0
   2f57c:	subne	r8, fp, #144	; 0x90
   2f580:	bne	2fa34 <ftello64@plt+0x1e3f4>
   2f584:	ldrb	r3, [r4]
   2f588:	lsr	r2, r3, #5
   2f58c:	and	r3, r3, #31
   2f590:	ldr	r2, [r9, r2, lsl #2]
   2f594:	lsr	r3, r2, r3
   2f598:	tst	r3, #1
   2f59c:	beq	2fa1c <ftello64@plt+0x1e3dc>
   2f5a0:	str	r6, [fp, #-128]	; 0xffffff80
   2f5a4:	ldrb	r4, [r4]
   2f5a8:	strb	r6, [fp, #-136]	; 0xffffff78
   2f5ac:	strb	r6, [fp, #-124]	; 0xffffff84
   2f5b0:	str	r4, [fp, #-120]	; 0xffffff88
   2f5b4:	cmp	r4, #0
   2f5b8:	beq	2f910 <ftello64@plt+0x1e2d0>
   2f5bc:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f5c0:	mov	r3, #0
   2f5c4:	ldr	r2, [fp, #-128]	; 0xffffff80
   2f5c8:	strb	r3, [fp, #-136]	; 0xffffff78
   2f5cc:	strb	r3, [fp, #-80]	; 0xffffffb0
   2f5d0:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2f5d4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f5d8:	add	r4, r4, r2
   2f5dc:	str	r4, [fp, #-132]	; 0xffffff7c
   2f5e0:	add	r5, r5, r3
   2f5e4:	str	r5, [fp, #-76]	; 0xffffffb4
   2f5e8:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   2f5ec:	cmp	r3, #0
   2f5f0:	subne	r4, fp, #88	; 0x58
   2f5f4:	bne	2f7ec <ftello64@plt+0x1e1ac>
   2f5f8:	ldrb	r3, [r5]
   2f5fc:	lsr	r2, r3, #5
   2f600:	and	r3, r3, #31
   2f604:	ldr	r2, [r9, r2, lsl #2]
   2f608:	lsr	r3, r2, r3
   2f60c:	tst	r3, #1
   2f610:	beq	2f7d4 <ftello64@plt+0x1e194>
   2f614:	str	r6, [fp, #-72]	; 0xffffffb8
   2f618:	ldrb	r3, [r5]
   2f61c:	strb	r6, [fp, #-80]	; 0xffffffb0
   2f620:	strb	r6, [fp, #-68]	; 0xffffffbc
   2f624:	mov	r5, r3
   2f628:	str	r3, [fp, #-64]	; 0xffffffc0
   2f62c:	cmp	r5, #0
   2f630:	beq	2f688 <ftello64@plt+0x1e048>
   2f634:	add	r3, r7, r7, lsl #2
   2f638:	add	r3, sl, r3, lsl #3
   2f63c:	ldrb	r2, [r3, #8]
   2f640:	cmp	r2, #0
   2f644:	beq	2f54c <ftello64@plt+0x1df0c>
   2f648:	ldr	r3, [r3, #12]
   2f64c:	cmp	r3, r5
   2f650:	bne	2f55c <ftello64@plt+0x1df1c>
   2f654:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2f658:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2f65c:	add	r7, r7, #1
   2f660:	add	r5, r5, r4
   2f664:	ldr	r2, [fp, #-208]	; 0xffffff30
   2f668:	mov	r3, #0
   2f66c:	strb	r3, [fp, #-80]	; 0xffffffb0
   2f670:	str	r5, [fp, #-76]	; 0xffffffb4
   2f674:	cmp	r2, r7
   2f678:	bne	2f5e8 <ftello64@plt+0x1dfa8>
   2f67c:	ldr	r2, [fp, #-216]	; 0xffffff28
   2f680:	ldr	r3, [fp, #-132]	; 0xffffff7c
   2f684:	str	r3, [r2]
   2f688:	mov	r0, sl
   2f68c:	bl	30e88 <ftello64@plt+0x1f848>
   2f690:	mov	r0, #1
   2f694:	b	2f69c <ftello64@plt+0x1e05c>
   2f698:	mov	r0, #0
   2f69c:	sub	sp, fp, #32
   2f6a0:	ldrd	r4, [sp]
   2f6a4:	ldrd	r6, [sp, #8]
   2f6a8:	ldrd	r8, [sp, #16]
   2f6ac:	ldrd	sl, [sp, #24]
   2f6b0:	add	sp, sp, #32
   2f6b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2f6b8:	bl	30e30 <ftello64@plt+0x1f7f0>
   2f6bc:	mov	sl, r0
   2f6c0:	b	2f2fc <ftello64@plt+0x1dcbc>
   2f6c4:	sub	r7, fp, #200	; 0xc8
   2f6c8:	mov	r0, r7
   2f6cc:	bl	11340 <mbsinit@plt>
   2f6d0:	cmp	r0, #0
   2f6d4:	beq	2fb50 <ftello64@plt+0x1e510>
   2f6d8:	mov	r3, #1
   2f6dc:	strb	r3, [fp, #-204]	; 0xffffff34
   2f6e0:	b	2f3d4 <ftello64@plt+0x1dd94>
   2f6e4:	mov	r2, r7
   2f6e8:	mov	r1, r4
   2f6ec:	mov	r0, r5
   2f6f0:	bl	1131c <memcpy@plt>
   2f6f4:	str	r5, [r5, #-16]
   2f6f8:	b	2f3a0 <ftello64@plt+0x1dd60>
   2f6fc:	mov	r2, #1
   2f700:	mov	r9, #0
   2f704:	strb	r2, [fp, #-192]	; 0xffffff40
   2f708:	str	r2, [fp, #-184]	; 0xffffff48
   2f70c:	strb	r6, [fp, #-180]	; 0xffffff4c
   2f710:	b	2f388 <ftello64@plt+0x1dd48>
   2f714:	ldr	r0, [fp, #-188]	; 0xffffff44
   2f718:	mov	r9, #0
   2f71c:	bl	114cc <strlen@plt>
   2f720:	mov	r2, #1
   2f724:	strb	r2, [fp, #-192]	; 0xffffff40
   2f728:	str	r0, [fp, #-184]	; 0xffffff48
   2f72c:	strb	r6, [fp, #-180]	; 0xffffff4c
   2f730:	b	2f388 <ftello64@plt+0x1dd48>
   2f734:	ldr	r3, [fp, #-188]	; 0xffffff44
   2f738:	mov	r2, #1
   2f73c:	str	r2, [fp, #-184]	; 0xffffff48
   2f740:	ldrb	r3, [r3]
   2f744:	cmp	r3, #0
   2f748:	bne	2fb70 <ftello64@plt+0x1e530>
   2f74c:	ldr	r4, [fp, #-176]	; 0xffffff50
   2f750:	cmp	r4, #0
   2f754:	beq	2f418 <ftello64@plt+0x1ddd8>
   2f758:	bl	2f25c <ftello64@plt+0x1dc1c>
   2f75c:	ldr	r3, [r3, #12]
   2f760:	ldr	r2, [r5, #52]	; 0x34
   2f764:	cmp	r2, r3
   2f768:	beq	2f7b4 <ftello64@plt+0x1e174>
   2f76c:	cmp	r4, #0
   2f770:	beq	2f4c0 <ftello64@plt+0x1de80>
   2f774:	ldr	r3, [r9, r4, lsl #2]
   2f778:	sub	r4, r4, r3
   2f77c:	add	r3, r4, r4, lsl #2
   2f780:	add	r3, sl, r3, lsl #3
   2f784:	ldrb	r2, [r3, #8]
   2f788:	cmp	r2, #0
   2f78c:	bne	2f75c <ftello64@plt+0x1e11c>
   2f790:	ldr	r1, [r3, #4]
   2f794:	ldr	r2, [r5, #44]	; 0x2c
   2f798:	cmp	r2, r1
   2f79c:	bne	2f76c <ftello64@plt+0x1e12c>
   2f7a0:	ldr	r1, [r3]
   2f7a4:	ldr	r0, [r5, #40]	; 0x28
   2f7a8:	bl	11358 <memcmp@plt>
   2f7ac:	cmp	r0, #0
   2f7b0:	bne	2f76c <ftello64@plt+0x1e12c>
   2f7b4:	add	r4, r4, #1
   2f7b8:	add	r5, r5, #40	; 0x28
   2f7bc:	sub	r3, r8, r4
   2f7c0:	str	r3, [r9, r8, lsl #2]
   2f7c4:	add	r8, r8, #1
   2f7c8:	cmp	r6, r8
   2f7cc:	bne	2f468 <ftello64@plt+0x1de28>
   2f7d0:	b	2f4d8 <ftello64@plt+0x1de98>
   2f7d4:	sub	r4, fp, #88	; 0x58
   2f7d8:	mov	r0, r4
   2f7dc:	bl	11340 <mbsinit@plt>
   2f7e0:	cmp	r0, #0
   2f7e4:	beq	2fb50 <ftello64@plt+0x1e510>
   2f7e8:	strb	r6, [fp, #-92]	; 0xffffffa4
   2f7ec:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2f7f0:	mov	r1, r0
   2f7f4:	mov	r0, r5
   2f7f8:	bl	2c6d8 <ftello64@plt+0x1b098>
   2f7fc:	mov	r2, r0
   2f800:	mov	r3, r4
   2f804:	mov	r1, r5
   2f808:	sub	r0, fp, #64	; 0x40
   2f80c:	bl	2f068 <ftello64@plt+0x1da28>
   2f810:	cmn	r0, #1
   2f814:	str	r0, [fp, #-72]	; 0xffffffb8
   2f818:	beq	2fa08 <ftello64@plt+0x1e3c8>
   2f81c:	cmn	r0, #2
   2f820:	beq	2fa98 <ftello64@plt+0x1e458>
   2f824:	cmp	r0, #0
   2f828:	beq	2fab4 <ftello64@plt+0x1e474>
   2f82c:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2f830:	mov	r0, r4
   2f834:	strb	r6, [fp, #-68]	; 0xffffffbc
   2f838:	bl	11340 <mbsinit@plt>
   2f83c:	cmp	r0, #0
   2f840:	strb	r6, [fp, #-80]	; 0xffffffb0
   2f844:	movne	r3, #0
   2f848:	strbne	r3, [fp, #-92]	; 0xffffffa4
   2f84c:	b	2f62c <ftello64@plt+0x1dfec>
   2f850:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2f854:	mov	r2, r4
   2f858:	ldr	r0, [r3]
   2f85c:	mov	r1, r5
   2f860:	bl	11358 <memcmp@plt>
   2f864:	cmp	r0, #0
   2f868:	beq	2f65c <ftello64@plt+0x1e01c>
   2f86c:	cmp	r7, #0
   2f870:	beq	2f564 <ftello64@plt+0x1df24>
   2f874:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2f878:	ldr	r5, [r3, r7, lsl #2]
   2f87c:	cmp	r5, #0
   2f880:	sub	r7, r7, r5
   2f884:	beq	2f538 <ftello64@plt+0x1def8>
   2f888:	ldrb	r3, [fp, #-136]	; 0xffffff78
   2f88c:	cmp	r3, #0
   2f890:	beq	2faf4 <ftello64@plt+0x1e4b4>
   2f894:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2f898:	cmp	r3, #0
   2f89c:	bne	2fa00 <ftello64@plt+0x1e3c0>
   2f8a0:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f8a4:	mov	r2, #0
   2f8a8:	subs	r5, r5, #1
   2f8ac:	ldr	r3, [fp, #-128]	; 0xffffff80
   2f8b0:	strb	r2, [fp, #-136]	; 0xffffff78
   2f8b4:	add	r4, r4, r3
   2f8b8:	ldrbeq	r3, [fp, #-80]	; 0xffffffb0
   2f8bc:	str	r4, [fp, #-132]	; 0xffffff7c
   2f8c0:	beq	2f52c <ftello64@plt+0x1deec>
   2f8c4:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2f8c8:	cmp	r3, #0
   2f8cc:	subne	r8, fp, #144	; 0x90
   2f8d0:	bne	2f92c <ftello64@plt+0x1e2ec>
   2f8d4:	ldrb	r3, [r4]
   2f8d8:	lsr	r2, r3, #5
   2f8dc:	and	r3, r3, #31
   2f8e0:	ldr	r2, [r9, r2, lsl #2]
   2f8e4:	lsr	r3, r2, r3
   2f8e8:	tst	r3, #1
   2f8ec:	beq	2f914 <ftello64@plt+0x1e2d4>
   2f8f0:	str	r6, [fp, #-128]	; 0xffffff80
   2f8f4:	ldrb	r3, [r4]
   2f8f8:	strb	r6, [fp, #-136]	; 0xffffff78
   2f8fc:	strb	r6, [fp, #-124]	; 0xffffff84
   2f900:	mov	r4, r3
   2f904:	str	r3, [fp, #-120]	; 0xffffff88
   2f908:	cmp	r4, #0
   2f90c:	bne	2f8a0 <ftello64@plt+0x1e260>
   2f910:	bl	1161c <abort@plt>
   2f914:	sub	r8, fp, #144	; 0x90
   2f918:	mov	r0, r8
   2f91c:	bl	11340 <mbsinit@plt>
   2f920:	cmp	r0, #0
   2f924:	beq	2fb50 <ftello64@plt+0x1e510>
   2f928:	strb	r6, [fp, #-148]	; 0xffffff6c
   2f92c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2f930:	mov	r1, r0
   2f934:	mov	r0, r4
   2f938:	bl	2c6d8 <ftello64@plt+0x1b098>
   2f93c:	mov	r2, r0
   2f940:	mov	r3, r8
   2f944:	mov	r1, r4
   2f948:	sub	r0, fp, #120	; 0x78
   2f94c:	bl	2f068 <ftello64@plt+0x1da28>
   2f950:	cmn	r0, #1
   2f954:	str	r0, [fp, #-128]	; 0xffffff80
   2f958:	beq	2f990 <ftello64@plt+0x1e350>
   2f95c:	cmn	r0, #2
   2f960:	beq	2f9a4 <ftello64@plt+0x1e364>
   2f964:	cmp	r0, #0
   2f968:	beq	2f9c0 <ftello64@plt+0x1e380>
   2f96c:	ldr	r4, [fp, #-120]	; 0xffffff88
   2f970:	mov	r0, r8
   2f974:	strb	r6, [fp, #-124]	; 0xffffff84
   2f978:	bl	11340 <mbsinit@plt>
   2f97c:	cmp	r0, #0
   2f980:	strb	r6, [fp, #-136]	; 0xffffff78
   2f984:	movne	r3, #0
   2f988:	strbne	r3, [fp, #-148]	; 0xffffff6c
   2f98c:	b	2f908 <ftello64@plt+0x1e2c8>
   2f990:	mov	r3, #0
   2f994:	str	r6, [fp, #-128]	; 0xffffff80
   2f998:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f99c:	strb	r3, [fp, #-124]	; 0xffffff84
   2f9a0:	b	2f8a4 <ftello64@plt+0x1e264>
   2f9a4:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f9a8:	mov	r0, r4
   2f9ac:	bl	114cc <strlen@plt>
   2f9b0:	mov	r3, #0
   2f9b4:	str	r0, [fp, #-128]	; 0xffffff80
   2f9b8:	strb	r3, [fp, #-124]	; 0xffffff84
   2f9bc:	b	2f8a4 <ftello64@plt+0x1e264>
   2f9c0:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2f9c4:	str	r6, [fp, #-128]	; 0xffffff80
   2f9c8:	ldrb	r3, [r4]
   2f9cc:	cmp	r3, #0
   2f9d0:	bne	2fb70 <ftello64@plt+0x1e530>
   2f9d4:	ldr	r4, [fp, #-120]	; 0xffffff88
   2f9d8:	cmp	r4, #0
   2f9dc:	beq	2f970 <ftello64@plt+0x1e330>
   2f9e0:	movw	r3, #9788	; 0x263c
   2f9e4:	movt	r3, #3
   2f9e8:	movw	r1, #7916	; 0x1eec
   2f9ec:	movt	r1, #3
   2f9f0:	movw	r0, #7932	; 0x1efc
   2f9f4:	movt	r0, #3
   2f9f8:	mov	r2, #172	; 0xac
   2f9fc:	bl	11634 <__assert_fail@plt>
   2fa00:	ldr	r4, [fp, #-120]	; 0xffffff88
   2fa04:	b	2f908 <ftello64@plt+0x1e2c8>
   2fa08:	mov	r3, #0
   2fa0c:	strb	r6, [fp, #-80]	; 0xffffffb0
   2fa10:	str	r6, [fp, #-72]	; 0xffffffb8
   2fa14:	strb	r3, [fp, #-68]	; 0xffffffbc
   2fa18:	b	2f544 <ftello64@plt+0x1df04>
   2fa1c:	sub	r8, fp, #144	; 0x90
   2fa20:	mov	r0, r8
   2fa24:	bl	11340 <mbsinit@plt>
   2fa28:	cmp	r0, #0
   2fa2c:	beq	2fb50 <ftello64@plt+0x1e510>
   2fa30:	strb	r6, [fp, #-148]	; 0xffffff6c
   2fa34:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2fa38:	mov	r1, r0
   2fa3c:	mov	r0, r4
   2fa40:	bl	2c6d8 <ftello64@plt+0x1b098>
   2fa44:	mov	r2, r0
   2fa48:	mov	r3, r8
   2fa4c:	mov	r1, r4
   2fa50:	sub	r0, fp, #120	; 0x78
   2fa54:	bl	2f068 <ftello64@plt+0x1da28>
   2fa58:	cmn	r0, #1
   2fa5c:	str	r0, [fp, #-128]	; 0xffffff80
   2fa60:	beq	2fafc <ftello64@plt+0x1e4bc>
   2fa64:	cmn	r0, #2
   2fa68:	beq	2fb10 <ftello64@plt+0x1e4d0>
   2fa6c:	cmp	r0, #0
   2fa70:	beq	2fb2c <ftello64@plt+0x1e4ec>
   2fa74:	ldr	r4, [fp, #-120]	; 0xffffff88
   2fa78:	mov	r0, r8
   2fa7c:	strb	r6, [fp, #-124]	; 0xffffff84
   2fa80:	bl	11340 <mbsinit@plt>
   2fa84:	cmp	r0, #0
   2fa88:	strb	r6, [fp, #-136]	; 0xffffff78
   2fa8c:	movne	r3, #0
   2fa90:	strbne	r3, [fp, #-148]	; 0xffffff6c
   2fa94:	b	2f5b4 <ftello64@plt+0x1df74>
   2fa98:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2fa9c:	bl	114cc <strlen@plt>
   2faa0:	mov	r3, #0
   2faa4:	strb	r6, [fp, #-80]	; 0xffffffb0
   2faa8:	str	r0, [fp, #-72]	; 0xffffffb8
   2faac:	strb	r3, [fp, #-68]	; 0xffffffbc
   2fab0:	b	2f544 <ftello64@plt+0x1df04>
   2fab4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2fab8:	str	r6, [fp, #-72]	; 0xffffffb8
   2fabc:	ldrb	r3, [r5]
   2fac0:	cmp	r3, #0
   2fac4:	bne	2fb70 <ftello64@plt+0x1e530>
   2fac8:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2facc:	cmp	r5, #0
   2fad0:	beq	2f830 <ftello64@plt+0x1e1f0>
   2fad4:	b	2f758 <ftello64@plt+0x1e118>
   2fad8:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2fadc:	cmp	r3, #0
   2fae0:	beq	2f5bc <ftello64@plt+0x1df7c>
   2fae4:	ldr	r4, [fp, #-120]	; 0xffffff88
   2fae8:	b	2f5b4 <ftello64@plt+0x1df74>
   2faec:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2faf0:	b	2f62c <ftello64@plt+0x1dfec>
   2faf4:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2faf8:	b	2f8c4 <ftello64@plt+0x1e284>
   2fafc:	mov	r3, #0
   2fb00:	str	r6, [fp, #-128]	; 0xffffff80
   2fb04:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2fb08:	strb	r3, [fp, #-124]	; 0xffffff84
   2fb0c:	b	2f5c0 <ftello64@plt+0x1df80>
   2fb10:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2fb14:	mov	r0, r4
   2fb18:	bl	114cc <strlen@plt>
   2fb1c:	mov	r3, #0
   2fb20:	str	r0, [fp, #-128]	; 0xffffff80
   2fb24:	strb	r3, [fp, #-124]	; 0xffffff84
   2fb28:	b	2f5c0 <ftello64@plt+0x1df80>
   2fb2c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2fb30:	str	r6, [fp, #-128]	; 0xffffff80
   2fb34:	ldrb	r3, [r4]
   2fb38:	cmp	r3, #0
   2fb3c:	bne	2fb70 <ftello64@plt+0x1e530>
   2fb40:	ldr	r4, [fp, #-120]	; 0xffffff88
   2fb44:	cmp	r4, #0
   2fb48:	beq	2fa78 <ftello64@plt+0x1e438>
   2fb4c:	b	2f758 <ftello64@plt+0x1e118>
   2fb50:	movw	r3, #9788	; 0x263c
   2fb54:	movt	r3, #3
   2fb58:	movw	r1, #7916	; 0x1eec
   2fb5c:	movt	r1, #3
   2fb60:	movw	r0, #7952	; 0x1f10
   2fb64:	movt	r0, #3
   2fb68:	mov	r2, #143	; 0x8f
   2fb6c:	bl	11634 <__assert_fail@plt>
   2fb70:	movw	r3, #9788	; 0x263c
   2fb74:	movt	r3, #3
   2fb78:	movw	r1, #7916	; 0x1eec
   2fb7c:	movt	r1, #3
   2fb80:	movw	r0, #7976	; 0x1f28
   2fb84:	movt	r0, #3
   2fb88:	mov	r2, #171	; 0xab
   2fb8c:	bl	11634 <__assert_fail@plt>
   2fb90:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2fb94:	mov	r4, r0
   2fb98:	strd	r6, [sp, #8]
   2fb9c:	strd	r8, [sp, #16]
   2fba0:	mov	r8, r1
   2fba4:	strd	sl, [sp, #24]
   2fba8:	str	lr, [sp, #32]
   2fbac:	sub	sp, sp, #316	; 0x13c
   2fbb0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2fbb4:	cmp	r0, #1
   2fbb8:	bhi	2fda8 <ftello64@plt+0x1e768>
   2fbbc:	ldrb	r9, [r8]
   2fbc0:	cmp	r9, #0
   2fbc4:	beq	2fd24 <ftello64@plt+0x1e6e4>
   2fbc8:	ldrb	r3, [r4]
   2fbcc:	add	r2, r8, #1
   2fbd0:	str	r2, [sp, #4]
   2fbd4:	cmp	r3, #0
   2fbd8:	beq	30280 <ftello64@plt+0x1ec40>
   2fbdc:	mov	r6, #0
   2fbe0:	mov	fp, r8
   2fbe4:	mov	ip, r6
   2fbe8:	mov	sl, r6
   2fbec:	mov	r0, #1
   2fbf0:	b	2fc48 <ftello64@plt+0x1e608>
   2fbf4:	cmp	fp, #0
   2fbf8:	beq	2fc18 <ftello64@plt+0x1e5d8>
   2fbfc:	mov	r0, fp
   2fc00:	sub	r1, r5, sl
   2fc04:	bl	11574 <strnlen@plt>
   2fc08:	ldrb	r3, [fp, r0]!
   2fc0c:	cmp	r3, #0
   2fc10:	bne	30560 <ftello64@plt+0x1ef20>
   2fc14:	mov	sl, r5
   2fc18:	mov	r0, r8
   2fc1c:	bl	114cc <strlen@plt>
   2fc20:	mov	r2, r0
   2fc24:	add	r3, sp, #256	; 0x100
   2fc28:	mov	r1, r8
   2fc2c:	mov	r0, r7
   2fc30:	bl	2f0d8 <ftello64@plt+0x1da98>
   2fc34:	cmp	r0, #0
   2fc38:	bne	30818 <ftello64@plt+0x1f1d8>
   2fc3c:	mov	fp, r0
   2fc40:	mov	r4, r7
   2fc44:	mov	ip, r5
   2fc48:	mov	r7, r4
   2fc4c:	add	r6, r6, #1
   2fc50:	ldrb	r3, [r7], #1
   2fc54:	add	r5, ip, #1
   2fc58:	cmp	r3, r9
   2fc5c:	beq	2fd44 <ftello64@plt+0x1e704>
   2fc60:	ldrb	r3, [r4, #1]
   2fc64:	cmp	r3, #0
   2fc68:	beq	30280 <ftello64@plt+0x1ec40>
   2fc6c:	cmp	r6, #9
   2fc70:	movls	r4, #0
   2fc74:	andhi	r4, r0, #1
   2fc78:	cmp	r4, #0
   2fc7c:	beq	2fc40 <ftello64@plt+0x1e600>
   2fc80:	add	r3, r6, r6, lsl #2
   2fc84:	cmp	r5, r3
   2fc88:	bcs	2fbf4 <ftello64@plt+0x1e5b4>
   2fc8c:	mov	r0, r4
   2fc90:	b	2fc40 <ftello64@plt+0x1e600>
   2fc94:	add	r0, sp, #36	; 0x24
   2fc98:	bl	11340 <mbsinit@plt>
   2fc9c:	cmp	r0, #0
   2fca0:	beq	30820 <ftello64@plt+0x1f1e0>
   2fca4:	mov	r6, #1
   2fca8:	strb	r6, [sp, #32]
   2fcac:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2fcb0:	mov	r1, r0
   2fcb4:	mov	r0, r8
   2fcb8:	bl	2c6d8 <ftello64@plt+0x1b098>
   2fcbc:	mov	r2, r0
   2fcc0:	add	r3, sp, #36	; 0x24
   2fcc4:	mov	r1, r8
   2fcc8:	add	r0, sp, #60	; 0x3c
   2fccc:	bl	2f068 <ftello64@plt+0x1da28>
   2fcd0:	cmn	r0, #1
   2fcd4:	str	r0, [sp, #52]	; 0x34
   2fcd8:	strbeq	r6, [sp, #44]	; 0x2c
   2fcdc:	streq	r6, [sp, #52]	; 0x34
   2fce0:	strbeq	r5, [sp, #56]	; 0x38
   2fce4:	beq	2fe18 <ftello64@plt+0x1e7d8>
   2fce8:	cmn	r0, #2
   2fcec:	beq	2fe04 <ftello64@plt+0x1e7c4>
   2fcf0:	cmp	r0, #0
   2fcf4:	beq	30784 <ftello64@plt+0x1f144>
   2fcf8:	ldr	r5, [sp, #60]	; 0x3c
   2fcfc:	mov	r6, #1
   2fd00:	add	r0, sp, #36	; 0x24
   2fd04:	strb	r6, [sp, #56]	; 0x38
   2fd08:	bl	11340 <mbsinit@plt>
   2fd0c:	cmp	r0, #0
   2fd10:	strb	r6, [sp, #44]	; 0x2c
   2fd14:	movne	r3, #0
   2fd18:	strbne	r3, [sp, #32]
   2fd1c:	cmp	r5, #0
   2fd20:	bne	2fe18 <ftello64@plt+0x1e7d8>
   2fd24:	mov	r0, r4
   2fd28:	add	sp, sp, #316	; 0x13c
   2fd2c:	ldrd	r4, [sp]
   2fd30:	ldrd	r6, [sp, #8]
   2fd34:	ldrd	r8, [sp, #16]
   2fd38:	ldrd	sl, [sp, #24]
   2fd3c:	add	sp, sp, #32
   2fd40:	pop	{pc}		; (ldr pc, [sp], #4)
   2fd44:	ldrb	r3, [r8, #1]
   2fd48:	cmp	r3, #0
   2fd4c:	beq	2fd24 <ftello64@plt+0x1e6e4>
   2fd50:	ldrb	r2, [r7]
   2fd54:	cmp	r2, #0
   2fd58:	beq	30280 <ftello64@plt+0x1ec40>
   2fd5c:	cmp	r3, r2
   2fd60:	add	r5, ip, #2
   2fd64:	bne	2fc6c <ftello64@plt+0x1e62c>
   2fd68:	ldr	r3, [sp, #4]
   2fd6c:	mov	r1, r7
   2fd70:	add	r3, r3, #1
   2fd74:	b	2fd98 <ftello64@plt+0x1e758>
   2fd78:	ldrb	lr, [r1, #1]!
   2fd7c:	cmp	lr, #0
   2fd80:	beq	30280 <ftello64@plt+0x1ec40>
   2fd84:	add	r3, r3, #1
   2fd88:	cmp	r2, lr
   2fd8c:	sub	r5, r3, r8
   2fd90:	add	r5, r5, ip
   2fd94:	bne	2fc6c <ftello64@plt+0x1e62c>
   2fd98:	ldrb	r2, [r3]
   2fd9c:	cmp	r2, #0
   2fda0:	bne	2fd78 <ftello64@plt+0x1e738>
   2fda4:	b	2fd24 <ftello64@plt+0x1e6e4>
   2fda8:	ldrb	r2, [r8]
   2fdac:	mov	r3, #0
   2fdb0:	movw	sl, #9756	; 0x261c
   2fdb4:	movt	sl, #3
   2fdb8:	mov	r6, #0
   2fdbc:	strb	r3, [sp, #32]
   2fdc0:	mov	r7, #0
   2fdc4:	strb	r3, [sp, #44]	; 0x2c
   2fdc8:	lsr	r3, r2, #5
   2fdcc:	and	r1, r2, #31
   2fdd0:	strd	r6, [sp, #36]	; 0x24
   2fdd4:	str	r8, [sp, #48]	; 0x30
   2fdd8:	ldr	r3, [sl, r3, lsl #2]
   2fddc:	lsr	r3, r3, r1
   2fde0:	ands	r5, r3, #1
   2fde4:	beq	2fc94 <ftello64@plt+0x1e654>
   2fde8:	mov	r3, #1
   2fdec:	mov	r5, r2
   2fdf0:	strb	r3, [sp, #44]	; 0x2c
   2fdf4:	str	r3, [sp, #52]	; 0x34
   2fdf8:	strb	r3, [sp, #56]	; 0x38
   2fdfc:	str	r2, [sp, #60]	; 0x3c
   2fe00:	b	2fd1c <ftello64@plt+0x1e6dc>
   2fe04:	ldr	r0, [sp, #48]	; 0x30
   2fe08:	bl	114cc <strlen@plt>
   2fe0c:	strb	r6, [sp, #44]	; 0x2c
   2fe10:	str	r0, [sp, #52]	; 0x34
   2fe14:	strb	r5, [sp, #56]	; 0x38
   2fe18:	mov	r3, #0
   2fe1c:	mov	r0, #1
   2fe20:	mov	r7, r3
   2fe24:	mov	r6, r4
   2fe28:	str	r3, [sp, #4]
   2fe2c:	mov	r5, r0
   2fe30:	mov	fp, r0
   2fe34:	str	r0, [sp, #8]
   2fe38:	str	r3, [sp, #16]
   2fe3c:	str	r3, [sp, #20]
   2fe40:	str	r3, [sp, #24]
   2fe44:	strb	r3, [sp, #88]	; 0x58
   2fe48:	str	r3, [sp, #92]	; 0x5c
   2fe4c:	str	r3, [sp, #96]	; 0x60
   2fe50:	strb	r3, [sp, #100]	; 0x64
   2fe54:	strb	r3, [sp, #144]	; 0x90
   2fe58:	str	r3, [sp, #148]	; 0x94
   2fe5c:	str	r3, [sp, #152]	; 0x98
   2fe60:	strb	r3, [sp, #156]	; 0x9c
   2fe64:	ldrb	r3, [sp, #144]	; 0x90
   2fe68:	str	r8, [sp, #12]
   2fe6c:	str	r4, [sp, #28]
   2fe70:	str	r8, [sp, #104]	; 0x68
   2fe74:	str	r4, [sp, #160]	; 0xa0
   2fe78:	cmp	r3, #0
   2fe7c:	addne	r4, sp, #148	; 0x94
   2fe80:	bne	30194 <ftello64@plt+0x1eb54>
   2fe84:	ldrb	r3, [r6]
   2fe88:	lsr	r2, r3, #5
   2fe8c:	and	r3, r3, #31
   2fe90:	ldr	r2, [sl, r2, lsl #2]
   2fe94:	lsr	r3, r2, r3
   2fe98:	tst	r3, #1
   2fe9c:	beq	30360 <ftello64@plt+0x1ed20>
   2fea0:	str	fp, [sp, #164]	; 0xa4
   2fea4:	ldrb	r6, [r6]
   2fea8:	strb	r5, [sp, #156]	; 0x9c
   2feac:	strb	r5, [sp, #168]	; 0xa8
   2feb0:	str	r6, [sp, #172]	; 0xac
   2feb4:	cmp	r6, #0
   2feb8:	beq	30280 <ftello64@plt+0x1ec40>
   2febc:	ldrd	r2, [sp, #4]
   2fec0:	cmp	r2, #9
   2fec4:	movls	r3, #0
   2fec8:	andhi	r3, r3, #1
   2fecc:	cmp	r3, #0
   2fed0:	addeq	r7, r7, #1
   2fed4:	beq	2feec <ftello64@plt+0x1e8ac>
   2fed8:	add	r2, r2, r2, lsl #2
   2fedc:	cmp	r7, r2
   2fee0:	addcc	r7, r7, #1
   2fee4:	strcc	r3, [sp, #8]
   2fee8:	bcs	303b8 <ftello64@plt+0x1ed78>
   2feec:	ldrb	r3, [sp, #56]	; 0x38
   2fef0:	cmp	r3, #0
   2fef4:	beq	302d0 <ftello64@plt+0x1ec90>
   2fef8:	ldr	r3, [sp, #60]	; 0x3c
   2fefc:	ldr	r2, [sp, #172]	; 0xac
   2ff00:	cmp	r2, r3
   2ff04:	bne	30160 <ftello64@plt+0x1eb20>
   2ff08:	ldr	ip, [sp, #12]
   2ff0c:	ldr	r3, [sp, #16]
   2ff10:	ldr	r0, [sp, #160]	; 0xa0
   2ff14:	ldrb	r1, [ip]
   2ff18:	str	r3, [sp, #260]	; 0x104
   2ff1c:	ldr	r3, [sp, #20]
   2ff20:	str	ip, [sp, #272]	; 0x110
   2ff24:	ldr	r2, [sp, #164]	; 0xa4
   2ff28:	and	ip, r1, #31
   2ff2c:	ldrd	r8, [sp, #168]	; 0xa8
   2ff30:	str	r3, [sp, #264]	; 0x108
   2ff34:	lsr	r3, r1, #5
   2ff38:	str	r2, [sp, #220]	; 0xdc
   2ff3c:	ldr	r6, [sl, r3, lsl #2]
   2ff40:	strd	r8, [sp, #224]	; 0xe0
   2ff44:	ldrd	r2, [sp, #152]	; 0x98
   2ff48:	ldrd	r8, [sp, #184]	; 0xb8
   2ff4c:	lsr	r6, r6, ip
   2ff50:	mov	ip, #0
   2ff54:	ldr	lr, [sp, #220]	; 0xdc
   2ff58:	strd	r2, [sp, #208]	; 0xd0
   2ff5c:	ands	r6, r6, #1
   2ff60:	ldrd	r2, [sp, #144]	; 0x90
   2ff64:	add	r0, lr, r0
   2ff68:	strd	r2, [sp, #200]	; 0xc8
   2ff6c:	ldrd	r2, [sp, #176]	; 0xb0
   2ff70:	strb	ip, [sp, #212]	; 0xd4
   2ff74:	str	r0, [sp, #216]	; 0xd8
   2ff78:	strd	r8, [sp, #240]	; 0xf0
   2ff7c:	strb	ip, [sp, #256]	; 0x100
   2ff80:	strd	r2, [sp, #232]	; 0xe8
   2ff84:	ldrd	r2, [sp, #192]	; 0xc0
   2ff88:	strb	ip, [sp, #268]	; 0x10c
   2ff8c:	strd	r2, [sp, #248]	; 0xf8
   2ff90:	beq	30638 <ftello64@plt+0x1eff8>
   2ff94:	mov	r4, r1
   2ff98:	strb	r5, [sp, #268]	; 0x10c
   2ff9c:	cmp	r4, #0
   2ffa0:	str	fp, [sp, #276]	; 0x114
   2ffa4:	strb	r5, [sp, #280]	; 0x118
   2ffa8:	str	r1, [sp, #284]	; 0x11c
   2ffac:	beq	306b8 <ftello64@plt+0x1f078>
   2ffb0:	ldr	r4, [sp, #272]	; 0x110
   2ffb4:	mov	r3, #0
   2ffb8:	add	r7, r7, #1
   2ffbc:	ldr	r2, [sp, #276]	; 0x114
   2ffc0:	mov	r9, r3
   2ffc4:	strb	r3, [sp, #268]	; 0x10c
   2ffc8:	add	r4, r4, r2
   2ffcc:	str	r4, [sp, #272]	; 0x110
   2ffd0:	b	300b8 <ftello64@plt+0x1ea78>
   2ffd4:	ldrb	r3, [r4]
   2ffd8:	lsr	r2, r3, #5
   2ffdc:	and	r3, r3, #31
   2ffe0:	ldr	r2, [sl, r2, lsl #2]
   2ffe4:	lsr	r3, r2, r3
   2ffe8:	tst	r3, #1
   2ffec:	beq	302b4 <ftello64@plt+0x1ec74>
   2fff0:	str	fp, [sp, #276]	; 0x114
   2fff4:	ldrb	r4, [r4]
   2fff8:	strb	r5, [sp, #268]	; 0x10c
   2fffc:	strb	r5, [sp, #280]	; 0x118
   30000:	cmp	r4, #0
   30004:	str	r4, [sp, #284]	; 0x11c
   30008:	beq	30134 <ftello64@plt+0x1eaf4>
   3000c:	ldrb	r3, [sp, #212]	; 0xd4
   30010:	cmp	r3, #0
   30014:	bne	30288 <ftello64@plt+0x1ec48>
   30018:	ldrb	r3, [sp, #200]	; 0xc8
   3001c:	ldr	r4, [sp, #216]	; 0xd8
   30020:	cmp	r3, #0
   30024:	addne	r8, sp, #204	; 0xcc
   30028:	bne	30210 <ftello64@plt+0x1ebd0>
   3002c:	ldrb	r3, [r4]
   30030:	lsr	r2, r3, #5
   30034:	and	r3, r3, #31
   30038:	ldr	r2, [sl, r2, lsl #2]
   3003c:	lsr	r3, r2, r3
   30040:	tst	r3, #1
   30044:	beq	301f8 <ftello64@plt+0x1ebb8>
   30048:	str	fp, [sp, #220]	; 0xdc
   3004c:	ldrb	r0, [r4]
   30050:	strb	r5, [sp, #212]	; 0xd4
   30054:	strb	r5, [sp, #224]	; 0xe0
   30058:	mov	r6, r0
   3005c:	str	r0, [sp, #228]	; 0xe4
   30060:	cmp	r6, #0
   30064:	beq	30280 <ftello64@plt+0x1ec40>
   30068:	ldrb	r3, [sp, #280]	; 0x118
   3006c:	cmp	r3, #0
   30070:	beq	30150 <ftello64@plt+0x1eb10>
   30074:	ldr	r0, [sp, #284]	; 0x11c
   30078:	subs	r0, r0, r6
   3007c:	movne	r0, #1
   30080:	cmp	r0, #0
   30084:	add	r2, r7, #1
   30088:	bne	30160 <ftello64@plt+0x1eb20>
   3008c:	mov	r7, r2
   30090:	ldr	r3, [sp, #216]	; 0xd8
   30094:	strb	r0, [sp, #212]	; 0xd4
   30098:	ldr	r1, [sp, #220]	; 0xdc
   3009c:	strb	r0, [sp, #268]	; 0x10c
   300a0:	ldr	r4, [sp, #272]	; 0x110
   300a4:	ldr	r2, [sp, #276]	; 0x114
   300a8:	add	r3, r3, r1
   300ac:	str	r3, [sp, #216]	; 0xd8
   300b0:	add	r4, r4, r2
   300b4:	str	r4, [sp, #272]	; 0x110
   300b8:	ldrb	r3, [sp, #256]	; 0x100
   300bc:	cmp	r3, #0
   300c0:	beq	2ffd4 <ftello64@plt+0x1e994>
   300c4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   300c8:	mov	r1, r0
   300cc:	mov	r0, r4
   300d0:	bl	2c6d8 <ftello64@plt+0x1b098>
   300d4:	mov	r2, r0
   300d8:	add	r3, sp, #260	; 0x104
   300dc:	mov	r1, r4
   300e0:	add	r0, sp, #284	; 0x11c
   300e4:	bl	2f068 <ftello64@plt+0x1da28>
   300e8:	cmn	r0, #1
   300ec:	str	r0, [sp, #276]	; 0x114
   300f0:	strbeq	r5, [sp, #268]	; 0x10c
   300f4:	streq	fp, [sp, #276]	; 0x114
   300f8:	strbeq	r9, [sp, #280]	; 0x118
   300fc:	beq	3000c <ftello64@plt+0x1e9cc>
   30100:	cmn	r0, #2
   30104:	beq	30300 <ftello64@plt+0x1ecc0>
   30108:	cmp	r0, #0
   3010c:	beq	30318 <ftello64@plt+0x1ecd8>
   30110:	ldr	r4, [sp, #284]	; 0x11c
   30114:	add	r0, sp, #260	; 0x104
   30118:	strb	r5, [sp, #280]	; 0x118
   3011c:	bl	11340 <mbsinit@plt>
   30120:	cmp	r0, #0
   30124:	strb	r5, [sp, #268]	; 0x10c
   30128:	strbne	r9, [sp, #256]	; 0x100
   3012c:	cmp	r4, #0
   30130:	bne	3000c <ftello64@plt+0x1e9cc>
   30134:	ldr	r0, [sp, #160]	; 0xa0
   30138:	b	2fd28 <ftello64@plt+0x1e6e8>
   3013c:	ldr	r0, [sp, #216]	; 0xd8
   30140:	bl	114cc <strlen@plt>
   30144:	strb	r5, [sp, #212]	; 0xd4
   30148:	str	r0, [sp, #220]	; 0xdc
   3014c:	strb	r9, [sp, #224]	; 0xe0
   30150:	ldr	r2, [sp, #220]	; 0xdc
   30154:	ldr	r3, [sp, #276]	; 0x114
   30158:	cmp	r2, r3
   3015c:	beq	3029c <ftello64@plt+0x1ec5c>
   30160:	ldr	r6, [sp, #160]	; 0xa0
   30164:	ldr	r4, [sp, #164]	; 0xa4
   30168:	mov	r3, #0
   3016c:	add	r6, r6, r4
   30170:	ldr	r2, [sp, #4]
   30174:	strb	r3, [sp, #156]	; 0x9c
   30178:	ldrb	r3, [sp, #144]	; 0x90
   3017c:	str	r6, [sp, #160]	; 0xa0
   30180:	add	r2, r2, #1
   30184:	cmp	r3, #0
   30188:	str	r2, [sp, #4]
   3018c:	addne	r4, sp, #148	; 0x94
   30190:	beq	2fe84 <ftello64@plt+0x1e844>
   30194:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30198:	mov	r1, r0
   3019c:	mov	r0, r6
   301a0:	bl	2c6d8 <ftello64@plt+0x1b098>
   301a4:	mov	r2, r0
   301a8:	mov	r3, r4
   301ac:	mov	r1, r6
   301b0:	add	r0, sp, #172	; 0xac
   301b4:	bl	2f068 <ftello64@plt+0x1da28>
   301b8:	cmn	r0, #1
   301bc:	str	r0, [sp, #164]	; 0xa4
   301c0:	beq	3037c <ftello64@plt+0x1ed3c>
   301c4:	cmn	r0, #2
   301c8:	beq	305ac <ftello64@plt+0x1ef6c>
   301cc:	cmp	r0, #0
   301d0:	bne	3057c <ftello64@plt+0x1ef3c>
   301d4:	ldr	r6, [sp, #160]	; 0xa0
   301d8:	str	fp, [sp, #164]	; 0xa4
   301dc:	ldrb	r3, [r6]
   301e0:	cmp	r3, #0
   301e4:	bne	30840 <ftello64@plt+0x1f200>
   301e8:	ldr	r6, [sp, #172]	; 0xac
   301ec:	cmp	r6, #0
   301f0:	beq	30580 <ftello64@plt+0x1ef40>
   301f4:	b	307a4 <ftello64@plt+0x1f164>
   301f8:	add	r8, sp, #204	; 0xcc
   301fc:	mov	r0, r8
   30200:	bl	11340 <mbsinit@plt>
   30204:	cmp	r0, #0
   30208:	beq	30820 <ftello64@plt+0x1f1e0>
   3020c:	strb	r5, [sp, #200]	; 0xc8
   30210:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30214:	mov	r1, r0
   30218:	mov	r0, r4
   3021c:	bl	2c6d8 <ftello64@plt+0x1b098>
   30220:	mov	r2, r0
   30224:	mov	r3, r8
   30228:	mov	r1, r4
   3022c:	add	r0, sp, #228	; 0xe4
   30230:	bl	2f068 <ftello64@plt+0x1da28>
   30234:	cmn	r0, #1
   30238:	str	r0, [sp, #220]	; 0xdc
   3023c:	strbeq	r5, [sp, #212]	; 0xd4
   30240:	streq	fp, [sp, #220]	; 0xdc
   30244:	strbeq	r9, [sp, #224]	; 0xe0
   30248:	beq	30150 <ftello64@plt+0x1eb10>
   3024c:	cmn	r0, #2
   30250:	beq	3013c <ftello64@plt+0x1eafc>
   30254:	cmp	r0, #0
   30258:	beq	3033c <ftello64@plt+0x1ecfc>
   3025c:	ldr	r6, [sp, #228]	; 0xe4
   30260:	mov	r0, r8
   30264:	strb	r5, [sp, #224]	; 0xe0
   30268:	bl	11340 <mbsinit@plt>
   3026c:	cmp	r0, #0
   30270:	strb	r5, [sp, #212]	; 0xd4
   30274:	strbne	r9, [sp, #200]	; 0xc8
   30278:	cmp	r6, #0
   3027c:	bne	30068 <ftello64@plt+0x1ea28>
   30280:	mov	r0, #0
   30284:	b	2fd28 <ftello64@plt+0x1e6e8>
   30288:	ldrb	r3, [sp, #224]	; 0xe0
   3028c:	cmp	r3, #0
   30290:	beq	30150 <ftello64@plt+0x1eb10>
   30294:	ldr	r6, [sp, #228]	; 0xe4
   30298:	b	30060 <ftello64@plt+0x1ea20>
   3029c:	ldr	r0, [sp, #216]	; 0xd8
   302a0:	ldr	r1, [sp, #272]	; 0x110
   302a4:	bl	11358 <memcmp@plt>
   302a8:	adds	r0, r0, #0
   302ac:	movne	r0, #1
   302b0:	b	30080 <ftello64@plt+0x1ea40>
   302b4:	add	r0, sp, #260	; 0x104
   302b8:	bl	11340 <mbsinit@plt>
   302bc:	cmp	r0, #0
   302c0:	beq	30820 <ftello64@plt+0x1f1e0>
   302c4:	strb	r5, [sp, #256]	; 0x100
   302c8:	b	300c4 <ftello64@plt+0x1ea84>
   302cc:	add	r7, r7, #1
   302d0:	ldr	r3, [sp, #52]	; 0x34
   302d4:	ldr	r6, [sp, #160]	; 0xa0
   302d8:	ldr	r4, [sp, #164]	; 0xa4
   302dc:	cmp	r4, r3
   302e0:	bne	30168 <ftello64@plt+0x1eb28>
   302e4:	mov	r2, r4
   302e8:	mov	r0, r6
   302ec:	ldr	r1, [sp, #48]	; 0x30
   302f0:	bl	11358 <memcmp@plt>
   302f4:	cmp	r0, #0
   302f8:	bne	30168 <ftello64@plt+0x1eb28>
   302fc:	b	2ff08 <ftello64@plt+0x1e8c8>
   30300:	ldr	r0, [sp, #272]	; 0x110
   30304:	bl	114cc <strlen@plt>
   30308:	strb	r5, [sp, #268]	; 0x10c
   3030c:	str	r0, [sp, #276]	; 0x114
   30310:	strb	r9, [sp, #280]	; 0x118
   30314:	b	3000c <ftello64@plt+0x1e9cc>
   30318:	ldr	r3, [sp, #272]	; 0x110
   3031c:	str	fp, [sp, #276]	; 0x114
   30320:	ldrb	r3, [r3]
   30324:	cmp	r3, #0
   30328:	bne	30840 <ftello64@plt+0x1f200>
   3032c:	ldr	r4, [sp, #284]	; 0x11c
   30330:	cmp	r4, #0
   30334:	beq	30114 <ftello64@plt+0x1ead4>
   30338:	b	307a4 <ftello64@plt+0x1f164>
   3033c:	ldr	r3, [sp, #216]	; 0xd8
   30340:	str	fp, [sp, #220]	; 0xdc
   30344:	ldrb	r3, [r3]
   30348:	cmp	r3, #0
   3034c:	bne	30840 <ftello64@plt+0x1f200>
   30350:	ldr	r6, [sp, #228]	; 0xe4
   30354:	cmp	r6, #0
   30358:	beq	30260 <ftello64@plt+0x1ec20>
   3035c:	b	307a4 <ftello64@plt+0x1f164>
   30360:	add	r4, sp, #148	; 0x94
   30364:	mov	r0, r4
   30368:	bl	11340 <mbsinit@plt>
   3036c:	cmp	r0, #0
   30370:	beq	30820 <ftello64@plt+0x1f1e0>
   30374:	strb	r5, [sp, #144]	; 0x90
   30378:	b	30194 <ftello64@plt+0x1eb54>
   3037c:	mov	r3, #0
   30380:	strb	r5, [sp, #156]	; 0x9c
   30384:	str	fp, [sp, #164]	; 0xa4
   30388:	strb	r3, [sp, #168]	; 0xa8
   3038c:	ldrd	r2, [sp, #4]
   30390:	cmp	r2, #9
   30394:	movls	r3, #0
   30398:	andhi	r3, r3, #1
   3039c:	cmp	r3, #0
   303a0:	beq	302cc <ftello64@plt+0x1ec8c>
   303a4:	add	r2, r2, r2, lsl #2
   303a8:	cmp	r7, r2
   303ac:	addcc	r7, r7, #1
   303b0:	strcc	r3, [sp, #8]
   303b4:	bcc	302d0 <ftello64@plt+0x1ec90>
   303b8:	ldr	r3, [sp, #24]
   303bc:	subs	r6, r7, r3
   303c0:	ldrb	r3, [sp, #100]	; 0x64
   303c4:	beq	307fc <ftello64@plt+0x1f1bc>
   303c8:	cmp	r3, #0
   303cc:	beq	305a0 <ftello64@plt+0x1ef60>
   303d0:	ldrb	r3, [sp, #112]	; 0x70
   303d4:	cmp	r3, #0
   303d8:	bne	3056c <ftello64@plt+0x1ef2c>
   303dc:	ldrb	r1, [sp, #88]	; 0x58
   303e0:	ldr	r4, [sp, #104]	; 0x68
   303e4:	mov	r2, #0
   303e8:	subs	r6, r6, #1
   303ec:	ldr	r3, [sp, #108]	; 0x6c
   303f0:	strb	r2, [sp, #100]	; 0x64
   303f4:	add	r4, r4, r3
   303f8:	mov	r9, r4
   303fc:	str	r4, [sp, #104]	; 0x68
   30400:	beq	305d0 <ftello64@plt+0x1ef90>
   30404:	cmp	r1, #0
   30408:	addne	r8, sp, #92	; 0x5c
   3040c:	bne	30484 <ftello64@plt+0x1ee44>
   30410:	ldrb	r3, [r4]
   30414:	lsr	r2, r3, #5
   30418:	and	r3, r3, #31
   3041c:	ldr	r2, [sl, r2, lsl #2]
   30420:	lsr	r3, r2, r3
   30424:	tst	r3, #1
   30428:	beq	3046c <ftello64@plt+0x1ee2c>
   3042c:	str	fp, [sp, #108]	; 0x6c
   30430:	ldrb	r3, [r4]
   30434:	strb	r5, [sp, #100]	; 0x64
   30438:	strb	r5, [sp, #112]	; 0x70
   3043c:	cmp	r3, #0
   30440:	str	r3, [sp, #116]	; 0x74
   30444:	bne	303e4 <ftello64@plt+0x1eda4>
   30448:	add	r2, sp, #256	; 0x100
   3044c:	ldr	r1, [sp, #12]
   30450:	ldr	r0, [sp, #28]
   30454:	bl	2f284 <ftello64@plt+0x1dc44>
   30458:	subs	r3, r0, #0
   3045c:	str	r3, [sp, #8]
   30460:	bne	30818 <ftello64@plt+0x1f1d8>
   30464:	ldrb	r3, [sp, #168]	; 0xa8
   30468:	b	30620 <ftello64@plt+0x1efe0>
   3046c:	add	r8, sp, #92	; 0x5c
   30470:	mov	r0, r8
   30474:	bl	11340 <mbsinit@plt>
   30478:	cmp	r0, #0
   3047c:	beq	30820 <ftello64@plt+0x1f1e0>
   30480:	strb	r5, [sp, #88]	; 0x58
   30484:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30488:	mov	r1, r0
   3048c:	mov	r0, r4
   30490:	bl	2c6d8 <ftello64@plt+0x1b098>
   30494:	mov	r2, r0
   30498:	mov	r3, r8
   3049c:	mov	r1, r4
   304a0:	add	r0, sp, #116	; 0x74
   304a4:	bl	2f068 <ftello64@plt+0x1da28>
   304a8:	cmn	r0, #1
   304ac:	str	r0, [sp, #108]	; 0x6c
   304b0:	beq	304ec <ftello64@plt+0x1eeac>
   304b4:	cmn	r0, #2
   304b8:	beq	30504 <ftello64@plt+0x1eec4>
   304bc:	cmp	r0, #0
   304c0:	beq	3053c <ftello64@plt+0x1eefc>
   304c4:	ldr	r4, [sp, #116]	; 0x74
   304c8:	mov	r0, r8
   304cc:	strb	r5, [sp, #112]	; 0x70
   304d0:	bl	11340 <mbsinit@plt>
   304d4:	cmp	r0, #0
   304d8:	bne	30524 <ftello64@plt+0x1eee4>
   304dc:	cmp	r4, #0
   304e0:	strb	r5, [sp, #100]	; 0x64
   304e4:	bne	303dc <ftello64@plt+0x1ed9c>
   304e8:	b	30448 <ftello64@plt+0x1ee08>
   304ec:	mov	r3, #0
   304f0:	ldrb	r1, [sp, #88]	; 0x58
   304f4:	str	fp, [sp, #108]	; 0x6c
   304f8:	strb	r3, [sp, #112]	; 0x70
   304fc:	ldr	r4, [sp, #104]	; 0x68
   30500:	b	303e4 <ftello64@plt+0x1eda4>
   30504:	ldr	r4, [sp, #104]	; 0x68
   30508:	mov	r0, r4
   3050c:	bl	114cc <strlen@plt>
   30510:	mov	r3, #0
   30514:	ldrb	r1, [sp, #88]	; 0x58
   30518:	str	r0, [sp, #108]	; 0x6c
   3051c:	strb	r3, [sp, #112]	; 0x70
   30520:	b	303e4 <ftello64@plt+0x1eda4>
   30524:	mov	r1, #0
   30528:	cmp	r4, r1
   3052c:	strb	r1, [sp, #88]	; 0x58
   30530:	strb	r5, [sp, #100]	; 0x64
   30534:	bne	303e0 <ftello64@plt+0x1eda0>
   30538:	b	30448 <ftello64@plt+0x1ee08>
   3053c:	ldr	r4, [sp, #104]	; 0x68
   30540:	str	fp, [sp, #108]	; 0x6c
   30544:	ldrb	r3, [r4]
   30548:	cmp	r3, #0
   3054c:	bne	30840 <ftello64@plt+0x1f200>
   30550:	ldr	r4, [sp, #116]	; 0x74
   30554:	cmp	r4, #0
   30558:	beq	304c8 <ftello64@plt+0x1ee88>
   3055c:	b	307a4 <ftello64@plt+0x1f164>
   30560:	mov	r0, r4
   30564:	mov	sl, r5
   30568:	b	2fc40 <ftello64@plt+0x1e600>
   3056c:	ldr	r3, [sp, #116]	; 0x74
   30570:	cmp	r3, #0
   30574:	bne	303dc <ftello64@plt+0x1ed9c>
   30578:	b	30448 <ftello64@plt+0x1ee08>
   3057c:	ldr	r6, [sp, #172]	; 0xac
   30580:	mov	r0, r4
   30584:	strb	r5, [sp, #168]	; 0xa8
   30588:	bl	11340 <mbsinit@plt>
   3058c:	cmp	r0, #0
   30590:	strb	r5, [sp, #156]	; 0x9c
   30594:	movne	r3, #0
   30598:	strbne	r3, [sp, #144]	; 0x90
   3059c:	b	2feb4 <ftello64@plt+0x1e874>
   305a0:	ldrb	r1, [sp, #88]	; 0x58
   305a4:	ldr	r4, [sp, #104]	; 0x68
   305a8:	b	30404 <ftello64@plt+0x1edc4>
   305ac:	ldr	r0, [sp, #160]	; 0xa0
   305b0:	bl	114cc <strlen@plt>
   305b4:	mov	r3, #0
   305b8:	strb	r5, [sp, #156]	; 0x9c
   305bc:	str	r0, [sp, #164]	; 0xa4
   305c0:	strb	r3, [sp, #168]	; 0xa8
   305c4:	b	3038c <ftello64@plt+0x1ed4c>
   305c8:	ldrb	r1, [sp, #88]	; 0x58
   305cc:	ldr	r9, [sp, #104]	; 0x68
   305d0:	cmp	r1, #0
   305d4:	addne	r8, sp, #92	; 0x5c
   305d8:	bne	306d4 <ftello64@plt+0x1f094>
   305dc:	ldrb	r3, [r9]
   305e0:	lsr	r2, r3, #5
   305e4:	and	r3, r3, #31
   305e8:	ldr	r2, [sl, r2, lsl #2]
   305ec:	lsr	r3, r2, r3
   305f0:	tst	r3, #1
   305f4:	beq	306bc <ftello64@plt+0x1f07c>
   305f8:	str	fp, [sp, #108]	; 0x6c
   305fc:	ldrb	r4, [r9]
   30600:	strb	r5, [sp, #100]	; 0x64
   30604:	strb	r5, [sp, #112]	; 0x70
   30608:	str	r4, [sp, #116]	; 0x74
   3060c:	cmp	r4, #0
   30610:	beq	30448 <ftello64@plt+0x1ee08>
   30614:	ldrb	r3, [sp, #168]	; 0xa8
   30618:	mov	r2, #1
   3061c:	str	r2, [sp, #8]
   30620:	cmp	r3, #0
   30624:	add	r3, r7, #1
   30628:	str	r7, [sp, #24]
   3062c:	mov	r7, r3
   30630:	bne	2feec <ftello64@plt+0x1e8ac>
   30634:	b	302d0 <ftello64@plt+0x1ec90>
   30638:	add	r0, sp, #260	; 0x104
   3063c:	bl	11340 <mbsinit@plt>
   30640:	cmp	r0, #0
   30644:	beq	30820 <ftello64@plt+0x1f1e0>
   30648:	strb	r5, [sp, #256]	; 0x100
   3064c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30650:	ldr	r4, [sp, #12]
   30654:	mov	r1, r0
   30658:	mov	r0, r4
   3065c:	bl	2c6d8 <ftello64@plt+0x1b098>
   30660:	mov	r2, r0
   30664:	add	r3, sp, #260	; 0x104
   30668:	mov	r1, r4
   3066c:	add	r0, sp, #284	; 0x11c
   30670:	bl	2f068 <ftello64@plt+0x1da28>
   30674:	cmn	r0, #1
   30678:	str	r0, [sp, #276]	; 0x114
   3067c:	beq	30738 <ftello64@plt+0x1f0f8>
   30680:	cmn	r0, #2
   30684:	beq	30748 <ftello64@plt+0x1f108>
   30688:	cmp	r0, #0
   3068c:	beq	30760 <ftello64@plt+0x1f120>
   30690:	ldr	r4, [sp, #284]	; 0x11c
   30694:	add	r0, sp, #260	; 0x104
   30698:	strb	r5, [sp, #280]	; 0x118
   3069c:	bl	11340 <mbsinit@plt>
   306a0:	cmp	r0, #0
   306a4:	strb	r5, [sp, #268]	; 0x10c
   306a8:	movne	r3, #0
   306ac:	strbne	r3, [sp, #256]	; 0x100
   306b0:	cmp	r4, #0
   306b4:	bne	2ffb0 <ftello64@plt+0x1e970>
   306b8:	bl	1161c <abort@plt>
   306bc:	add	r8, sp, #92	; 0x5c
   306c0:	mov	r0, r8
   306c4:	bl	11340 <mbsinit@plt>
   306c8:	cmp	r0, #0
   306cc:	beq	30820 <ftello64@plt+0x1f1e0>
   306d0:	strb	r5, [sp, #88]	; 0x58
   306d4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   306d8:	mov	r1, r0
   306dc:	mov	r0, r9
   306e0:	bl	2c6d8 <ftello64@plt+0x1b098>
   306e4:	mov	r2, r0
   306e8:	mov	r3, r8
   306ec:	mov	r1, r9
   306f0:	add	r0, sp, #116	; 0x74
   306f4:	bl	2f068 <ftello64@plt+0x1da28>
   306f8:	cmn	r0, #1
   306fc:	str	r0, [sp, #108]	; 0x6c
   30700:	beq	307c4 <ftello64@plt+0x1f184>
   30704:	cmn	r0, #2
   30708:	beq	307a8 <ftello64@plt+0x1f168>
   3070c:	cmp	r0, #0
   30710:	beq	307d8 <ftello64@plt+0x1f198>
   30714:	ldr	r4, [sp, #116]	; 0x74
   30718:	mov	r0, r8
   3071c:	strb	r5, [sp, #112]	; 0x70
   30720:	bl	11340 <mbsinit@plt>
   30724:	cmp	r0, #0
   30728:	strb	r5, [sp, #100]	; 0x64
   3072c:	movne	r3, #0
   30730:	strbne	r3, [sp, #88]	; 0x58
   30734:	b	3060c <ftello64@plt+0x1efcc>
   30738:	str	fp, [sp, #276]	; 0x114
   3073c:	strb	r6, [sp, #280]	; 0x118
   30740:	ldr	r4, [sp, #272]	; 0x110
   30744:	b	2ffb4 <ftello64@plt+0x1e974>
   30748:	ldr	r4, [sp, #272]	; 0x110
   3074c:	mov	r0, r4
   30750:	bl	114cc <strlen@plt>
   30754:	str	r0, [sp, #276]	; 0x114
   30758:	strb	r6, [sp, #280]	; 0x118
   3075c:	b	2ffb4 <ftello64@plt+0x1e974>
   30760:	ldr	r4, [sp, #272]	; 0x110
   30764:	str	fp, [sp, #276]	; 0x114
   30768:	ldrb	r3, [r4]
   3076c:	cmp	r3, #0
   30770:	bne	30840 <ftello64@plt+0x1f200>
   30774:	ldr	r4, [sp, #284]	; 0x11c
   30778:	cmp	r4, #0
   3077c:	beq	30694 <ftello64@plt+0x1f054>
   30780:	b	307a4 <ftello64@plt+0x1f164>
   30784:	ldr	r3, [sp, #48]	; 0x30
   30788:	str	r6, [sp, #52]	; 0x34
   3078c:	ldrb	r3, [r3]
   30790:	cmp	r3, #0
   30794:	bne	30840 <ftello64@plt+0x1f200>
   30798:	ldr	r5, [sp, #60]	; 0x3c
   3079c:	cmp	r5, #0
   307a0:	beq	2fcfc <ftello64@plt+0x1e6bc>
   307a4:	bl	2f25c <ftello64@plt+0x1dc1c>
   307a8:	ldr	r0, [sp, #104]	; 0x68
   307ac:	bl	114cc <strlen@plt>
   307b0:	mov	r3, #0
   307b4:	strb	r5, [sp, #100]	; 0x64
   307b8:	str	r0, [sp, #108]	; 0x6c
   307bc:	strb	r3, [sp, #112]	; 0x70
   307c0:	b	30614 <ftello64@plt+0x1efd4>
   307c4:	mov	r3, #0
   307c8:	strb	r5, [sp, #100]	; 0x64
   307cc:	str	fp, [sp, #108]	; 0x6c
   307d0:	strb	r3, [sp, #112]	; 0x70
   307d4:	b	30614 <ftello64@plt+0x1efd4>
   307d8:	ldr	r4, [sp, #104]	; 0x68
   307dc:	str	fp, [sp, #108]	; 0x6c
   307e0:	ldrb	r3, [r4]
   307e4:	cmp	r3, #0
   307e8:	bne	30840 <ftello64@plt+0x1f200>
   307ec:	ldr	r4, [sp, #116]	; 0x74
   307f0:	cmp	r4, #0
   307f4:	beq	30718 <ftello64@plt+0x1f0d8>
   307f8:	b	307a4 <ftello64@plt+0x1f164>
   307fc:	cmp	r3, #0
   30800:	beq	305c8 <ftello64@plt+0x1ef88>
   30804:	ldrb	r3, [sp, #112]	; 0x70
   30808:	cmp	r3, #0
   3080c:	ldrne	r4, [sp, #116]	; 0x74
   30810:	beq	30614 <ftello64@plt+0x1efd4>
   30814:	b	3060c <ftello64@plt+0x1efcc>
   30818:	ldr	r0, [sp, #256]	; 0x100
   3081c:	b	2fd28 <ftello64@plt+0x1e6e8>
   30820:	movw	r3, #9788	; 0x263c
   30824:	movt	r3, #3
   30828:	movw	r1, #7916	; 0x1eec
   3082c:	movt	r1, #3
   30830:	movw	r0, #7952	; 0x1f10
   30834:	movt	r0, #3
   30838:	mov	r2, #143	; 0x8f
   3083c:	bl	11634 <__assert_fail@plt>
   30840:	movw	r3, #9788	; 0x263c
   30844:	movt	r3, #3
   30848:	movw	r1, #7916	; 0x1eec
   3084c:	movt	r1, #3
   30850:	movw	r0, #7976	; 0x1f28
   30854:	movt	r0, #3
   30858:	mov	r2, #171	; 0xab
   3085c:	bl	11634 <__assert_fail@plt>
   30860:	umull	r2, r3, r1, r2
   30864:	cmp	r3, #0
   30868:	bne	30874 <ftello64@plt+0x1f234>
   3086c:	mov	r1, r2
   30870:	b	2eb50 <ftello64@plt+0x1d510>
   30874:	str	r4, [sp, #-8]!
   30878:	str	lr, [sp, #4]
   3087c:	bl	114e4 <__errno_location@plt>
   30880:	mov	r3, #12
   30884:	ldr	r4, [sp]
   30888:	add	sp, sp, #4
   3088c:	str	r3, [r0]
   30890:	mov	r0, #0
   30894:	pop	{pc}		; (ldr pc, [sp], #4)
   30898:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3089c:	mov	r5, #0
   308a0:	strd	r6, [sp, #8]
   308a4:	mov	r7, r0
   308a8:	mov	r6, r2
   308ac:	strd	r8, [sp, #16]
   308b0:	strd	sl, [sp, #24]
   308b4:	mov	fp, r1
   308b8:	mov	r1, r5
   308bc:	str	lr, [sp, #32]
   308c0:	sub	sp, sp, #4096	; 0x1000
   308c4:	sub	sp, sp, #36	; 0x24
   308c8:	add	r4, sp, #32
   308cc:	str	r5, [sp]
   308d0:	str	r3, [sp, #8]
   308d4:	mov	r3, r5
   308d8:	str	r0, [sp, #12]
   308dc:	mov	r0, r2
   308e0:	mov	r2, r5
   308e4:	bl	112a4 <iconv@plt>
   308e8:	cmp	fp, r5
   308ec:	str	r7, [r4, #-16]
   308f0:	str	fp, [r4, #-12]
   308f4:	beq	30b00 <ftello64@plt+0x1f4c0>
   308f8:	add	r8, sp, #24
   308fc:	add	r9, sp, #20
   30900:	add	r7, sp, #28
   30904:	mov	sl, #4096	; 0x1000
   30908:	b	30920 <ftello64@plt+0x1f2e0>
   3090c:	ldrd	r2, [r4, #-12]
   30910:	sub	r3, r3, r4
   30914:	cmp	r2, #0
   30918:	add	r5, r5, r3
   3091c:	beq	3095c <ftello64@plt+0x1f31c>
   30920:	mov	r3, r8
   30924:	mov	r2, r9
   30928:	str	r7, [sp]
   3092c:	add	r1, sp, #16
   30930:	mov	r0, r6
   30934:	stmdb	r4, {r4, sl}
   30938:	bl	112a4 <iconv@plt>
   3093c:	cmn	r0, #1
   30940:	bne	3090c <ftello64@plt+0x1f2cc>
   30944:	bl	114e4 <__errno_location@plt>
   30948:	ldr	r3, [r0]
   3094c:	cmp	r3, #7
   30950:	beq	3090c <ftello64@plt+0x1f2cc>
   30954:	cmp	r3, #22
   30958:	bne	30af8 <ftello64@plt+0x1f4b8>
   3095c:	mov	ip, #4096	; 0x1000
   30960:	mov	r2, #0
   30964:	str	r7, [sp]
   30968:	mov	r1, r2
   3096c:	mov	r3, r8
   30970:	mov	r0, r6
   30974:	stmdb	r4, {r4, ip}
   30978:	bl	112a4 <iconv@plt>
   3097c:	cmn	r0, #1
   30980:	beq	30af8 <ftello64@plt+0x1f4b8>
   30984:	ldr	r3, [r4, #-8]
   30988:	sub	r3, r3, r4
   3098c:	adds	r5, r3, r5
   30990:	beq	30ae0 <ftello64@plt+0x1f4a0>
   30994:	ldr	r3, [sp, #8]
   30998:	ldr	sl, [r3]
   3099c:	cmp	sl, #0
   309a0:	beq	30a9c <ftello64@plt+0x1f45c>
   309a4:	add	r3, sp, #4160	; 0x1040
   309a8:	add	r3, r3, #8
   309ac:	ldr	r3, [r3]
   309b0:	ldr	r3, [r3]
   309b4:	cmp	r3, r5
   309b8:	bcc	30a9c <ftello64@plt+0x1f45c>
   309bc:	mov	r3, #0
   309c0:	mov	r0, r6
   309c4:	mov	r2, r3
   309c8:	mov	r1, r3
   309cc:	str	r3, [sp]
   309d0:	bl	112a4 <iconv@plt>
   309d4:	ldr	r3, [sp, #12]
   309d8:	cmp	fp, #0
   309dc:	str	r3, [r4, #-12]
   309e0:	str	fp, [r4, #-8]
   309e4:	str	sl, [r4, #-4]
   309e8:	str	r5, [r4]
   309ec:	beq	30a34 <ftello64@plt+0x1f3f4>
   309f0:	add	r9, sp, #20
   309f4:	b	30a04 <ftello64@plt+0x1f3c4>
   309f8:	ldr	r3, [r4, #-8]
   309fc:	cmp	r3, #0
   30a00:	beq	30a34 <ftello64@plt+0x1f3f4>
   30a04:	mov	r3, r7
   30a08:	mov	r2, r8
   30a0c:	str	r4, [sp]
   30a10:	mov	r1, r9
   30a14:	mov	r0, r6
   30a18:	bl	112a4 <iconv@plt>
   30a1c:	cmn	r0, #1
   30a20:	bne	309f8 <ftello64@plt+0x1f3b8>
   30a24:	bl	114e4 <__errno_location@plt>
   30a28:	ldr	r3, [r0]
   30a2c:	cmp	r3, #22
   30a30:	bne	30ac0 <ftello64@plt+0x1f480>
   30a34:	mov	r2, #0
   30a38:	mov	r3, r7
   30a3c:	str	r4, [sp]
   30a40:	mov	r0, r6
   30a44:	mov	r1, r2
   30a48:	bl	112a4 <iconv@plt>
   30a4c:	cmn	r0, #1
   30a50:	beq	30ac0 <ftello64@plt+0x1f480>
   30a54:	ldr	r3, [r4]
   30a58:	cmp	r3, #0
   30a5c:	bne	30b10 <ftello64@plt+0x1f4d0>
   30a60:	ldr	r2, [sp, #8]
   30a64:	str	sl, [r2]
   30a68:	add	r2, sp, #4160	; 0x1040
   30a6c:	add	r2, r2, #8
   30a70:	ldr	r2, [r2]
   30a74:	str	r5, [r2]
   30a78:	mov	r0, r3
   30a7c:	add	sp, sp, #4096	; 0x1000
   30a80:	add	sp, sp, #36	; 0x24
   30a84:	ldrd	r4, [sp]
   30a88:	ldrd	r6, [sp, #8]
   30a8c:	ldrd	r8, [sp, #16]
   30a90:	ldrd	sl, [sp, #24]
   30a94:	add	sp, sp, #32
   30a98:	pop	{pc}		; (ldr pc, [sp], #4)
   30a9c:	mov	r0, r5
   30aa0:	bl	2eb14 <ftello64@plt+0x1d4d4>
   30aa4:	subs	sl, r0, #0
   30aa8:	bne	309bc <ftello64@plt+0x1f37c>
   30aac:	bl	114e4 <__errno_location@plt>
   30ab0:	mov	r2, #12
   30ab4:	mvn	r3, #0
   30ab8:	str	r2, [r0]
   30abc:	b	30a78 <ftello64@plt+0x1f438>
   30ac0:	ldr	r3, [sp, #8]
   30ac4:	ldr	r3, [r3]
   30ac8:	cmp	r3, sl
   30acc:	beq	30af8 <ftello64@plt+0x1f4b8>
   30ad0:	mov	r0, sl
   30ad4:	bl	15568 <ftello64@plt+0x3f28>
   30ad8:	mvn	r3, #0
   30adc:	b	30a78 <ftello64@plt+0x1f438>
   30ae0:	add	r2, sp, #4160	; 0x1040
   30ae4:	mov	r3, r5
   30ae8:	add	r2, r2, #8
   30aec:	ldr	r2, [r2]
   30af0:	str	r5, [r2]
   30af4:	b	30a78 <ftello64@plt+0x1f438>
   30af8:	mvn	r3, #0
   30afc:	b	30a78 <ftello64@plt+0x1f438>
   30b00:	mov	r5, fp
   30b04:	add	r8, sp, #24
   30b08:	add	r7, sp, #28
   30b0c:	b	3095c <ftello64@plt+0x1f31c>
   30b10:	bl	1161c <abort@plt>
   30b14:	strd	r4, [sp, #-32]!	; 0xffffffe0
   30b18:	strd	r6, [sp, #8]
   30b1c:	strd	r8, [sp, #16]
   30b20:	mov	r8, r1
   30b24:	str	sl, [sp, #24]
   30b28:	str	lr, [sp, #28]
   30b2c:	sub	sp, sp, #24
   30b30:	str	r0, [sp, #8]
   30b34:	bl	114cc <strlen@plt>
   30b38:	cmp	r0, #4096	; 0x1000
   30b3c:	mov	r4, r0
   30b40:	str	r0, [sp, #12]
   30b44:	lslcc	r4, r0, #4
   30b48:	add	r7, r4, #1
   30b4c:	mov	r0, r7
   30b50:	bl	2eb14 <ftello64@plt+0x1d4d4>
   30b54:	subs	r6, r0, #0
   30b58:	beq	30cf0 <ftello64@plt+0x1f6b0>
   30b5c:	mov	r0, #0
   30b60:	add	r9, sp, #20
   30b64:	mov	r3, r0
   30b68:	mov	r2, r0
   30b6c:	mov	r1, r0
   30b70:	str	r0, [sp]
   30b74:	mov	r0, r8
   30b78:	bl	112a4 <iconv@plt>
   30b7c:	str	r6, [sp, #16]
   30b80:	str	r4, [sp, #20]
   30b84:	b	30be4 <ftello64@plt+0x1f5a4>
   30b88:	bl	114e4 <__errno_location@plt>
   30b8c:	mov	sl, r0
   30b90:	mov	r1, r4
   30b94:	ldr	r3, [sl]
   30b98:	mov	r0, r6
   30b9c:	cmp	r3, #22
   30ba0:	beq	30c60 <ftello64@plt+0x1f620>
   30ba4:	cmp	r3, #7
   30ba8:	bne	30cc4 <ftello64@plt+0x1f684>
   30bac:	ldr	r5, [sp, #16]
   30bb0:	cmp	r7, r4
   30bb4:	mov	r7, r4
   30bb8:	sub	r5, r5, r6
   30bbc:	bcs	30cbc <ftello64@plt+0x1f67c>
   30bc0:	bl	2eb50 <ftello64@plt+0x1d510>
   30bc4:	sub	r4, r4, #1
   30bc8:	cmp	r0, #0
   30bcc:	add	r3, r0, r5
   30bd0:	sub	r4, r4, r5
   30bd4:	beq	30cbc <ftello64@plt+0x1f67c>
   30bd8:	mov	r6, r0
   30bdc:	str	r3, [sp, #16]
   30be0:	str	r4, [sp, #20]
   30be4:	add	r3, sp, #16
   30be8:	add	r2, sp, #12
   30bec:	str	r9, [sp]
   30bf0:	add	r1, sp, #8
   30bf4:	mov	r0, r8
   30bf8:	lsl	r4, r7, #1
   30bfc:	bl	112a4 <iconv@plt>
   30c00:	cmn	r0, #1
   30c04:	beq	30b88 <ftello64@plt+0x1f548>
   30c08:	b	30c60 <ftello64@plt+0x1f620>
   30c0c:	bl	114e4 <__errno_location@plt>
   30c10:	mov	sl, r0
   30c14:	mov	r1, r4
   30c18:	ldr	r3, [sl]
   30c1c:	mov	r0, r6
   30c20:	cmp	r3, #7
   30c24:	bne	30cc4 <ftello64@plt+0x1f684>
   30c28:	ldr	r5, [sp, #16]
   30c2c:	cmp	r7, r4
   30c30:	mov	r7, r4
   30c34:	sub	r5, r5, r6
   30c38:	bcs	30cbc <ftello64@plt+0x1f67c>
   30c3c:	bl	2eb50 <ftello64@plt+0x1d510>
   30c40:	sub	r4, r4, #1
   30c44:	cmp	r0, #0
   30c48:	add	r3, r0, r5
   30c4c:	sub	r4, r4, r5
   30c50:	beq	30cbc <ftello64@plt+0x1f67c>
   30c54:	mov	r6, r0
   30c58:	str	r3, [sp, #16]
   30c5c:	str	r4, [sp, #20]
   30c60:	mov	r2, #0
   30c64:	add	r3, sp, #16
   30c68:	str	r9, [sp]
   30c6c:	mov	r1, r2
   30c70:	mov	r0, r8
   30c74:	lsl	r4, r7, #1
   30c78:	bl	112a4 <iconv@plt>
   30c7c:	cmn	r0, #1
   30c80:	beq	30c0c <ftello64@plt+0x1f5cc>
   30c84:	ldr	r3, [sp, #16]
   30c88:	mov	r2, #0
   30c8c:	add	r1, r3, #1
   30c90:	str	r1, [sp, #16]
   30c94:	strb	r2, [r3]
   30c98:	ldr	r1, [sp, #16]
   30c9c:	sub	r1, r1, r6
   30ca0:	cmp	r7, r1
   30ca4:	bls	30cd0 <ftello64@plt+0x1f690>
   30ca8:	mov	r0, r6
   30cac:	bl	2eb50 <ftello64@plt+0x1d510>
   30cb0:	cmp	r0, #0
   30cb4:	movne	r6, r0
   30cb8:	b	30cd0 <ftello64@plt+0x1f690>
   30cbc:	mov	r3, #12
   30cc0:	str	r3, [sl]
   30cc4:	mov	r0, r6
   30cc8:	mov	r6, #0
   30ccc:	bl	15568 <ftello64@plt+0x3f28>
   30cd0:	mov	r0, r6
   30cd4:	add	sp, sp, #24
   30cd8:	ldrd	r4, [sp]
   30cdc:	ldrd	r6, [sp, #8]
   30ce0:	ldrd	r8, [sp, #16]
   30ce4:	ldr	sl, [sp, #24]
   30ce8:	add	sp, sp, #28
   30cec:	pop	{pc}		; (ldr pc, [sp], #4)
   30cf0:	bl	114e4 <__errno_location@plt>
   30cf4:	mov	r3, #12
   30cf8:	str	r3, [r0]
   30cfc:	b	30cd0 <ftello64@plt+0x1f690>
   30d00:	strd	r4, [sp, #-16]!
   30d04:	mov	r4, r0
   30d08:	str	r6, [sp, #8]
   30d0c:	str	lr, [sp, #12]
   30d10:	ldrb	r3, [r0]
   30d14:	cmp	r3, #0
   30d18:	beq	30d38 <ftello64@plt+0x1f6f8>
   30d1c:	mov	r6, r1
   30d20:	mov	r1, r2
   30d24:	mov	r0, r6
   30d28:	mov	r5, r2
   30d2c:	bl	2eba8 <ftello64@plt+0x1d568>
   30d30:	cmp	r0, #0
   30d34:	bne	30d5c <ftello64@plt+0x1f71c>
   30d38:	mov	r0, r4
   30d3c:	bl	11388 <strdup@plt>
   30d40:	subs	r4, r0, #0
   30d44:	beq	30dac <ftello64@plt+0x1f76c>
   30d48:	mov	r0, r4
   30d4c:	ldrd	r4, [sp]
   30d50:	ldr	r6, [sp, #8]
   30d54:	add	sp, sp, #12
   30d58:	pop	{pc}		; (ldr pc, [sp], #4)
   30d5c:	mov	r0, r5
   30d60:	mov	r1, r6
   30d64:	bl	11448 <iconv_open@plt>
   30d68:	cmn	r0, #1
   30d6c:	mov	r5, r0
   30d70:	moveq	r4, #0
   30d74:	beq	30d48 <ftello64@plt+0x1f708>
   30d78:	mov	r0, r4
   30d7c:	mov	r1, r5
   30d80:	bl	30b14 <ftello64@plt+0x1f4d4>
   30d84:	subs	r4, r0, #0
   30d88:	beq	30dbc <ftello64@plt+0x1f77c>
   30d8c:	mov	r0, r5
   30d90:	bl	1128c <iconv_close@plt>
   30d94:	cmp	r0, #0
   30d98:	bge	30d48 <ftello64@plt+0x1f708>
   30d9c:	mov	r0, r4
   30da0:	mov	r4, #0
   30da4:	bl	15568 <ftello64@plt+0x3f28>
   30da8:	b	30d48 <ftello64@plt+0x1f708>
   30dac:	bl	114e4 <__errno_location@plt>
   30db0:	mov	r3, #12
   30db4:	str	r3, [r0]
   30db8:	b	30d48 <ftello64@plt+0x1f708>
   30dbc:	bl	114e4 <__errno_location@plt>
   30dc0:	mov	r6, r0
   30dc4:	mov	r0, r5
   30dc8:	ldr	r5, [r6]
   30dcc:	bl	1128c <iconv_close@plt>
   30dd0:	str	r5, [r6]
   30dd4:	b	30d48 <ftello64@plt+0x1f708>
   30dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   30ddc:	sub	sp, sp, #268	; 0x10c
   30de0:	movw	r2, #257	; 0x101
   30de4:	add	r1, sp, #4
   30de8:	bl	310bc <ftello64@plt+0x1fa7c>
   30dec:	cmp	r0, #0
   30df0:	movne	r0, #0
   30df4:	bne	30e28 <ftello64@plt+0x1f7e8>
   30df8:	movw	r1, #9808	; 0x2650
   30dfc:	movt	r1, #3
   30e00:	add	r0, sp, #4
   30e04:	bl	112b0 <strcmp@plt>
   30e08:	cmp	r0, #0
   30e0c:	beq	30e28 <ftello64@plt+0x1f7e8>
   30e10:	add	r0, sp, #4
   30e14:	movw	r1, #9812	; 0x2654
   30e18:	movt	r1, #3
   30e1c:	bl	112b0 <strcmp@plt>
   30e20:	adds	r0, r0, #0
   30e24:	movne	r0, #1
   30e28:	add	sp, sp, #268	; 0x10c
   30e2c:	pop	{pc}		; (ldr pc, [sp], #4)
   30e30:	adds	r3, r0, #16
   30e34:	bmi	30e80 <ftello64@plt+0x1f840>
   30e38:	cmp	r3, r0
   30e3c:	bcc	30e80 <ftello64@plt+0x1f840>
   30e40:	mov	r0, r3
   30e44:	str	r4, [sp, #-8]!
   30e48:	str	lr, [sp, #4]
   30e4c:	bl	1143c <malloc@plt>
   30e50:	cmp	r0, #0
   30e54:	moveq	r0, #0
   30e58:	beq	30e74 <ftello64@plt+0x1f834>
   30e5c:	add	r3, r0, #8
   30e60:	rsb	r2, r0, #8
   30e64:	bic	r3, r3, #15
   30e68:	add	r3, r3, r2
   30e6c:	add	r0, r0, r3
   30e70:	strb	r3, [r0, #-1]
   30e74:	ldr	r4, [sp]
   30e78:	add	sp, sp, #4
   30e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   30e80:	mov	r0, #0
   30e84:	bx	lr
   30e88:	tst	r0, #7
   30e8c:	bne	30ea4 <ftello64@plt+0x1f864>
   30e90:	tst	r0, #8
   30e94:	bxeq	lr
   30e98:	ldrb	r3, [r0, #-1]
   30e9c:	sub	r0, r0, r3
   30ea0:	b	15568 <ftello64@plt+0x3f28>
   30ea4:	str	r4, [sp, #-8]!
   30ea8:	str	lr, [sp, #4]
   30eac:	bl	1161c <abort@plt>
   30eb0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   30eb4:	mov	r4, r0
   30eb8:	strd	r6, [sp, #8]
   30ebc:	str	r8, [sp, #16]
   30ec0:	str	lr, [sp, #20]
   30ec4:	sub	sp, sp, #56	; 0x38
   30ec8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30ecc:	cmp	r0, #1
   30ed0:	bhi	30efc <ftello64@plt+0x1f8bc>
   30ed4:	mov	r0, r4
   30ed8:	bl	114cc <strlen@plt>
   30edc:	mov	r5, r0
   30ee0:	mov	r0, r5
   30ee4:	add	sp, sp, #56	; 0x38
   30ee8:	ldrd	r4, [sp]
   30eec:	ldrd	r6, [sp, #8]
   30ef0:	ldr	r8, [sp, #16]
   30ef4:	add	sp, sp, #20
   30ef8:	pop	{pc}		; (ldr pc, [sp], #4)
   30efc:	mov	r3, #0
   30f00:	mov	r0, #0
   30f04:	mov	r1, #0
   30f08:	movw	r7, #9756	; 0x261c
   30f0c:	movt	r7, #3
   30f10:	mov	r5, r3
   30f14:	strb	r3, [sp]
   30f18:	mov	r6, #1
   30f1c:	strd	r0, [sp, #4]
   30f20:	strb	r3, [sp, #12]
   30f24:	str	r4, [sp, #16]
   30f28:	b	30f80 <ftello64@plt+0x1f940>
   30f2c:	ldrb	r3, [r4]
   30f30:	lsr	r2, r3, #5
   30f34:	and	r3, r3, #31
   30f38:	ldr	r2, [r7, r2, lsl #2]
   30f3c:	lsr	r3, r2, r3
   30f40:	tst	r3, #1
   30f44:	beq	30ff0 <ftello64@plt+0x1f9b0>
   30f48:	str	r6, [sp, #20]
   30f4c:	ldrb	r3, [r4]
   30f50:	strb	r6, [sp, #24]
   30f54:	mov	r4, r3
   30f58:	str	r3, [sp, #28]
   30f5c:	cmp	r4, #0
   30f60:	beq	30ee0 <ftello64@plt+0x1f8a0>
   30f64:	ldr	r4, [sp, #16]
   30f68:	mov	r2, #0
   30f6c:	add	r5, r5, #1
   30f70:	ldr	r3, [sp, #20]
   30f74:	strb	r2, [sp, #12]
   30f78:	add	r4, r4, r3
   30f7c:	str	r4, [sp, #16]
   30f80:	ldrb	r3, [sp]
   30f84:	cmp	r3, #0
   30f88:	addne	r8, sp, #4
   30f8c:	beq	30f2c <ftello64@plt+0x1f8ec>
   30f90:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   30f94:	mov	r1, r0
   30f98:	mov	r0, r4
   30f9c:	bl	2c6d8 <ftello64@plt+0x1b098>
   30fa0:	mov	r2, r0
   30fa4:	mov	r3, r8
   30fa8:	mov	r1, r4
   30fac:	add	r0, sp, #28
   30fb0:	bl	2f068 <ftello64@plt+0x1da28>
   30fb4:	cmn	r0, #1
   30fb8:	str	r0, [sp, #20]
   30fbc:	beq	3100c <ftello64@plt+0x1f9cc>
   30fc0:	cmn	r0, #2
   30fc4:	beq	31020 <ftello64@plt+0x1f9e0>
   30fc8:	cmp	r0, #0
   30fcc:	beq	3103c <ftello64@plt+0x1f9fc>
   30fd0:	ldr	r4, [sp, #28]
   30fd4:	mov	r0, r8
   30fd8:	strb	r6, [sp, #24]
   30fdc:	bl	11340 <mbsinit@plt>
   30fe0:	cmp	r0, #0
   30fe4:	movne	r3, #0
   30fe8:	strbne	r3, [sp]
   30fec:	b	30f5c <ftello64@plt+0x1f91c>
   30ff0:	add	r8, sp, #4
   30ff4:	mov	r0, r8
   30ff8:	bl	11340 <mbsinit@plt>
   30ffc:	cmp	r0, #0
   31000:	beq	3107c <ftello64@plt+0x1fa3c>
   31004:	strb	r6, [sp]
   31008:	b	30f90 <ftello64@plt+0x1f950>
   3100c:	mov	r3, #0
   31010:	str	r6, [sp, #20]
   31014:	ldr	r4, [sp, #16]
   31018:	strb	r3, [sp, #24]
   3101c:	b	30f68 <ftello64@plt+0x1f928>
   31020:	ldr	r4, [sp, #16]
   31024:	mov	r0, r4
   31028:	bl	114cc <strlen@plt>
   3102c:	mov	r3, #0
   31030:	str	r0, [sp, #20]
   31034:	strb	r3, [sp, #24]
   31038:	b	30f68 <ftello64@plt+0x1f928>
   3103c:	ldr	r4, [sp, #16]
   31040:	str	r6, [sp, #20]
   31044:	ldrb	r3, [r4]
   31048:	cmp	r3, #0
   3104c:	bne	3109c <ftello64@plt+0x1fa5c>
   31050:	ldr	r4, [sp, #28]
   31054:	cmp	r4, #0
   31058:	beq	30fd4 <ftello64@plt+0x1f994>
   3105c:	movw	r3, #9820	; 0x265c
   31060:	movt	r3, #3
   31064:	movw	r1, #7916	; 0x1eec
   31068:	movt	r1, #3
   3106c:	movw	r0, #7932	; 0x1efc
   31070:	movt	r0, #3
   31074:	mov	r2, #172	; 0xac
   31078:	bl	11634 <__assert_fail@plt>
   3107c:	movw	r3, #9820	; 0x265c
   31080:	movt	r3, #3
   31084:	movw	r1, #7916	; 0x1eec
   31088:	movt	r1, #3
   3108c:	movw	r0, #7952	; 0x1f10
   31090:	movt	r0, #3
   31094:	mov	r2, #143	; 0x8f
   31098:	bl	11634 <__assert_fail@plt>
   3109c:	movw	r3, #9820	; 0x265c
   310a0:	movt	r3, #3
   310a4:	movw	r1, #7916	; 0x1eec
   310a8:	movt	r1, #3
   310ac:	movw	r0, #7976	; 0x1f28
   310b0:	movt	r0, #3
   310b4:	mov	r2, #171	; 0xab
   310b8:	bl	11634 <__assert_fail@plt>
   310bc:	strd	r4, [sp, #-16]!
   310c0:	mov	r5, r1
   310c4:	mov	r1, #0
   310c8:	mov	r4, r2
   310cc:	str	r6, [sp, #8]
   310d0:	str	lr, [sp, #12]
   310d4:	bl	11598 <setlocale@plt>
   310d8:	subs	r6, r0, #0
   310dc:	beq	3115c <ftello64@plt+0x1fb1c>
   310e0:	bl	114cc <strlen@plt>
   310e4:	cmp	r4, r0
   310e8:	bhi	31108 <ftello64@plt+0x1fac8>
   310ec:	cmp	r4, #0
   310f0:	moveq	r0, #34	; 0x22
   310f4:	bne	3112c <ftello64@plt+0x1faec>
   310f8:	ldrd	r4, [sp]
   310fc:	ldr	r6, [sp, #8]
   31100:	add	sp, sp, #12
   31104:	pop	{pc}		; (ldr pc, [sp], #4)
   31108:	add	r2, r0, #1
   3110c:	mov	r1, r6
   31110:	mov	r0, r5
   31114:	bl	1131c <memcpy@plt>
   31118:	ldrd	r4, [sp]
   3111c:	mov	r0, #0
   31120:	ldr	r6, [sp, #8]
   31124:	add	sp, sp, #12
   31128:	pop	{pc}		; (ldr pc, [sp], #4)
   3112c:	sub	r4, r4, #1
   31130:	mov	r1, r6
   31134:	mov	r2, r4
   31138:	mov	r0, r5
   3113c:	bl	1131c <memcpy@plt>
   31140:	mov	r3, #0
   31144:	mov	r0, #34	; 0x22
   31148:	strb	r3, [r5, r4]
   3114c:	ldrd	r4, [sp]
   31150:	ldr	r6, [sp, #8]
   31154:	add	sp, sp, #12
   31158:	pop	{pc}		; (ldr pc, [sp], #4)
   3115c:	cmp	r4, #0
   31160:	mov	r0, #22
   31164:	strbne	r6, [r5]
   31168:	ldrd	r4, [sp]
   3116c:	ldr	r6, [sp, #8]
   31170:	add	sp, sp, #12
   31174:	pop	{pc}		; (ldr pc, [sp], #4)
   31178:	mov	r1, #0
   3117c:	b	11598 <setlocale@plt>
   31180:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31184:	mov	r7, r0
   31188:	ldr	r6, [pc, #72]	; 311d8 <ftello64@plt+0x1fb98>
   3118c:	ldr	r5, [pc, #72]	; 311dc <ftello64@plt+0x1fb9c>
   31190:	add	r6, pc, r6
   31194:	add	r5, pc, r5
   31198:	sub	r6, r6, r5
   3119c:	mov	r8, r1
   311a0:	mov	r9, r2
   311a4:	bl	11230 <pthread_mutex_unlock@plt-0x20>
   311a8:	asrs	r6, r6, #2
   311ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   311b0:	mov	r4, #0
   311b4:	add	r4, r4, #1
   311b8:	ldr	r3, [r5], #4
   311bc:	mov	r2, r9
   311c0:	mov	r1, r8
   311c4:	mov	r0, r7
   311c8:	blx	r3
   311cc:	cmp	r6, r4
   311d0:	bne	311b4 <ftello64@plt+0x1fb74>
   311d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   311d8:	andeq	r1, r1, ip, ror sp
   311dc:	andeq	r1, r1, r4, ror sp
   311e0:	bx	lr
   311e4:	ldr	r3, [pc, #12]	; 311f8 <ftello64@plt+0x1fbb8>
   311e8:	mov	r1, #0
   311ec:	add	r3, pc, r3
   311f0:	ldr	r2, [r3]
   311f4:	b	11508 <__cxa_atexit@plt>
   311f8:	andeq	r1, r1, r4, ror pc

Disassembly of section .fini:

000311fc <.fini>:
   311fc:	push	{r3, lr}
   31200:	pop	{r3, pc}
