Analysis & Synthesis report for ex14_top
Thu Dec 15 13:36:28 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ex14_top|spi2dac:dac1|sr_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ROM:rom1|altsyncram:altsyncram_component|altsyncram_jof1:auto_generated
 17. Parameter Settings for User Entity Instance: clk_tick:clockdivider
 18. Parameter Settings for User Entity Instance: mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component
 19. Parameter Settings for User Entity Instance: mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 20. Parameter Settings for User Entity Instance: ROM:rom1|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: spi2dac:dac1
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A31"
 24. Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A19"
 25. Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A10"
 26. Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A4"
 27. Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A1"
 28. Port Connectivity Checks: "bin2bcd_16:converter"
 29. Port Connectivity Checks: "mult:m1"
 30. Port Connectivity Checks: "clk_tick:clockdivider"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 15 13:36:27 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; ex14_top                                        ;
; Top-level Entity Name           ; ex14_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 76                                              ;
; Total pins                      ; 51                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 10,240                                          ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex14_top           ; ex14_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; spi2dac.v                        ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/spi2dac.v                                        ;         ;
; pwm.v                            ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/pwm.v                                            ;         ;
; hex_to_7seg.v                    ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/hex_to_7seg.v                                    ;         ;
; ex14_top.v                       ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/ex14_top.v                                       ;         ;
; clk_tick.v                       ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/clk_tick.v                                       ;         ;
; bin2bcd_16.v                     ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/bin2bcd_16.v                                     ;         ;
; add3_ge5.v                       ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/add3_ge5.v                                       ;         ;
; dflip.v                          ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/dflip.v                                          ;         ;
; mult.v                           ; yes             ; User Wizard-Generated File             ; H:/Veri/part_3/ex14/mult.v                                           ; mult    ;
; mult/mult_0002.v                 ; yes             ; User Verilog HDL File                  ; H:/Veri/part_3/ex14/mult/mult_0002.v                                 ; mult    ;
; ROM.v                            ; yes             ; User Wizard-Generated File             ; H:/Veri/part_3/ex14/ROM.v                                            ;         ;
; altera_mult_add.tdf              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf   ;         ;
; db/altera_mult_add_epsg.v        ; yes             ; Auto-Generated Megafunction            ; H:/Veri/part_3/ex14/db/altera_mult_add_epsg.v                        ;         ;
; altera_mult_add_rtl.v            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jof1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/Veri/part_3/ex14/db/altsyncram_jof1.tdf                           ;         ;
; rom_data.mif                     ; yes             ; Auto-Found Memory Initialization File  ; H:/Veri/part_3/ex14/rom_data.mif                                     ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 114                                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                                     ;
; Combinational ALUT usage for logic          ; 197                                                                                                                                                                                                 ;
;     -- 7 input functions                    ; 0                                                                                                                                                                                                   ;
;     -- 6 input functions                    ; 20                                                                                                                                                                                                  ;
;     -- 5 input functions                    ; 17                                                                                                                                                                                                  ;
;     -- 4 input functions                    ; 112                                                                                                                                                                                                 ;
;     -- <=3 input functions                  ; 48                                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                                     ;
; Dedicated logic registers                   ; 76                                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                                     ;
; I/O pins                                    ; 51                                                                                                                                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                                                                                                                                   ;
; Total block memory bits                     ; 10240                                                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                                     ;
; Total DSP Blocks                            ; 1                                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                                     ;
; Maximum fan-out node                        ; mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~8 ;
; Maximum fan-out                             ; 52                                                                                                                                                                                                  ;
; Total fan-out                               ; 1138                                                                                                                                                                                                ;
; Average fan-out                             ; 2.95                                                                                                                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Entity Name             ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |ex14_top                                                    ; 197 (0)           ; 76 (0)       ; 10240             ; 1          ; 51   ; 0            ; |ex14_top                                                                                                                                                                                             ; ex14_top                ; work         ;
;    |ROM:rom1|                                                ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex14_top|ROM:rom1                                                                                                                                                                                    ; ROM                     ; work         ;
;       |altsyncram:altsyncram_component|                      ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex14_top|ROM:rom1|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram              ; work         ;
;          |altsyncram_jof1:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex14_top|ROM:rom1|altsyncram:altsyncram_component|altsyncram_jof1:auto_generated                                                                                                                     ; altsyncram_jof1         ; work         ;
;    |bin2bcd_16:converter|                                    ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter                                                                                                                                                                        ; bin2bcd_16              ; work         ;
;       |add3_ge5:A11|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A11                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A12|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A12                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A14|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A14                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A15|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A15                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A16|                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A16                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A17|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A17                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A18|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A18                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A20|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A20                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A21|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A21                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A22|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A22                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A24|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A24                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A25|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A25                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A26|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A26                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A27|                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A27                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A28|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A28                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A29|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A29                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A30|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A30                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A32|                                         ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A32                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A33|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A33                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A34|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A34                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A35|                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A35                                                                                                                                                           ; add3_ge5                ; work         ;
;       |add3_ge5:A3|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A3                                                                                                                                                            ; add3_ge5                ; work         ;
;       |add3_ge5:A5|                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A5                                                                                                                                                            ; add3_ge5                ; work         ;
;       |add3_ge5:A7|                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A7                                                                                                                                                            ; add3_ge5                ; work         ;
;       |add3_ge5:A8|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A8                                                                                                                                                            ; add3_ge5                ; work         ;
;       |add3_ge5:A9|                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|bin2bcd_16:converter|add3_ge5:A9                                                                                                                                                            ; add3_ge5                ; work         ;
;    |clk_tick:clockdivider|                                   ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|clk_tick:clockdivider                                                                                                                                                                       ; clk_tick                ; work         ;
;    |dflip:dflip1|                                            ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|dflip:dflip1                                                                                                                                                                                ; dflip                   ; work         ;
;    |hex_to_7seg:SEG0|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|hex_to_7seg:SEG0                                                                                                                                                                            ; hex_to_7seg             ; work         ;
;    |hex_to_7seg:SEG1|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|hex_to_7seg:SEG1                                                                                                                                                                            ; hex_to_7seg             ; work         ;
;    |hex_to_7seg:SEG2|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|hex_to_7seg:SEG2                                                                                                                                                                            ; hex_to_7seg             ; work         ;
;    |hex_to_7seg:SEG3|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|hex_to_7seg:SEG3                                                                                                                                                                            ; hex_to_7seg             ; work         ;
;    |hex_to_7seg:SEG4|                                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|hex_to_7seg:SEG4                                                                                                                                                                            ; hex_to_7seg             ; work         ;
;    |mult:m1|                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1                                                                                                                                                                                     ; mult                    ; mult         ;
;       |mult_0002:mult_inst|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1|mult_0002:mult_inst                                                                                                                                                                 ; mult_0002               ; mult         ;
;          |altera_mult_add:altera_mult_add_component|         ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component                                                                                                                       ; altera_mult_add         ; work         ;
;             |altera_mult_add_epsg:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated                                                                                   ; altera_mult_add_epsg    ; work         ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|    ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; altera_mult_add_rtl     ; work         ;
;                   |ama_multiplier_function:multiplier_block| ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |ex14_top|mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; ama_multiplier_function ; work         ;
;    |pwm:pwm1|                                                ; 16 (16)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|pwm:pwm1                                                                                                                                                                                    ; pwm                     ; work         ;
;    |spi2dac:dac1|                                            ; 23 (23)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |ex14_top|spi2dac:dac1                                                                                                                                                                                ; spi2dac                 ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+
; ROM:rom1|altsyncram:altsyncram_component|altsyncram_jof1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; rom_data.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+-----------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+-----------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_mult_add ; 16.0    ; N/A          ; N/A          ; |ex14_top|mult:m1  ; mult.v          ;
; Altera ; ROM: 1-PORT     ; 16.0    ; N/A          ; N/A          ; |ex14_top|ROM:rom1 ; ROM.v           ;
+--------+-----------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex14_top|spi2dac:dac1|sr_state                                          ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; spi2dac:dac1|shift_reg[0,1]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+---------------------------+---------------------------+----------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------+---------------------------+----------------------------------------+
; spi2dac:dac1|shift_reg[0] ; Stuck at GND              ; spi2dac:dac1|shift_reg[1]              ;
;                           ; due to stuck port data_in ;                                        ;
+---------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ex14_top|spi2dac:dac1|Selector0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom1|altsyncram:altsyncram_component|altsyncram_jof1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_tick:clockdivider ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BIT_SZ         ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component ;
+---------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                ;
+---------------------------------------+----------------------+-----------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                             ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                             ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                             ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                             ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                             ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                             ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                             ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                             ;
; ACCUMULATOR                           ; NO                   ; Untyped                                             ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                             ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                             ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                             ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                             ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                             ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                             ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                             ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                             ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                             ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                             ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                             ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                             ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                             ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                             ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                             ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                             ;
; COEF0_0                               ; 0                    ; Signed Integer                                      ;
; COEF0_1                               ; 0                    ; Signed Integer                                      ;
; COEF0_2                               ; 0                    ; Signed Integer                                      ;
; COEF0_3                               ; 0                    ; Signed Integer                                      ;
; COEF0_4                               ; 0                    ; Signed Integer                                      ;
; COEF0_5                               ; 0                    ; Signed Integer                                      ;
; COEF0_6                               ; 0                    ; Signed Integer                                      ;
; COEF0_7                               ; 0                    ; Signed Integer                                      ;
; COEF1_0                               ; 0                    ; Signed Integer                                      ;
; COEF1_1                               ; 0                    ; Signed Integer                                      ;
; COEF1_2                               ; 0                    ; Signed Integer                                      ;
; COEF1_3                               ; 0                    ; Signed Integer                                      ;
; COEF1_4                               ; 0                    ; Signed Integer                                      ;
; COEF1_5                               ; 0                    ; Signed Integer                                      ;
; COEF1_6                               ; 0                    ; Signed Integer                                      ;
; COEF1_7                               ; 0                    ; Signed Integer                                      ;
; COEF2_0                               ; 0                    ; Signed Integer                                      ;
; COEF2_1                               ; 0                    ; Signed Integer                                      ;
; COEF2_2                               ; 0                    ; Signed Integer                                      ;
; COEF2_3                               ; 0                    ; Signed Integer                                      ;
; COEF2_4                               ; 0                    ; Signed Integer                                      ;
; COEF2_5                               ; 0                    ; Signed Integer                                      ;
; COEF2_6                               ; 0                    ; Signed Integer                                      ;
; COEF2_7                               ; 0                    ; Signed Integer                                      ;
; COEF3_0                               ; 0                    ; Signed Integer                                      ;
; COEF3_1                               ; 0                    ; Signed Integer                                      ;
; COEF3_2                               ; 0                    ; Signed Integer                                      ;
; COEF3_3                               ; 0                    ; Signed Integer                                      ;
; COEF3_4                               ; 0                    ; Signed Integer                                      ;
; COEF3_5                               ; 0                    ; Signed Integer                                      ;
; COEF3_6                               ; 0                    ; Signed Integer                                      ;
; COEF3_7                               ; 0                    ; Signed Integer                                      ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                             ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                             ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                             ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                             ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                             ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                             ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                             ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                             ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                             ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                             ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                             ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                             ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                             ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                             ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                             ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                             ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                             ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                             ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                             ;
; LATENCY                               ; 0                    ; Signed Integer                                      ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                             ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                             ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                             ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                      ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                             ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                             ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                             ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                             ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                             ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                             ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                             ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                             ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                             ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                             ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                             ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                             ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                             ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                             ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                             ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                             ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                             ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                             ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                             ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                             ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                             ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                             ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                             ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                             ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                             ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                      ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                             ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                             ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                             ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                             ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                             ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                             ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                             ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                             ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                             ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                             ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                             ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                             ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                             ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                             ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                             ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                             ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                             ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                             ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                             ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                             ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                             ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                             ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                             ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                             ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                             ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                             ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                             ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                             ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                             ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                             ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                             ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                             ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                             ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                             ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                             ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                             ;
; SHIFT_MODE                            ; NO                   ; Untyped                                             ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                             ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                             ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                             ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                             ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                             ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                             ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                             ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                             ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                             ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                             ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                             ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                             ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                             ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                             ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                             ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                             ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                             ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                             ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                             ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                             ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                             ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                             ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                             ;
; USE_SUBNADD                           ; NO                   ; Untyped                                             ;
; WIDTH_A                               ; 10                   ; Signed Integer                                      ;
; WIDTH_B                               ; 14                   ; Signed Integer                                      ;
; WIDTH_C                               ; 16                   ; Signed Integer                                      ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                      ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                      ;
; WIDTH_MSB                             ; 17                   ; Untyped                                             ;
; WIDTH_RESULT                          ; 24                   ; Signed Integer                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                             ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                             ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                             ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                             ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                             ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                             ;
; CBXI_PARAMETER                        ; altera_mult_add_epsg ; Untyped                                             ;
+---------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                              ;
+---------------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                    ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                            ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                            ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                            ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                            ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                            ;
; width_a                               ; 10                  ; Signed Integer                                                                                                                    ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                            ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                            ;
; input_source_a0                       ; DATAA               ; String                                                                                                                            ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                            ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                            ;
; input_source_a1                       ; DATAA               ; String                                                                                                                            ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                            ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                            ;
; input_source_a2                       ; DATAA               ; String                                                                                                                            ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                            ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                            ;
; input_source_a3                       ; DATAA               ; String                                                                                                                            ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; width_b                               ; 14                  ; Signed Integer                                                                                                                    ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                            ;
; input_source_b0                       ; DATAB               ; String                                                                                                                            ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                            ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                            ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                            ;
; input_source_b1                       ; DATAB               ; String                                                                                                                            ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                            ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                            ;
; input_source_b2                       ; DATAB               ; String                                                                                                                            ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                            ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                            ;
; input_source_b3                       ; DATAB               ; String                                                                                                                            ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                    ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                            ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                            ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                            ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                            ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                            ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                            ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                            ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                            ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                            ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; width_result                          ; 24                  ; Signed Integer                                                                                                                    ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                            ;
; output_aclr                           ; NONE                ; String                                                                                                                            ;
; output_sclr                           ; NONE                ; String                                                                                                                            ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                            ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                            ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                            ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                            ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                            ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                            ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                            ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                            ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                            ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                            ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                            ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                            ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                            ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                            ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                            ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                            ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                    ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                            ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                            ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                            ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                            ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                            ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                            ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                            ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                            ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                            ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                            ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                            ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                            ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                            ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                            ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                            ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                            ;
; use_subnadd                           ; NO                  ; String                                                                                                                            ;
; adder1_rounding                       ; NO                  ; String                                                                                                                            ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                            ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                            ;
; adder3_rounding                       ; NO                  ; String                                                                                                                            ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                            ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                            ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                            ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                            ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                            ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                            ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                            ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                            ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                            ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                            ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                    ;
; output_rounding                       ; NO                  ; String                                                                                                                            ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                            ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                            ;
; output_round_aclr                     ; NONE                ; String                                                                                                                            ;
; output_round_sclr                     ; NONE                ; String                                                                                                                            ;
; chainout_rounding                     ; NO                  ; String                                                                                                                            ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                            ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                            ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                            ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                            ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                            ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                            ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                            ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                            ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                            ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                            ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                            ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                            ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                            ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                            ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                            ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                            ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                    ;
; output_saturation                     ; NO                  ; String                                                                                                                            ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                            ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                            ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                            ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                            ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                            ;
; chainout_saturation                   ; NO                  ; String                                                                                                                            ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                            ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                            ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                            ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                            ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                            ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                            ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                            ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                    ;
; chainout_adder                        ; NO                  ; String                                                                                                                            ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                            ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_aclr                         ; NONE                ; String                                                                                                                            ;
; chainout_sclr                         ; NONE                ; String                                                                                                                            ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                            ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                            ;
; negate_aclr                           ; NONE                ; String                                                                                                                            ;
; negate_sclr                           ; NONE                ; String                                                                                                                            ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                            ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                            ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                            ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                            ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                            ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                            ;
; shift_mode                            ; NO                  ; String                                                                                                                            ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                            ;
; rotate_aclr                           ; NONE                ; String                                                                                                                            ;
; rotate_sclr                           ; NONE                ; String                                                                                                                            ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                            ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                            ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                            ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                            ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                            ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                            ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                            ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                            ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                            ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                            ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                            ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                            ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                            ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                            ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                            ;
; accumulator                           ; NO                  ; String                                                                                                                            ;
; accum_direction                       ; ADD                 ; String                                                                                                                            ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                    ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                            ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                            ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                            ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                            ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                            ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                            ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                            ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                            ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                            ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                            ;
; double_accum                          ; NO                  ; String                                                                                                                            ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                            ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                            ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                            ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                            ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                            ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                            ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                            ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                            ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                            ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                            ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                            ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                    ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                            ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                            ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                            ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                            ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                            ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                            ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                            ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                            ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                    ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                    ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                            ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                            ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                            ;
; latency                               ; 0                   ; Signed Integer                                                                                                                    ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                            ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                            ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                            ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                            ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                            ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                            ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                            ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                            ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                            ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                            ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                            ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                            ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                            ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                            ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                            ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                            ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                            ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                            ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                            ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                            ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                            ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                            ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                            ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                            ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                            ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                            ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                            ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                            ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                            ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                            ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                            ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                            ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                    ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                    ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                    ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                    ;
; width_a_total_msb                     ; 9                   ; Signed Integer                                                                                                                    ;
; width_a_msb                           ; 9                   ; Signed Integer                                                                                                                    ;
; width_b_total_msb                     ; 13                  ; Signed Integer                                                                                                                    ;
; width_b_msb                           ; 13                  ; Signed Integer                                                                                                                    ;
; width_c_total_msb                     ; 15                  ; Signed Integer                                                                                                                    ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                    ;
; width_scanina                         ; 10                  ; Signed Integer                                                                                                                    ;
; width_scanina_msb                     ; 9                   ; Signed Integer                                                                                                                    ;
; width_scaninb                         ; 14                  ; Signed Integer                                                                                                                    ;
; width_scaninb_msb                     ; 13                  ; Signed Integer                                                                                                                    ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                    ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                    ;
; width_scanouta_msb                    ; 9                   ; Signed Integer                                                                                                                    ;
; width_scanoutb_msb                    ; 13                  ; Signed Integer                                                                                                                    ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                    ;
; width_result_msb                      ; 23                  ; Signed Integer                                                                                                                    ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                    ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                    ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                            ;
; width_a_ext                           ; 10                  ; Signed Integer                                                                                                                    ;
; width_a_ext_msb                       ; 9                   ; Signed Integer                                                                                                                    ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                    ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                            ;
; width_b_ext                           ; 14                  ; Signed Integer                                                                                                                    ;
; width_b_ext_msb                       ; 13                  ; Signed Integer                                                                                                                    ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                    ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                            ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                    ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                    ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                    ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                            ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                    ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                    ;
; width_scanchain                       ; 10                  ; Signed Integer                                                                                                                    ;
; width_scanchain_msb                   ; 9                   ; Signed Integer                                                                                                                    ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                            ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                            ;
; width_preadder_input_a                ; 10                  ; Signed Integer                                                                                                                    ;
; width_preadder_input_a_msb            ; 9                   ; Signed Integer                                                                                                                    ;
; width_preadder_adder_result           ; 15                  ; Signed Integer                                                                                                                    ;
; width_preadder_output_a               ; 10                  ; Signed Integer                                                                                                                    ;
; width_preadder_output_a_msb           ; 9                   ; Signed Integer                                                                                                                    ;
; width_preadder_output_b               ; 14                  ; Signed Integer                                                                                                                    ;
; width_preadder_output_b_msb           ; 13                  ; Signed Integer                                                                                                                    ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                            ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                            ;
; width_mult_source_a                   ; 10                  ; Signed Integer                                                                                                                    ;
; width_mult_source_a_msb               ; 9                   ; Signed Integer                                                                                                                    ;
; width_mult_source_b                   ; 14                  ; Signed Integer                                                                                                                    ;
; width_mult_source_b_msb               ; 13                  ; Signed Integer                                                                                                                    ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                                                    ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                                                    ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                                                    ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                                                    ;
; width_adder_result                    ; 27                  ; Signed Integer                                                                                                                    ;
; width_adder_result_msb                ; 26                  ; Signed Integer                                                                                                                    ;
; width_chainin_ext                     ; 23                  ; Signed Integer                                                                                                                    ;
; width_original_result                 ; 27                  ; Signed Integer                                                                                                                    ;
; width_original_result_msb             ; 26                  ; Signed Integer                                                                                                                    ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                    ;
; width_result_output                   ; 28                  ; Signed Integer                                                                                                                    ;
; width_result_output_msb               ; 27                  ; Signed Integer                                                                                                                    ;
+---------------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 10                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; rom_data.mif         ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_jof1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2dac:dac1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BUF            ; 1     ; Unsigned Binary                  ;
; GA_N           ; 1     ; Unsigned Binary                  ;
; SHDN_N         ; 1     ; Unsigned Binary                  ;
; TC             ; 11000 ; Unsigned Binary                  ;
; IDLE           ; 00    ; Unsigned Binary                  ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                  ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ROM:rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 10                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A31"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; iW[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; oA[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A19" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A10" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A4" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter|add3_ge5:A1" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:converter"                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "B[15..14]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult:m1"                                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[9..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab_0[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[12..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[7..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_tick:clockdivider"                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; count ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "count[15..1]" have no fanouts ;
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 76                          ;
;     ENA               ; 10                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 9                           ;
;     plain             ; 41                          ;
; arriav_lcell_comb     ; 218                         ;
;     arith             ; 35                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 11                          ;
;     normal            ; 183                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 112                         ;
;         5 data inputs ; 17                          ;
;         6 data inputs ; 20                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 51                          ;
; stratixv_ram_block    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 6.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Dec 15 13:36:11 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex14 -c ex14_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac.v
    Info (12023): Found entity 1: spi2dac File: H:/Veri/part_3/ex14/spi2dac.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: H:/Veri/part_3/ex14/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: H:/Veri/part_3/ex14/hex_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex14_top.v
    Info (12023): Found entity 1: ex14_top File: H:/Veri/part_3/ex14/ex14_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_tick.v
    Info (12023): Found entity 1: clk_tick File: H:/Veri/part_3/ex14/clk_tick.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_16.v
    Info (12023): Found entity 1: bin2bcd_16 File: H:/Veri/part_3/ex14/bin2bcd_16.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: H:/Veri/part_3/ex14/add3_ge5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dflip.v
    Info (12023): Found entity 1: dflip File: H:/Veri/part_3/ex14/dflip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: H:/Veri/part_3/ex14/mult.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mult/mult_0002.v
    Info (12023): Found entity 1: mult_0002 File: H:/Veri/part_3/ex14/mult/mult_0002.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: H:/Veri/part_3/ex14/ROM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at ex14_top.v(28): created implicit net for "count" File: H:/Veri/part_3/ex14/ex14_top.v Line: 28
Info (12127): Elaborating entity "ex14_top" for the top level hierarchy
Info (12128): Elaborating entity "clk_tick" for hierarchy "clk_tick:clockdivider" File: H:/Veri/part_3/ex14/ex14_top.v Line: 28
Info (12128): Elaborating entity "mult" for hierarchy "mult:m1" File: H:/Veri/part_3/ex14/ex14_top.v Line: 29
Info (12128): Elaborating entity "mult_0002" for hierarchy "mult:m1|mult_0002:mult_inst" File: H:/Veri/part_3/ex14/mult.v Line: 18
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component" File: H:/Veri/part_3/ex14/mult/mult_0002.v Line: 93
Info (12130): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component" File: H:/Veri/part_3/ex14/mult/mult_0002.v Line: 93
Info (12133): Instantiated megafunction "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component" with the following parameter: File: H:/Veri/part_3/ex14/mult/mult_0002.v Line: 93
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_result" = "24"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_epsg.v
    Info (12023): Found entity 1: altera_mult_add_epsg File: H:/Veri/part_3/ex14/db/altera_mult_add_epsg.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_epsg" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/Veri/part_3/ex14/db/altera_mult_add_epsg.v Line: 108
Info (12130): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/Veri/part_3/ex14/db/altera_mult_add_epsg.v Line: 108
Info (12133): Instantiated megafunction "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: H:/Veri/part_3/ex14/db/altera_mult_add_epsg.v Line: 108
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "24"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "mult:m1|mult_0002:mult_inst|altera_mult_add:altera_mult_add_component|altera_mult_add_epsg:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "dflip" for hierarchy "dflip:dflip1" File: H:/Veri/part_3/ex14/ex14_top.v Line: 30
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom1" File: H:/Veri/part_3/ex14/ex14_top.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom1|altsyncram:altsyncram_component" File: H:/Veri/part_3/ex14/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM:rom1|altsyncram:altsyncram_component" File: H:/Veri/part_3/ex14/ROM.v Line: 82
Info (12133): Instantiated megafunction "ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: H:/Veri/part_3/ex14/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jof1.tdf
    Info (12023): Found entity 1: altsyncram_jof1 File: H:/Veri/part_3/ex14/db/altsyncram_jof1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jof1" for hierarchy "ROM:rom1|altsyncram:altsyncram_component|altsyncram_jof1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "spi2dac" for hierarchy "spi2dac:dac1" File: H:/Veri/part_3/ex14/ex14_top.v Line: 32
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pwm1" File: H:/Veri/part_3/ex14/ex14_top.v Line: 33
Info (12128): Elaborating entity "bin2bcd_16" for hierarchy "bin2bcd_16:converter" File: H:/Veri/part_3/ex14/ex14_top.v Line: 34
Info (12128): Elaborating entity "add3_ge5" for hierarchy "bin2bcd_16:converter|add3_ge5:A1" File: H:/Veri/part_3/ex14/bin2bcd_16.v Line: 26
Info (12128): Elaborating entity "hex_to_7seg" for hierarchy "hex_to_7seg:SEG0" File: H:/Veri/part_3/ex14/ex14_top.v Line: 35
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: H:/Veri/part_3/ex14/ex14_top.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file H:/Veri/part_3/ex14/output_files/ex14_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 217 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 923 megabytes
    Info: Processing ended: Thu Dec 15 13:36:28 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Veri/part_3/ex14/output_files/ex14_top.map.smsg.


