// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linear (
        ap_ready,
        data_V_read,
        ap_return
);


output   ap_ready;
input  [17:0] data_V_read;
output  [17:0] ap_return;

assign ap_ready = 1'b1;

assign ap_return = data_V_read;

endmodule //linear
