Analysis & Synthesis report for 2073_II
Sat Oct 13 19:05:24 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |computer_8bits|statectrl:U14|current_state
 11. State Machine - |computer_8bits|statectrl:U14|next_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated
 19. Source assignments for rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated
 20. Source assignments for led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated
 21. Parameter Settings for User Entity Instance: clk_divider:U1
 22. Parameter Settings for User Entity Instance: ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: led_encoder:U13|altsyncram:Ram0_rtl_0
 25. Parameter Settings for Inferred Entity Instance: alu:U8|lpm_add_sub:Add2
 26. altsyncram Parameter Settings by Entity Instance
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 13 19:05:24 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; 2073_II                                     ;
; Top-level Entity Name              ; computer_8bits                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 579                                         ;
;     Total combinational functions  ; 495                                         ;
;     Dedicated logic registers      ; 188                                         ;
; Total registers                    ; 188                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; computer_8bits     ; 2073_II            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; rom_init.mif                                 ; yes             ; User Memory Initialization File                       ; F:/Quartus_II/QuartusWork/2073_II/rom_init.mif                                 ;         ;
; statectrl.vhd                                ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd                                ;         ;
; pc.vhd                                       ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/pc.vhd                                       ;         ;
; math.vhd                                     ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/math.vhd                                     ;         ;
; led_encoder.vhd                              ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd                              ;         ;
; irdecoder.vhd                                ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd                                ;         ;
; ir.vhd                                       ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/ir.vhd                                       ;         ;
; grctrl.vhd                                   ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd                                   ;         ;
; gr.vhd                                       ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/gr.vhd                                       ;         ;
; dbufferb.vhd                                 ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd                                 ;         ;
; dbuffera.vhd                                 ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd                                 ;         ;
; data_bus.vhd                                 ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd                                 ;         ;
; computer_8bits.vhd                           ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd                           ;         ;
; clk_divider.vhd                              ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd                              ;         ;
; alu.vhd                                      ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/alu.vhd                                      ;         ;
; rom_new_rom.vhd                              ; yes             ; User Wizard-Generated File                            ; F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd                              ;         ;
; tristate_8bits.vhd                           ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd                           ;         ;
; rom_new.bdf                                  ; yes             ; User Block Diagram/Schematic File                     ; F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf                                  ;         ;
; monostable_trigger.vhd                       ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd                       ;         ;
; ram_new_ram.vhd                              ; yes             ; User Wizard-Generated File                            ; F:/Quartus_II/QuartusWork/2073_II/ram_new_ram.vhd                              ;         ;
; ram_new.bdf                                  ; yes             ; User Block Diagram/Schematic File                     ; F:/Quartus_II/QuartusWork/2073_II/ram_new.bdf                                  ;         ;
; ram_ctrl.vhd                                 ; yes             ; User VHDL File                                        ; F:/Quartus_II/QuartusWork/2073_II/ram_ctrl.vhd                                 ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal150.inc                               ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/aglobal150.inc                   ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_2kn3.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_2kn3.tdf                       ;         ;
; db/altsyncram_kdr3.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_kdr3.tdf                       ;         ;
; db/altsyncram_r771.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_r771.tdf                       ;         ;
; db/2073_ii.rom0_led_encoder_ae1e0bd6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/Quartus_II/QuartusWork/2073_II/db/2073_ii.rom0_led_encoder_ae1e0bd6.hdl.mif ;         ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;         ;
; addcore.inc                                  ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/addcore.inc                      ;         ;
; look_add.inc                                 ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/look_add.inc                     ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                                          ; f:/quartus_ii/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;         ;
; db/add_sub_cui.tdf                           ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus_II/QuartusWork/2073_II/db/add_sub_cui.tdf                           ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 579                   ;
;                                             ;                       ;
; Total combinational functions               ; 495                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 256                   ;
;     -- 3 input functions                    ; 132                   ;
;     -- <=2 input functions                  ; 107                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 407                   ;
;     -- arithmetic mode                      ; 88                    ;
;                                             ;                       ;
; Total registers                             ; 188                   ;
;     -- Dedicated logic registers            ; 188                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 15                    ;
; Total memory bits                           ; 10240                 ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; ir:U5|instruction[11] ;
; Maximum fan-out                             ; 85                    ;
; Total fan-out                               ; 2477                  ;
; Average fan-out                             ; 3.29                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |computer_8bits                              ; 495 (56)          ; 188 (0)      ; 10240       ; 0            ; 0       ; 0         ; 15   ; 0            ; |computer_8bits                                                                                            ; work         ;
;    |alu:U8|                                  ; 239 (222)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|alu:U8                                                                                     ; work         ;
;       |lpm_add_sub:Add2|                     ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|alu:U8|lpm_add_sub:Add2                                                                    ; work         ;
;          |add_sub_cui:auto_generated|        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|alu:U8|lpm_add_sub:Add2|add_sub_cui:auto_generated                                         ; work         ;
;    |clk_divider:U1|                          ; 18 (18)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|clk_divider:U1                                                                             ; work         ;
;    |dbufferb:U10|                            ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|dbufferb:U10                                                                               ; work         ;
;    |gr:U12|                                  ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|gr:U12                                                                                     ; work         ;
;    |grctrl:U11|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|grctrl:U11                                                                                 ; work         ;
;    |ir:U5|                                   ; 5 (5)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ir:U5                                                                                      ; work         ;
;    |irdecoder:U6|                            ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|irdecoder:U6                                                                               ; work         ;
;    |led_encoder:U13|                         ; 20 (20)           ; 13 (13)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|led_encoder:U13                                                                            ; work         ;
;       |altsyncram:Ram0_rtl_0|                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|led_encoder:U13|altsyncram:Ram0_rtl_0                                                      ; work         ;
;          |altsyncram_r771:auto_generated|    ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated                       ; work         ;
;    |pc:U7|                                   ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|pc:U7                                                                                      ; work         ;
;    |ram_new:U3|                              ; 0 (0)             ; 8 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ram_new:U3                                                                                 ; work         ;
;       |ram_ctrl:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ram_new:U3|ram_ctrl:inst1                                                                  ; work         ;
;       |ram_new_ram:inst|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ram_new:U3|ram_new_ram:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_2kn3:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated ; work         ;
;    |rom_new:U4|                              ; 4 (1)             ; 4 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|rom_new:U4                                                                                 ; work         ;
;       |monostable_trigger:inst3|             ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|rom_new:U4|monostable_trigger:inst3                                                        ; work         ;
;       |rom_new_rom:inst|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|rom_new:U4|rom_new_rom:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_kdr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated ; work         ;
;    |statectrl:U14|                           ; 110 (110)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer_8bits|statectrl:U14                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM         ; 256          ; 24           ; --           ; --           ; 6144 ; db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif ;
; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None                                         ;
; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; rom_init.mif                                 ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |computer_8bits|ram_new:U3|ram_new_ram:inst ; ram_new_ram.vhd ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |computer_8bits|rom_new:U4|rom_new_rom:inst ; rom_new_rom.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer_8bits|statectrl:U14|current_state                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+-----------------------+
; Name                  ; current_state.t18 ; current_state.t17 ; current_state.t16 ; current_state.t15 ; current_state.t14 ; current_state.t13 ; current_state.t12 ; current_state.t11 ; current_state.t10 ; current_state.t9 ; current_state.t8 ; current_state.t7 ; current_state.t6 ; current_state.t5 ; current_state.t4 ; current_state.t3 ; current_state.t2 ; current_state.t1 ; current_state.t_rst_2 ; current_state.t_rst_1 ;
+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+-----------------------+
; current_state.t_rst_1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 0                     ;
; current_state.t_rst_2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                     ; 1                     ;
; current_state.t1      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                     ; 1                     ;
; current_state.t2      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                     ; 1                     ;
; current_state.t3      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t4      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t5      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t6      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t7      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t8      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t9      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t10     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t11     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t12     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t13     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t14     ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t15     ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t16     ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t17     ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
; current_state.t18     ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                     ; 1                     ;
+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer_8bits|statectrl:U14|next_state                                                                                                                                                                                                                                                                                                              ;
+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------------+--------------------+
; Name               ; next_state.t18 ; next_state.t17 ; next_state.t16 ; next_state.t15 ; next_state.t14 ; next_state.t13 ; next_state.t12 ; next_state.t11 ; next_state.t10 ; next_state.t9 ; next_state.t8 ; next_state.t7 ; next_state.t6 ; next_state.t5 ; next_state.t4 ; next_state.t3 ; next_state.t2 ; next_state.t1 ; next_state.t_rst_2 ; next_state.t_rst_1 ;
+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------------+--------------------+
; next_state.t_rst_1 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 0                  ;
; next_state.t_rst_2 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                  ; 1                  ;
; next_state.t1      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                  ; 1                  ;
; next_state.t2      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                  ; 1                  ;
; next_state.t3      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t4      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t5      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t6      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t7      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t8      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t9      ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t10     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t11     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t12     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t13     ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t14     ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t15     ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t16     ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t17     ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
; next_state.t18     ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ; 1                  ;
+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; dbufferb:U10|data_latch[0]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[1]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[2]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[3]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[4]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[5]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[6]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; dbufferb:U10|data_latch[7]                         ; dbufferb:U10|data_latch[7] ; yes                    ;
; alu:U8|zero_flag_latch                             ; alu:U8|process_1           ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; led_encoder:U13|led_sel[3..5]         ; Stuck at VCC due to stuck port data_in ;
; statectrl:U14|counter[20]             ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; led_encoder:U13|led_dig_temp[0]        ; 1       ;
; led_encoder:U13|led_dig_temp[1]        ; 1       ;
; led_encoder:U13|led_dig_temp[2]        ; 1       ;
; led_encoder:U13|led_dig_temp[3]        ; 1       ;
; led_encoder:U13|led_dig_temp[4]        ; 1       ;
; led_encoder:U13|led_dig_temp[5]        ; 1       ;
; led_encoder:U13|led_dig_temp[6]        ; 1       ;
; led_encoder:U13|led_dig_temp[7]        ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+--------------------------------------+----------------------------+------+
; Register Name                        ; Megafunction               ; Type ;
+--------------------------------------+----------------------------+------+
; led_encoder:U13|led_dig_latch[0..23] ; led_encoder:U13|Ram0_rtl_0 ; RAM  ;
+--------------------------------------+----------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |computer_8bits|pc:U7|addr_latch[4]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |computer_8bits|led_encoder:U13|led_dig_temp[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |computer_8bits|grctrl:U11|grc_grrd[0]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |computer_8bits|grctrl:U11|grc_grwt[2]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |computer_8bits|grctrl:U11|grc_grwt[0]          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |computer_8bits|data_out[6]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:U1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; LED            ; 17    ; Signed Integer                     ;
; STATECTRL      ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_2kn3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; rom_init.mif         ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_kdr3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_encoder:U13|altsyncram:Ram0_rtl_0             ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped        ;
; WIDTH_A                            ; 24                                           ; Untyped        ;
; WIDTHAD_A                          ; 8                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 1                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_r771                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:U8|lpm_add_sub:Add2 ;
+------------------------+--------------+----------------------------------+
; Parameter Name         ; Value        ; Type                             ;
+------------------------+--------------+----------------------------------+
; LPM_WIDTH              ; 8            ; Untyped                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                          ;
; LPM_PIPELINE           ; 0            ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                          ;
; USE_WYS                ; OFF          ; Untyped                          ;
; STYLE                  ; FAST         ; Untyped                          ;
; CBXI_PARAMETER         ; add_sub_cui  ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                   ;
+------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 3                                                           ;
; Entity Instance                           ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 0                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 0                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; led_encoder:U13|altsyncram:Ram0_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 24                                                          ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 188                         ;
;     CLR               ; 4                           ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 20                          ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 140                         ;
; cycloneiii_lcell_comb ; 504                         ;
;     arith             ; 88                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 35                          ;
;     normal            ; 416                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 97                          ;
;         4 data inputs ; 256                         ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 21.10                       ;
; Average LUT depth     ; 8.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Oct 13 19:05:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2073_II -c 2073_II
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 3 design units, including 1 entities, in source file statectrl.vhd
    Info (12022): Found design unit 1: statedef
    Info (12022): Found design unit 2: statectrl-behave
    Info (12023): Found entity 1: statectrl
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-behave
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 0 entities, in source file math.vhd
    Info (12022): Found design unit 1: math
    Info (12022): Found design unit 2: math-body
Info (12021): Found 2 design units, including 1 entities, in source file led_encoder.vhd
    Info (12022): Found design unit 1: led_encoder-behave
    Info (12023): Found entity 1: led_encoder
Info (12021): Found 2 design units, including 1 entities, in source file irdecoder.vhd
    Info (12022): Found design unit 1: irdecoder-behave
    Info (12023): Found entity 1: irdecoder
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir-behave
    Info (12023): Found entity 1: ir
Info (12021): Found 2 design units, including 1 entities, in source file grctrl.vhd
    Info (12022): Found design unit 1: grctrl-behave
    Info (12023): Found entity 1: grctrl
Info (12021): Found 2 design units, including 1 entities, in source file gr.vhd
    Info (12022): Found design unit 1: gr-behave
    Info (12023): Found entity 1: gr
Info (12021): Found 2 design units, including 1 entities, in source file dbufferb.vhd
    Info (12022): Found design unit 1: dbufferb-behave
    Info (12023): Found entity 1: dbufferb
Info (12021): Found 2 design units, including 1 entities, in source file dbuffera.vhd
    Info (12022): Found design unit 1: dbuffera-behave
    Info (12023): Found entity 1: dbuffera
Info (12021): Found 2 design units, including 1 entities, in source file data_bus.vhd
    Info (12022): Found design unit 1: data_bus-behave
    Info (12023): Found entity 1: data_bus
Info (12021): Found 3 design units, including 1 entities, in source file computer_8bits.vhd
    Info (12022): Found design unit 1: computer_components
    Info (12022): Found design unit 2: computer_8bits-behave
    Info (12023): Found entity 1: computer_8bits
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: clk_divider-behave
    Info (12023): Found entity 1: clk_divider
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behave
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file rom_new_rom.vhd
    Info (12022): Found design unit 1: rom_new_rom-SYN
    Info (12023): Found entity 1: rom_new_rom
Info (12021): Found 2 design units, including 1 entities, in source file tristate_8bits.vhd
    Info (12022): Found design unit 1: tristate_8bits-arch
    Info (12023): Found entity 1: tristate_8bits
Info (12021): Found 1 design units, including 1 entities, in source file rom_new.bdf
    Info (12023): Found entity 1: rom_new
Info (12021): Found 2 design units, including 1 entities, in source file monostable_trigger.vhd
    Info (12022): Found design unit 1: monostable_trigger-arch
    Info (12023): Found entity 1: monostable_trigger
Info (12021): Found 2 design units, including 1 entities, in source file ram_new_ram.vhd
    Info (12022): Found design unit 1: ram_new_ram-SYN
    Info (12023): Found entity 1: ram_new_ram
Info (12021): Found 1 design units, including 1 entities, in source file ram_new.bdf
    Info (12023): Found entity 1: ram_new
Info (12021): Found 2 design units, including 1 entities, in source file ram_ctrl.vhd
    Info (12022): Found design unit 1: ram_ctrl-arch
    Info (12023): Found entity 1: ram_ctrl
Info (12127): Elaborating entity "computer_8bits" for the top level hierarchy
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:U1"
Info (12128): Elaborating entity "data_bus" for hierarchy "data_bus:U2"
Info (12128): Elaborating entity "ram_new" for hierarchy "ram_new:U3"
Info (12128): Elaborating entity "tristate_8bits" for hierarchy "ram_new:U3|tristate_8bits:inst2"
Info (12128): Elaborating entity "ram_new_ram" for hierarchy "ram_new:U3|ram_new_ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kn3.tdf
    Info (12023): Found entity 1: altsyncram_2kn3
Info (12128): Elaborating entity "altsyncram_2kn3" for hierarchy "ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated"
Info (12128): Elaborating entity "ram_ctrl" for hierarchy "ram_new:U3|ram_ctrl:inst1"
Info (12128): Elaborating entity "rom_new" for hierarchy "rom_new:U4"
Info (12128): Elaborating entity "rom_new_rom" for hierarchy "rom_new:U4|rom_new_rom:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdr3.tdf
    Info (12023): Found entity 1: altsyncram_kdr3
Info (12128): Elaborating entity "altsyncram_kdr3" for hierarchy "rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated"
Info (12128): Elaborating entity "monostable_trigger" for hierarchy "rom_new:U4|monostable_trigger:inst3"
Info (12128): Elaborating entity "ir" for hierarchy "ir:U5"
Warning (10492): VHDL Process Statement warning at ir.vhd(30): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "irdecoder" for hierarchy "irdecoder:U6"
Info (12128): Elaborating entity "pc" for hierarchy "pc:U7"
Info (12128): Elaborating entity "alu" for hierarchy "alu:U8"
Warning (10492): VHDL Process Statement warning at alu.vhd(70): signal "alu_enalu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(70): signal "alu_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(71): signal "alu_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at alu.vhd(68): inferring latch(es) for signal or variable "zero_flag_latch", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "zero_flag_latch" at alu.vhd(68)
Info (12128): Elaborating entity "dbuffera" for hierarchy "dbuffera:U9"
Info (12128): Elaborating entity "dbufferb" for hierarchy "dbufferb:U10"
Info (10041): Inferred latch for "data_latch[0]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[1]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[2]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[3]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[4]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[5]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[6]" at dbufferb.vhd(15)
Info (10041): Inferred latch for "data_latch[7]" at dbufferb.vhd(15)
Info (12128): Elaborating entity "grctrl" for hierarchy "grctrl:U11"
Warning (10492): VHDL Process Statement warning at grctrl.vhd(15): signal "grc_grcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at grctrl.vhd(23): signal "grc_grcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at grctrl.vhd(37): signal "grc_grcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "gr" for hierarchy "gr:U12"
Info (12128): Elaborating entity "led_encoder" for hierarchy "led_encoder:U13"
Info (12128): Elaborating entity "statectrl" for hierarchy "statectrl:U14"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer grctrl:U11|Mux11
    Warning (19017): Found clock multiplexer ir:U5|ir_grcode[2]
    Warning (19017): Found clock multiplexer ir:U5|ir_grcode[3]
    Warning (19017): Found clock multiplexer grctrl:U11|Mux10
    Warning (19017): Found clock multiplexer grctrl:U11|Mux9
    Warning (19017): Found clock multiplexer grctrl:U11|Mux8
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "data_out[7]" into a selector
    Warning (13048): Converted tri-state node "data_out[6]" into a selector
    Warning (13048): Converted tri-state node "data_out[5]" into a selector
    Warning (13048): Converted tri-state node "data_out[4]" into a selector
    Warning (13048): Converted tri-state node "data_out[3]" into a selector
    Warning (13048): Converted tri-state node "data_out[2]" into a selector
    Warning (13048): Converted tri-state node "data_out[1]" into a selector
    Warning (13048): Converted tri-state node "data_out[0]" into a selector
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "led_encoder:U13|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:U8|Add2"
Info (12130): Elaborated megafunction instantiation "led_encoder:U13|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "led_encoder:U13|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r771.tdf
    Info (12023): Found entity 1: altsyncram_r771
Info (12130): Elaborated megafunction instantiation "alu:U8|lpm_add_sub:Add2"
Info (12133): Instantiated megafunction "alu:U8|lpm_add_sub:Add2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf
    Info (12023): Found entity 1: add_sub_cui
Warning (13012): Latch dbufferb:U10|data_latch[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13012): Latch dbufferb:U10|data_latch[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal statectrl:U14|dbfbin_latch
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sel[3]" is stuck at VCC
    Warning (13410): Pin "sel[4]" is stuck at VCC
    Warning (13410): Pin "sel[5]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 644 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 589 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sat Oct 13 19:05:24 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:43


