// Seed: 2898444873
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    output tri1 id_12
);
  wire id_14, id_15;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    inout tri id_2,
    input tri0 id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6
);
  wire [(  -1  ) : -1] id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_2,
      id_6,
      id_6,
      id_4,
      id_6,
      id_3,
      id_2,
      id_4,
      id_4,
      id_2
  );
endmodule
