
motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c4  00800100  00001a78  00001b0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a78  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  008002c4  008002c4  00001cd0  2**0
                  ALLOC
  3 .debug_aranges 00000220  00000000  00000000  00001cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000006a5  00000000  00000000  00001ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002ca0  00000000  00000000  00002595  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000015d3  00000000  00000000  00005235  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001ff5  00000000  00000000  00006808  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000570  00000000  00000000  00008800  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000089d  00000000  00000000  00008d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c62  00000000  00000000  0000960d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000a26f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 01 07 	jmp	0xe02	; 0xe02 <__vector_1>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 65 04 	jmp	0x8ca	; 0x8ca <__vector_5>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 65 07 	jmp	0xeca	; 0xeca <__vector_9>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__vector_11>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 f7 05 	jmp	0xbee	; 0xbee <__vector_15>
      40:	0c 94 92 03 	jmp	0x724	; 0x724 <__vector_16>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 1e 04 	jmp	0x83c	; 0x83c <__vector_25>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 7f 05 	jmp	0xafe	; 0xafe <__vector_32>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	12 e0       	ldi	r17, 0x02	; 2
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e8 e7       	ldi	r30, 0x78	; 120
      a8:	fa e1       	ldi	r31, 0x1A	; 26
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 3c       	cpi	r26, 0xC4	; 196
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	12 e0       	ldi	r17, 0x02	; 2
      bc:	a4 ec       	ldi	r26, 0xC4	; 196
      be:	b2 e0       	ldi	r27, 0x02	; 2
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	af 3e       	cpi	r26, 0xEF	; 239
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <main>
      ce:	0c 94 3a 0d 	jmp	0x1a74	; 0x1a74 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <DCMotor_Test>:




void DCMotor_Test(void)
{
      d6:	df 93       	push	r29
      d8:	cf 93       	push	r28
      da:	00 d0       	rcall	.+0      	; 0xdc <DCMotor_Test+0x6>
      dc:	00 d0       	rcall	.+0      	; 0xde <DCMotor_Test+0x8>
      de:	cd b7       	in	r28, 0x3d	; 61
      e0:	de b7       	in	r29, 0x3e	; 62
	PORTB5 = 1;
      e2:	2d 9a       	sbi	0x05, 5	; 5

void Delay(unsigned long Delay)
{
	volatile unsigned long i;

	for(i = 0; i < Delay; i++)
      e4:	19 82       	std	Y+1, r1	; 0x01
      e6:	1a 82       	std	Y+2, r1	; 0x02
      e8:	1b 82       	std	Y+3, r1	; 0x03
      ea:	1c 82       	std	Y+4, r1	; 0x04
      ec:	89 81       	ldd	r24, Y+1	; 0x01
      ee:	9a 81       	ldd	r25, Y+2	; 0x02
      f0:	ab 81       	ldd	r26, Y+3	; 0x03
      f2:	bc 81       	ldd	r27, Y+4	; 0x04
      f4:	84 36       	cpi	r24, 0x64	; 100
      f6:	91 05       	cpc	r25, r1
      f8:	a1 05       	cpc	r26, r1
      fa:	b1 05       	cpc	r27, r1
      fc:	e0 f4       	brcc	.+56     	; 0x136 <DCMotor_Test+0x60>
	{
		i = i;
      fe:	89 81       	ldd	r24, Y+1	; 0x01
     100:	9a 81       	ldd	r25, Y+2	; 0x02
     102:	ab 81       	ldd	r26, Y+3	; 0x03
     104:	bc 81       	ldd	r27, Y+4	; 0x04
     106:	89 83       	std	Y+1, r24	; 0x01
     108:	9a 83       	std	Y+2, r25	; 0x02
     10a:	ab 83       	std	Y+3, r26	; 0x03
     10c:	bc 83       	std	Y+4, r27	; 0x04

void Delay(unsigned long Delay)
{
	volatile unsigned long i;

	for(i = 0; i < Delay; i++)
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	9a 81       	ldd	r25, Y+2	; 0x02
     112:	ab 81       	ldd	r26, Y+3	; 0x03
     114:	bc 81       	ldd	r27, Y+4	; 0x04
     116:	01 96       	adiw	r24, 0x01	; 1
     118:	a1 1d       	adc	r26, r1
     11a:	b1 1d       	adc	r27, r1
     11c:	89 83       	std	Y+1, r24	; 0x01
     11e:	9a 83       	std	Y+2, r25	; 0x02
     120:	ab 83       	std	Y+3, r26	; 0x03
     122:	bc 83       	std	Y+4, r27	; 0x04
     124:	89 81       	ldd	r24, Y+1	; 0x01
     126:	9a 81       	ldd	r25, Y+2	; 0x02
     128:	ab 81       	ldd	r26, Y+3	; 0x03
     12a:	bc 81       	ldd	r27, Y+4	; 0x04
     12c:	84 36       	cpi	r24, 0x64	; 100
     12e:	91 05       	cpc	r25, r1
     130:	a1 05       	cpc	r26, r1
     132:	b1 05       	cpc	r27, r1
     134:	20 f3       	brcs	.-56     	; 0xfe <DCMotor_Test+0x28>
{
	PORTB5 = 1;
	Delay(100);
//	PORTB5 = 0;
//	Delay(1);
}
     136:	0f 90       	pop	r0
     138:	0f 90       	pop	r0
     13a:	0f 90       	pop	r0
     13c:	0f 90       	pop	r0
     13e:	cf 91       	pop	r28
     140:	df 91       	pop	r29
     142:	08 95       	ret

00000144 <Delay>:

void Delay(unsigned long Delay)
{
     144:	df 93       	push	r29
     146:	cf 93       	push	r28
     148:	00 d0       	rcall	.+0      	; 0x14a <Delay+0x6>
     14a:	00 d0       	rcall	.+0      	; 0x14c <Delay+0x8>
     14c:	cd b7       	in	r28, 0x3d	; 61
     14e:	de b7       	in	r29, 0x3e	; 62
     150:	9b 01       	movw	r18, r22
     152:	ac 01       	movw	r20, r24
	volatile unsigned long i;

	for(i = 0; i < Delay; i++)
     154:	19 82       	std	Y+1, r1	; 0x01
     156:	1a 82       	std	Y+2, r1	; 0x02
     158:	1b 82       	std	Y+3, r1	; 0x03
     15a:	1c 82       	std	Y+4, r1	; 0x04
     15c:	89 81       	ldd	r24, Y+1	; 0x01
     15e:	9a 81       	ldd	r25, Y+2	; 0x02
     160:	ab 81       	ldd	r26, Y+3	; 0x03
     162:	bc 81       	ldd	r27, Y+4	; 0x04
     164:	82 17       	cp	r24, r18
     166:	93 07       	cpc	r25, r19
     168:	a4 07       	cpc	r26, r20
     16a:	b5 07       	cpc	r27, r21
     16c:	e0 f4       	brcc	.+56     	; 0x1a6 <Delay+0x62>
	{
		i = i;
     16e:	89 81       	ldd	r24, Y+1	; 0x01
     170:	9a 81       	ldd	r25, Y+2	; 0x02
     172:	ab 81       	ldd	r26, Y+3	; 0x03
     174:	bc 81       	ldd	r27, Y+4	; 0x04
     176:	89 83       	std	Y+1, r24	; 0x01
     178:	9a 83       	std	Y+2, r25	; 0x02
     17a:	ab 83       	std	Y+3, r26	; 0x03
     17c:	bc 83       	std	Y+4, r27	; 0x04

void Delay(unsigned long Delay)
{
	volatile unsigned long i;

	for(i = 0; i < Delay; i++)
     17e:	89 81       	ldd	r24, Y+1	; 0x01
     180:	9a 81       	ldd	r25, Y+2	; 0x02
     182:	ab 81       	ldd	r26, Y+3	; 0x03
     184:	bc 81       	ldd	r27, Y+4	; 0x04
     186:	01 96       	adiw	r24, 0x01	; 1
     188:	a1 1d       	adc	r26, r1
     18a:	b1 1d       	adc	r27, r1
     18c:	89 83       	std	Y+1, r24	; 0x01
     18e:	9a 83       	std	Y+2, r25	; 0x02
     190:	ab 83       	std	Y+3, r26	; 0x03
     192:	bc 83       	std	Y+4, r27	; 0x04
     194:	89 81       	ldd	r24, Y+1	; 0x01
     196:	9a 81       	ldd	r25, Y+2	; 0x02
     198:	ab 81       	ldd	r26, Y+3	; 0x03
     19a:	bc 81       	ldd	r27, Y+4	; 0x04
     19c:	82 17       	cp	r24, r18
     19e:	93 07       	cpc	r25, r19
     1a0:	a4 07       	cpc	r26, r20
     1a2:	b5 07       	cpc	r27, r21
     1a4:	20 f3       	brcs	.-56     	; 0x16e <Delay+0x2a>
	{
		i = i;
	}
}
     1a6:	0f 90       	pop	r0
     1a8:	0f 90       	pop	r0
     1aa:	0f 90       	pop	r0
     1ac:	0f 90       	pop	r0
     1ae:	cf 91       	pop	r28
     1b0:	df 91       	pop	r29
     1b2:	08 95       	ret

000001b4 <CloseLoop_Control>:
double Kp = 0.01;
double Ki = 0.001;
double Kd = 0;

void CloseLoop_Control(void)
{
     1b4:	af 92       	push	r10
     1b6:	bf 92       	push	r11
     1b8:	cf 92       	push	r12
     1ba:	df 92       	push	r13
     1bc:	ef 92       	push	r14
     1be:	ff 92       	push	r15
     1c0:	0f 93       	push	r16
     1c2:	1f 93       	push	r17
     1c4:	cf 93       	push	r28
     1c6:	df 93       	push	r29
	static short PrevError = 0;
	static long ErrorSum = 0;

	short PWM_Duty;
	
	if(DCMotor.MeasuredFlag == 0)
     1c8:	80 91 ed 02 	lds	r24, 0x02ED
     1cc:	88 23       	and	r24, r24
     1ce:	59 f4       	brne	.+22     	; 0x1e6 <CloseLoop_Control+0x32>
	}

	DCMotor_SetDuty(PWM_Duty);

	PrevError = CurError;		// 이전 에러값을 현재 에러값으로 교체 
}
     1d0:	df 91       	pop	r29
     1d2:	cf 91       	pop	r28
     1d4:	1f 91       	pop	r17
     1d6:	0f 91       	pop	r16
     1d8:	ff 90       	pop	r15
     1da:	ef 90       	pop	r14
     1dc:	df 90       	pop	r13
     1de:	cf 90       	pop	r12
     1e0:	bf 90       	pop	r11
     1e2:	af 90       	pop	r10
     1e4:	08 95       	ret
	
	if(DCMotor.MeasuredFlag == 0)
	{
		return;
	}
	DCMotor.MeasuredFlag = 0;
     1e6:	10 92 ed 02 	sts	0x02ED, r1
	
	// calculate the motor signal according the PID equation.
	// the derivative and the integral are approximated using simple linear approximations.
	CurError = DCMotor.DesiredSpeed - DCMotor.MeasuredSpeed;
     1ea:	c0 91 e9 02 	lds	r28, 0x02E9
     1ee:	d0 91 ea 02 	lds	r29, 0x02EA
     1f2:	80 91 eb 02 	lds	r24, 0x02EB
     1f6:	90 91 ec 02 	lds	r25, 0x02EC
     1fa:	c8 1b       	sub	r28, r24
     1fc:	d9 0b       	sbc	r29, r25
	ErrorSum += CurError;
     1fe:	7e 01       	movw	r14, r28
     200:	00 27       	eor	r16, r16
     202:	f7 fc       	sbrc	r15, 7
     204:	00 95       	com	r16
     206:	10 2f       	mov	r17, r16
     208:	80 91 c8 02 	lds	r24, 0x02C8
     20c:	90 91 c9 02 	lds	r25, 0x02C9
     210:	a0 91 ca 02 	lds	r26, 0x02CA
     214:	b0 91 cb 02 	lds	r27, 0x02CB
     218:	8e 0d       	add	r24, r14
     21a:	9f 1d       	adc	r25, r15
     21c:	a0 1f       	adc	r26, r16
     21e:	b1 1f       	adc	r27, r17
     220:	80 93 c8 02 	sts	0x02C8, r24
     224:	90 93 c9 02 	sts	0x02C9, r25
     228:	a0 93 ca 02 	sts	0x02CA, r26
     22c:	b0 93 cb 02 	sts	0x02CB, r27
	PWM_Duty = DCMotor_GetDuty();
     230:	0e 94 2c 07 	call	0xe58	; 0xe58 <DCMotor_GetDuty>
	PWM_Duty = PWM_Duty + Kp * CurError + Ki*ErrorSum + Kd*(CurError - PrevError);
     234:	aa 27       	eor	r26, r26
     236:	97 fd       	sbrc	r25, 7
     238:	a0 95       	com	r26
     23a:	ba 2f       	mov	r27, r26
     23c:	bc 01       	movw	r22, r24
     23e:	cd 01       	movw	r24, r26
     240:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <__floatsisf>
     244:	5b 01       	movw	r10, r22
     246:	6c 01       	movw	r12, r24
     248:	c8 01       	movw	r24, r16
     24a:	b7 01       	movw	r22, r14
     24c:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <__floatsisf>
     250:	20 91 84 01 	lds	r18, 0x0184
     254:	30 91 85 01 	lds	r19, 0x0185
     258:	40 91 86 01 	lds	r20, 0x0186
     25c:	50 91 87 01 	lds	r21, 0x0187
     260:	0e 94 66 09 	call	0x12cc	; 0x12cc <__mulsf3>
     264:	9b 01       	movw	r18, r22
     266:	ac 01       	movw	r20, r24
     268:	c6 01       	movw	r24, r12
     26a:	b5 01       	movw	r22, r10
     26c:	0e 94 39 09 	call	0x1272	; 0x1272 <__addsf3>
     270:	7b 01       	movw	r14, r22
     272:	8c 01       	movw	r16, r24
     274:	60 91 c8 02 	lds	r22, 0x02C8
     278:	70 91 c9 02 	lds	r23, 0x02C9
     27c:	80 91 ca 02 	lds	r24, 0x02CA
     280:	90 91 cb 02 	lds	r25, 0x02CB
     284:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <__floatsisf>
     288:	20 91 88 01 	lds	r18, 0x0188
     28c:	30 91 89 01 	lds	r19, 0x0189
     290:	40 91 8a 01 	lds	r20, 0x018A
     294:	50 91 8b 01 	lds	r21, 0x018B
     298:	0e 94 66 09 	call	0x12cc	; 0x12cc <__mulsf3>
     29c:	9b 01       	movw	r18, r22
     29e:	ac 01       	movw	r20, r24
     2a0:	c8 01       	movw	r24, r16
     2a2:	b7 01       	movw	r22, r14
     2a4:	0e 94 39 09 	call	0x1272	; 0x1272 <__addsf3>
     2a8:	7b 01       	movw	r14, r22
     2aa:	8c 01       	movw	r16, r24
     2ac:	80 91 cc 02 	lds	r24, 0x02CC
     2b0:	90 91 cd 02 	lds	r25, 0x02CD
     2b4:	be 01       	movw	r22, r28
     2b6:	68 1b       	sub	r22, r24
     2b8:	79 0b       	sbc	r23, r25
     2ba:	88 27       	eor	r24, r24
     2bc:	77 fd       	sbrc	r23, 7
     2be:	80 95       	com	r24
     2c0:	98 2f       	mov	r25, r24
     2c2:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <__floatsisf>
     2c6:	20 91 c4 02 	lds	r18, 0x02C4
     2ca:	30 91 c5 02 	lds	r19, 0x02C5
     2ce:	40 91 c6 02 	lds	r20, 0x02C6
     2d2:	50 91 c7 02 	lds	r21, 0x02C7
     2d6:	0e 94 66 09 	call	0x12cc	; 0x12cc <__mulsf3>
     2da:	9b 01       	movw	r18, r22
     2dc:	ac 01       	movw	r20, r24
     2de:	c8 01       	movw	r24, r16
     2e0:	b7 01       	movw	r22, r14
     2e2:	0e 94 39 09 	call	0x1272	; 0x1272 <__addsf3>
     2e6:	0e 94 be 0a 	call	0x157c	; 0x157c <__fixsfsi>
     2ea:	cb 01       	movw	r24, r22
     2ec:	24 e0       	ldi	r18, 0x04	; 4
     2ee:	60 30       	cpi	r22, 0x00	; 0
     2f0:	72 07       	cpc	r23, r18
     2f2:	4c f4       	brge	.+18     	; 0x306 <CloseLoop_Control+0x152>
	else if(PWM_Duty > 1023)
	{
		PWM_Duty = 1023;
	}

	DCMotor_SetDuty(PWM_Duty);
     2f4:	97 fd       	sbrc	r25, 7
     2f6:	0a c0       	rjmp	.+20     	; 0x30c <CloseLoop_Control+0x158>
     2f8:	0e 94 2f 07 	call	0xe5e	; 0xe5e <DCMotor_SetDuty>

	PrevError = CurError;		// 이전 에러값을 현재 에러값으로 교체 
     2fc:	d0 93 cd 02 	sts	0x02CD, r29
     300:	c0 93 cc 02 	sts	0x02CC, r28
     304:	65 cf       	rjmp	.-310    	; 0x1d0 <CloseLoop_Control+0x1c>
	// calculate the motor signal according the PID equation.
	// the derivative and the integral are approximated using simple linear approximations.
	CurError = DCMotor.DesiredSpeed - DCMotor.MeasuredSpeed;
	ErrorSum += CurError;
	PWM_Duty = DCMotor_GetDuty();
	PWM_Duty = PWM_Duty + Kp * CurError + Ki*ErrorSum + Kd*(CurError - PrevError);
     306:	8f ef       	ldi	r24, 0xFF	; 255
     308:	93 e0       	ldi	r25, 0x03	; 3
     30a:	f4 cf       	rjmp	.-24     	; 0x2f4 <CloseLoop_Control+0x140>
	else if(PWM_Duty > 1023)
	{
		PWM_Duty = 1023;
	}

	DCMotor_SetDuty(PWM_Duty);
     30c:	80 e0       	ldi	r24, 0x00	; 0
     30e:	90 e0       	ldi	r25, 0x00	; 0
     310:	f3 cf       	rjmp	.-26     	; 0x2f8 <CloseLoop_Control+0x144>

00000312 <OpenLoop_Control>:
void OpenLoop_Control(void)
{
	unsigned short Duty;
	
	Duty = (unsigned long)DCMotor.DesiredSpeed * 1023 /DCMOTOR_MAX_RPM ;
	DCMotor_SetDuty(Duty);
     312:	60 91 e9 02 	lds	r22, 0x02E9
     316:	70 91 ea 02 	lds	r23, 0x02EA
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	2f ef       	ldi	r18, 0xFF	; 255
     320:	33 e0       	ldi	r19, 0x03	; 3
     322:	40 e0       	ldi	r20, 0x00	; 0
     324:	50 e0       	ldi	r21, 0x00	; 0
     326:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsi3>
     32a:	20 e1       	ldi	r18, 0x10	; 16
     32c:	37 e2       	ldi	r19, 0x27	; 39
     32e:	40 e0       	ldi	r20, 0x00	; 0
     330:	50 e0       	ldi	r21, 0x00	; 0
     332:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     336:	da 01       	movw	r26, r20
     338:	c9 01       	movw	r24, r18
     33a:	0e 94 2f 07 	call	0xe5e	; 0xe5e <DCMotor_SetDuty>
}
     33e:	08 95       	ret

00000340 <Speed_Calculation>:
		i = i;
	}
}

void Speed_Calculation(void)
{
     340:	df 93       	push	r29
     342:	cf 93       	push	r28
     344:	00 d0       	rcall	.+0      	; 0x346 <Speed_Calculation+0x6>
     346:	00 d0       	rcall	.+0      	; 0x348 <Speed_Calculation+0x8>
     348:	cd b7       	in	r28, 0x3d	; 61
     34a:	de b7       	in	r29, 0x3e	; 62
	unsigned long Time;

	static unsigned char Temp = 0;

	if(Capture_GetTime(&Time) == 0)
     34c:	ce 01       	movw	r24, r28
     34e:	01 96       	adiw	r24, 0x01	; 1
     350:	0e 94 bd 05 	call	0xb7a	; 0xb7a <Capture_GetTime>
     354:	88 23       	and	r24, r24
     356:	09 f4       	brne	.+2      	; 0x35a <Speed_Calculation+0x1a>
     358:	7d c0       	rjmp	.+250    	; 0x454 <Speed_Calculation+0x114>
	{
		return;
	}

	Time = Time * 600 / 14;
     35a:	69 81       	ldd	r22, Y+1	; 0x01
     35c:	7a 81       	ldd	r23, Y+2	; 0x02
     35e:	8b 81       	ldd	r24, Y+3	; 0x03
     360:	9c 81       	ldd	r25, Y+4	; 0x04
     362:	28 e5       	ldi	r18, 0x58	; 88
     364:	32 e0       	ldi	r19, 0x02	; 2
     366:	40 e0       	ldi	r20, 0x00	; 0
     368:	50 e0       	ldi	r21, 0x00	; 0
     36a:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsi3>
     36e:	2e e0       	ldi	r18, 0x0E	; 14
     370:	30 e0       	ldi	r19, 0x00	; 0
     372:	40 e0       	ldi	r20, 0x00	; 0
     374:	50 e0       	ldi	r21, 0x00	; 0
     376:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     37a:	29 83       	std	Y+1, r18	; 0x01
     37c:	3a 83       	std	Y+2, r19	; 0x02
     37e:	4b 83       	std	Y+3, r20	; 0x03
     380:	5c 83       	std	Y+4, r21	; 0x04

	DCMotor.MeasuredSpeed = Time;
     382:	c9 01       	movw	r24, r18
     384:	20 93 eb 02 	sts	0x02EB, r18
     388:	90 93 ec 02 	sts	0x02EC, r25
	DCMotor.MeasuredFlag = 1;
     38c:	81 e0       	ldi	r24, 0x01	; 1
     38e:	80 93 ed 02 	sts	0x02ED, r24

//	if((Temp % 4) == 0)
//	{
	UART_WriteString("<S>");
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	91 e0       	ldi	r25, 0x01	; 1
     396:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
	UART_WriteDecimal(Time);
     39a:	89 81       	ldd	r24, Y+1	; 0x01
     39c:	9a 81       	ldd	r25, Y+2	; 0x02
     39e:	0e 94 ff 04 	call	0x9fe	; 0x9fe <UART_WriteDecimal>
	FND_Write(Time  % 10, 0, 0);
     3a2:	69 81       	ldd	r22, Y+1	; 0x01
     3a4:	7a 81       	ldd	r23, Y+2	; 0x02
     3a6:	8b 81       	ldd	r24, Y+3	; 0x03
     3a8:	9c 81       	ldd	r25, Y+4	; 0x04
     3aa:	2a e0       	ldi	r18, 0x0A	; 10
     3ac:	30 e0       	ldi	r19, 0x00	; 0
     3ae:	40 e0       	ldi	r20, 0x00	; 0
     3b0:	50 e0       	ldi	r21, 0x00	; 0
     3b2:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     3b6:	86 2f       	mov	r24, r22
     3b8:	60 e0       	ldi	r22, 0x00	; 0
     3ba:	40 e0       	ldi	r20, 0x00	; 0
     3bc:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write(Time / 10 % 10, 1, 0);
     3c0:	69 81       	ldd	r22, Y+1	; 0x01
     3c2:	7a 81       	ldd	r23, Y+2	; 0x02
     3c4:	8b 81       	ldd	r24, Y+3	; 0x03
     3c6:	9c 81       	ldd	r25, Y+4	; 0x04
     3c8:	2a e0       	ldi	r18, 0x0A	; 10
     3ca:	30 e0       	ldi	r19, 0x00	; 0
     3cc:	40 e0       	ldi	r20, 0x00	; 0
     3ce:	50 e0       	ldi	r21, 0x00	; 0
     3d0:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     3d4:	ca 01       	movw	r24, r20
     3d6:	b9 01       	movw	r22, r18
     3d8:	2a e0       	ldi	r18, 0x0A	; 10
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	40 e0       	ldi	r20, 0x00	; 0
     3de:	50 e0       	ldi	r21, 0x00	; 0
     3e0:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     3e4:	86 2f       	mov	r24, r22
     3e6:	61 e0       	ldi	r22, 0x01	; 1
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write(Time / 100 % 10, 2, 0);
     3ee:	69 81       	ldd	r22, Y+1	; 0x01
     3f0:	7a 81       	ldd	r23, Y+2	; 0x02
     3f2:	8b 81       	ldd	r24, Y+3	; 0x03
     3f4:	9c 81       	ldd	r25, Y+4	; 0x04
     3f6:	24 e6       	ldi	r18, 0x64	; 100
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	40 e0       	ldi	r20, 0x00	; 0
     3fc:	50 e0       	ldi	r21, 0x00	; 0
     3fe:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     402:	ca 01       	movw	r24, r20
     404:	b9 01       	movw	r22, r18
     406:	2a e0       	ldi	r18, 0x0A	; 10
     408:	30 e0       	ldi	r19, 0x00	; 0
     40a:	40 e0       	ldi	r20, 0x00	; 0
     40c:	50 e0       	ldi	r21, 0x00	; 0
     40e:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     412:	86 2f       	mov	r24, r22
     414:	62 e0       	ldi	r22, 0x02	; 2
     416:	40 e0       	ldi	r20, 0x00	; 0
     418:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write(Time / 1000 % 10, 3, 0);		
     41c:	69 81       	ldd	r22, Y+1	; 0x01
     41e:	7a 81       	ldd	r23, Y+2	; 0x02
     420:	8b 81       	ldd	r24, Y+3	; 0x03
     422:	9c 81       	ldd	r25, Y+4	; 0x04
     424:	28 ee       	ldi	r18, 0xE8	; 232
     426:	33 e0       	ldi	r19, 0x03	; 3
     428:	40 e0       	ldi	r20, 0x00	; 0
     42a:	50 e0       	ldi	r21, 0x00	; 0
     42c:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     430:	ca 01       	movw	r24, r20
     432:	b9 01       	movw	r22, r18
     434:	2a e0       	ldi	r18, 0x0A	; 10
     436:	30 e0       	ldi	r19, 0x00	; 0
     438:	40 e0       	ldi	r20, 0x00	; 0
     43a:	50 e0       	ldi	r21, 0x00	; 0
     43c:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     440:	86 2f       	mov	r24, r22
     442:	63 e0       	ldi	r22, 0x03	; 3
     444:	40 e0       	ldi	r20, 0x00	; 0
     446:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
//	}
	Temp++;
     44a:	80 91 ce 02 	lds	r24, 0x02CE
     44e:	8f 5f       	subi	r24, 0xFF	; 255
     450:	80 93 ce 02 	sts	0x02CE, r24
}
     454:	0f 90       	pop	r0
     456:	0f 90       	pop	r0
     458:	0f 90       	pop	r0
     45a:	0f 90       	pop	r0
     45c:	cf 91       	pop	r28
     45e:	df 91       	pop	r29
     460:	08 95       	ret

00000462 <UART_Control>:
//	}

}

void UART_Control(void)
{
     462:	df 93       	push	r29
     464:	cf 93       	push	r28
     466:	0f 92       	push	r0
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
	unsigned char Data;
	
	if(UART_GetData(&Data) == 0)
     46c:	ce 01       	movw	r24, r28
     46e:	01 96       	adiw	r24, 0x01	; 1
     470:	0e 94 73 05 	call	0xae6	; 0xae6 <UART_GetData>
     474:	88 23       	and	r24, r24
     476:	49 f0       	breq	.+18     	; 0x48a <UART_Control+0x28>
	{
		return;
	}

	switch(Data)
     478:	89 81       	ldd	r24, Y+1	; 0x01
     47a:	86 34       	cpi	r24, 0x46	; 70
     47c:	99 f0       	breq	.+38     	; 0x4a4 <UART_Control+0x42>
     47e:	87 34       	cpi	r24, 0x47	; 71
     480:	40 f0       	brcs	.+16     	; 0x492 <UART_Control+0x30>
     482:	83 35       	cpi	r24, 0x53	; 83
     484:	e1 f0       	breq	.+56     	; 0x4be <UART_Control+0x5c>
     486:	84 35       	cpi	r24, 0x54	; 84
     488:	a1 f0       	breq	.+40     	; 0x4b2 <UART_Control+0x50>
			break;
		default :
			break;
	}	

}
     48a:	0f 90       	pop	r0
     48c:	cf 91       	pop	r28
     48e:	df 91       	pop	r29
     490:	08 95       	ret
	if(UART_GetData(&Data) == 0)
	{
		return;
	}

	switch(Data)
     492:	82 34       	cpi	r24, 0x42	; 66
     494:	d1 f7       	brne	.-12     	; 0x48a <UART_Control+0x28>
			break;			
		case 'F' :			// 모터 방향 : 정방향 
			DCMotor_SetDirection(0);
			break;
		case 'B' :			// 모터 방향 : 부방향 
			DCMotor_SetDirection(1);
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <DCMotor_SetDirection>
			break;
		default :
			break;
	}	

}
     49c:	0f 90       	pop	r0
     49e:	cf 91       	pop	r28
     4a0:	df 91       	pop	r29
     4a2:	08 95       	ret
			break;
		case 'T' :			// 모터 정지  
			DCMotor_Stop();
			break;			
		case 'F' :			// 모터 방향 : 정방향 
			DCMotor_SetDirection(0);
     4a4:	80 e0       	ldi	r24, 0x00	; 0
     4a6:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <DCMotor_SetDirection>
			break;
		default :
			break;
	}	

}
     4aa:	0f 90       	pop	r0
     4ac:	cf 91       	pop	r28
     4ae:	df 91       	pop	r29
     4b0:	08 95       	ret
	{
		case 'S' :			// 모터 시작 
			DCMotor_Start();
			break;
		case 'T' :			// 모터 정지  
			DCMotor_Stop();
     4b2:	0e 94 29 07 	call	0xe52	; 0xe52 <DCMotor_Stop>
			break;
		default :
			break;
	}	

}
     4b6:	0f 90       	pop	r0
     4b8:	cf 91       	pop	r28
     4ba:	df 91       	pop	r29
     4bc:	08 95       	ret
	}

	switch(Data)
	{
		case 'S' :			// 모터 시작 
			DCMotor_Start();
     4be:	0e 94 32 07 	call	0xe64	; 0xe64 <DCMotor_Start>
			break;
		default :
			break;
	}	

}
     4c2:	0f 90       	pop	r0
     4c4:	cf 91       	pop	r28
     4c6:	df 91       	pop	r29
     4c8:	08 95       	ret

000004ca <Volume_Control>:

	}
}

void Volume_Control(void)
{
     4ca:	df 93       	push	r29
     4cc:	cf 93       	push	r28
     4ce:	00 d0       	rcall	.+0      	; 0x4d0 <Volume_Control+0x6>
     4d0:	cd b7       	in	r28, 0x3d	; 61
     4d2:	de b7       	in	r29, 0x3e	; 62
	unsigned short Volume;
//	static unsigned char Temp = 0;
	
	if(Volume_GetData(&Volume) == 0)
     4d4:	ce 01       	movw	r24, r28
     4d6:	01 96       	adiw	r24, 0x01	; 1
     4d8:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Volume_GetData>
     4dc:	88 23       	and	r24, r24
     4de:	01 f1       	breq	.+64     	; 0x520 <Volume_Control+0x56>
	{
		return;
	}

	DCMotor.DesiredSpeed = (unsigned long) Volume * DCMOTOR_MAX_RPM / 1023;
     4e0:	69 81       	ldd	r22, Y+1	; 0x01
     4e2:	7a 81       	ldd	r23, Y+2	; 0x02
     4e4:	80 e0       	ldi	r24, 0x00	; 0
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	20 e1       	ldi	r18, 0x10	; 16
     4ea:	37 e2       	ldi	r19, 0x27	; 39
     4ec:	40 e0       	ldi	r20, 0x00	; 0
     4ee:	50 e0       	ldi	r21, 0x00	; 0
     4f0:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsi3>
     4f4:	2f ef       	ldi	r18, 0xFF	; 255
     4f6:	33 e0       	ldi	r19, 0x03	; 3
     4f8:	40 e0       	ldi	r20, 0x00	; 0
     4fa:	50 e0       	ldi	r21, 0x00	; 0
     4fc:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__udivmodsi4>
     500:	30 93 ea 02 	sts	0x02EA, r19
     504:	20 93 e9 02 	sts	0x02E9, r18
	//DCMotor_SetDuty(Volume);

//	if((Temp % 4) == 0)
//	{	
	cli();			// 인터럽트에 의해 선점되는 것을 막음 : 데이터의 순서가 바뀔수가 있음 
     508:	f8 94       	cli
	UART_WriteString("<D>");
     50a:	84 e0       	ldi	r24, 0x04	; 4
     50c:	91 e0       	ldi	r25, 0x01	; 1
     50e:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
	UART_WriteDecimal(DCMotor.DesiredSpeed);
     512:	80 91 e9 02 	lds	r24, 0x02E9
     516:	90 91 ea 02 	lds	r25, 0x02EA
     51a:	0e 94 ff 04 	call	0x9fe	; 0x9fe <UART_WriteDecimal>
	sei();
     51e:	78 94       	sei
//	}

}
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
     524:	cf 91       	pop	r28
     526:	df 91       	pop	r29
     528:	08 95       	ret

0000052a <Key_Control>:

void Key_Control(void)
{
	KEY_CODE Key;
	
	Key = Key_GetKey();
     52a:	0e 94 8e 04 	call	0x91c	; 0x91c <Key_GetKey>

	if(Key == KEY_NOTHING)
     52e:	88 23       	and	r24, r24
     530:	41 f0       	breq	.+16     	; 0x542 <Key_Control+0x18>
	{
		return;
	}

	switch(Key)
     532:	83 30       	cpi	r24, 0x03	; 3
     534:	91 f0       	breq	.+36     	; 0x55a <Key_Control+0x30>
     536:	84 30       	cpi	r24, 0x04	; 4
     538:	28 f0       	brcs	.+10     	; 0x544 <Key_Control+0x1a>
     53a:	84 30       	cpi	r24, 0x04	; 4
     53c:	d1 f0       	breq	.+52     	; 0x572 <Key_Control+0x48>
     53e:	85 30       	cpi	r24, 0x05	; 5
     540:	89 f0       	breq	.+34     	; 0x564 <Key_Control+0x3a>
     542:	08 95       	ret
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	e9 f0       	breq	.+58     	; 0x582 <Key_Control+0x58>
     548:	82 30       	cpi	r24, 0x02	; 2
     54a:	d9 f7       	brne	.-10     	; 0x542 <Key_Control+0x18>
	{
		case KEY_UP :
			DCMotor_Start();
     54c:	0e 94 32 07 	call	0xe64	; 0xe64 <DCMotor_Start>
			UART_WriteString("\r\nKey-Up");
     550:	88 e0       	ldi	r24, 0x08	; 8
     552:	91 e0       	ldi	r25, 0x01	; 1
     554:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
     558:	08 95       	ret
		case KEY_RIGHT :
			DCMotor_SetDirection(1);
			UART_WriteString("\r\nKey-Right");
			break;
		case KEY_CENTER :
			UART_WriteString("\r\nKey-Center");
     55a:	83 e3       	ldi	r24, 0x33	; 51
     55c:	91 e0       	ldi	r25, 0x01	; 1
     55e:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
     562:	08 95       	ret
		case KEY_UP :
			DCMotor_Start();
			UART_WriteString("\r\nKey-Up");
			break;
		case KEY_DOWN :
			DCMotor_Stop();
     564:	0e 94 29 07 	call	0xe52	; 0xe52 <DCMotor_Stop>
			UART_WriteString("\r\nKey-Down");
     568:	81 e1       	ldi	r24, 0x11	; 17
     56a:	91 e0       	ldi	r25, 0x01	; 1
     56c:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
     570:	08 95       	ret
			break;			
		case KEY_LEFT :
			DCMotor_SetDirection(0);
     572:	80 e0       	ldi	r24, 0x00	; 0
     574:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <DCMotor_SetDirection>
			UART_WriteString("\r\nKey-Left");
     578:	8c e1       	ldi	r24, 0x1C	; 28
     57a:	91 e0       	ldi	r25, 0x01	; 1
     57c:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
     580:	08 95       	ret
			break;
		case KEY_RIGHT :
			DCMotor_SetDirection(1);
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <DCMotor_SetDirection>
			UART_WriteString("\r\nKey-Right");
     588:	87 e2       	ldi	r24, 0x27	; 39
     58a:	91 e0       	ldi	r25, 0x01	; 1
     58c:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
     590:	08 95       	ret

00000592 <Init>:
* @return	void			
*/
void Init(void)
{
	/* 드라이버 초기화 */
	LED_Init();
     592:	0e 94 1a 03 	call	0x634	; 0x634 <LED_Init>
	FND_Init();
     596:	0e 94 50 03 	call	0x6a0	; 0x6a0 <FND_Init>
	UART_Init();
     59a:	0e 94 c2 04 	call	0x984	; 0x984 <UART_Init>
	ADC_Init();
     59e:	0e 94 c6 03 	call	0x78c	; 0x78c <ADC_Init>
	Key_Init();
     5a2:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <Key_Init>
//	PWM_Init(PWM_CH_A);
//	PWM_SetDuty(512);
//	PWM_A_Enable();
	DCMotor_Init();	
     5a6:	0e 94 35 07 	call	0xe6a	; 0xe6a <DCMotor_Init>
	Capture_Init();
     5aa:	0e 94 92 05 	call	0xb24	; 0xb24 <Capture_Init>
	Volume_Init();
     5ae:	0e 94 4b 07 	call	0xe96	; 0xe96 <Volume_Init>


	DCMotor.DesiredSpeed = 0;
	DCMotor.DesiredSpeed = 0;
     5b2:	10 92 ea 02 	sts	0x02EA, r1
     5b6:	10 92 e9 02 	sts	0x02E9, r1
	DCMotor.MeasuredFlag = 0;
     5ba:	10 92 ed 02 	sts	0x02ED, r1
	

}
     5be:	08 95       	ret

000005c0 <main>:
* @return	int			
*/
int main(void)
{

	Init();
     5c0:	0e 94 c9 02 	call	0x592	; 0x592 <Init>

	LED0_On(0);
     5c4:	80 e0       	ldi	r24, 0x00	; 0
     5c6:	0e 94 21 03 	call	0x642	; 0x642 <LED0_On>
	LED1_On(1);
     5ca:	81 e0       	ldi	r24, 0x01	; 1
     5cc:	0e 94 2c 03 	call	0x658	; 0x658 <LED1_On>
	LED2_On(0);
     5d0:	80 e0       	ldi	r24, 0x00	; 0
     5d2:	0e 94 38 03 	call	0x670	; 0x670 <LED2_On>
	LED3_On(1);
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	0e 94 45 03 	call	0x68a	; 0x68a <LED3_On>
	
	
	FND_Write( 0, 0, 0);
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	60 e0       	ldi	r22, 0x00	; 0
     5e0:	40 e0       	ldi	r20, 0x00	; 0
     5e2:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write( 1, 1, 0);
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	61 e0       	ldi	r22, 0x01	; 1
     5ea:	40 e0       	ldi	r20, 0x00	; 0
     5ec:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write( 2, 2, 0);
     5f0:	82 e0       	ldi	r24, 0x02	; 2
     5f2:	62 e0       	ldi	r22, 0x02	; 2
     5f4:	40 e0       	ldi	r20, 0x00	; 0
     5f6:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>
	FND_Write( 3, 3, 0);
     5fa:	83 e0       	ldi	r24, 0x03	; 3
     5fc:	63 e0       	ldi	r22, 0x03	; 3
     5fe:	40 e0       	ldi	r20, 0x00	; 0
     600:	0e 94 85 03 	call	0x70a	; 0x70a <FND_Write>

	UART_WriteString("\r\n===============================");
     604:	80 e4       	ldi	r24, 0x40	; 64
     606:	91 e0       	ldi	r25, 0x01	; 1
     608:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
	UART_WriteString("\r\n= DC Motor 제어 프로그램 V1.0 =");
     60c:	82 e6       	ldi	r24, 0x62	; 98
     60e:	91 e0       	ldi	r25, 0x01	; 1
     610:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
	UART_WriteString("\r\n===============================");	
     614:	80 e4       	ldi	r24, 0x40	; 64
     616:	91 e0       	ldi	r25, 0x01	; 1
     618:	0e 94 64 05 	call	0xac8	; 0xac8 <UART_WriteString>
//	PORTB2 = 0;
//	PORTB5 = 0;
//	DDB2 = 1;
//	DDB5 = 1;

	sei();
     61c:	78 94       	sei
	
	while(1)
	{
		//DCMotor_Test();
		Key_Control();
     61e:	0e 94 95 02 	call	0x52a	; 0x52a <Key_Control>
		Speed_Calculation();	
     622:	0e 94 a0 01 	call	0x340	; 0x340 <Speed_Calculation>
		Volume_Control();
     626:	0e 94 65 02 	call	0x4ca	; 0x4ca <Volume_Control>
		UART_Control();
     62a:	0e 94 31 02 	call	0x462	; 0x462 <UART_Control>
		//OpenLoop_Control();	
		CloseLoop_Control();
     62e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CloseLoop_Control>
     632:	f5 cf       	rjmp	.-22     	; 0x61e <main+0x5e>

00000634 <LED_Init>:
* @return	void			
*/
void LED_Init(void)
{
	// 포트 초기화 
	PORTC &= 0x0F;			// PORTC4 ~ 7에 0 출력
     634:	88 b1       	in	r24, 0x08	; 8
     636:	8f 70       	andi	r24, 0x0F	; 15
     638:	88 b9       	out	0x08, r24	; 8
	DDRC |= 0xF0;			// PORTC4 ~ 7를 출력핀으로 만듬.
     63a:	87 b1       	in	r24, 0x07	; 7
     63c:	80 6f       	ori	r24, 0xF0	; 240
     63e:	87 b9       	out	0x07, r24	; 7
}
     640:	08 95       	ret

00000642 <LED0_On>:
* @remarks
* @param	unsigned char Data		: On/Off 데이터 
* @return	void			
*/
void LED0_On(unsigned char OnOff)
{
     642:	98 2f       	mov	r25, r24
	PORTC4 = (OnOff)? 1 : 0;
     644:	81 11       	cpse	r24, r1
     646:	91 e0       	ldi	r25, 0x01	; 1
     648:	91 70       	andi	r25, 0x01	; 1
     64a:	92 95       	swap	r25
     64c:	90 7f       	andi	r25, 0xF0	; 240
     64e:	88 b1       	in	r24, 0x08	; 8
     650:	8f 7e       	andi	r24, 0xEF	; 239
     652:	89 2b       	or	r24, r25
     654:	88 b9       	out	0x08, r24	; 8
}
     656:	08 95       	ret

00000658 <LED1_On>:
* @remarks
* @param	unsigned char Data		: On/Off 데이터 
* @return	void			
*/
void LED1_On(unsigned char OnOff)
{
     658:	98 2f       	mov	r25, r24
	PORTC5 = (OnOff)? 1 : 0;
     65a:	81 11       	cpse	r24, r1
     65c:	91 e0       	ldi	r25, 0x01	; 1
     65e:	91 70       	andi	r25, 0x01	; 1
     660:	92 95       	swap	r25
     662:	99 0f       	add	r25, r25
     664:	90 7e       	andi	r25, 0xE0	; 224
     666:	88 b1       	in	r24, 0x08	; 8
     668:	8f 7d       	andi	r24, 0xDF	; 223
     66a:	89 2b       	or	r24, r25
     66c:	88 b9       	out	0x08, r24	; 8
}
     66e:	08 95       	ret

00000670 <LED2_On>:
* @remarks
* @param	unsigned char Data		: On/Off 데이터 
* @return	void			
*/
void LED2_On(unsigned char OnOff)
{
     670:	98 2f       	mov	r25, r24
	PORTC6 = (OnOff)? 1 : 0;
     672:	81 11       	cpse	r24, r1
     674:	91 e0       	ldi	r25, 0x01	; 1
     676:	91 70       	andi	r25, 0x01	; 1
     678:	92 95       	swap	r25
     67a:	99 0f       	add	r25, r25
     67c:	99 0f       	add	r25, r25
     67e:	90 7c       	andi	r25, 0xC0	; 192
     680:	88 b1       	in	r24, 0x08	; 8
     682:	8f 7b       	andi	r24, 0xBF	; 191
     684:	89 2b       	or	r24, r25
     686:	88 b9       	out	0x08, r24	; 8
}
     688:	08 95       	ret

0000068a <LED3_On>:
* @remarks
* @param	unsigned char Data		: On/Off 데이터 
* @return	void			
*/
void LED3_On(unsigned char OnOff)
{
     68a:	98 2f       	mov	r25, r24
	PORTC7 = (OnOff)? 1 : 0;
     68c:	81 11       	cpse	r24, r1
     68e:	91 e0       	ldi	r25, 0x01	; 1
     690:	97 95       	ror	r25
     692:	99 27       	eor	r25, r25
     694:	97 95       	ror	r25
     696:	88 b1       	in	r24, 0x08	; 8
     698:	8f 77       	andi	r24, 0x7F	; 127
     69a:	89 2b       	or	r24, r25
     69c:	88 b9       	out	0x08, r24	; 8
}
     69e:	08 95       	ret

000006a0 <FND_Init>:
* @return	void			
*/
void FND_Init(void)
{
	/***** 포트 초기화 *****/
	PORTA = 0xFF;		// DATA0 ~ 7 에 0 출력 
     6a0:	8f ef       	ldi	r24, 0xFF	; 255
     6a2:	82 b9       	out	0x02, r24	; 2
	DDRA = 0xFF;		// PORTA를 출력 핀으로 만듬 
     6a4:	81 b9       	out	0x01, r24	; 1
	PORTC |= 0x0F;		// FND0~ 3에 1 출력 
     6a6:	88 b1       	in	r24, 0x08	; 8
     6a8:	8f 60       	ori	r24, 0x0F	; 15
     6aa:	88 b9       	out	0x08, r24	; 8
	DDRC |= 0x0F;		// FND0 ~ 3을 출력핀으로 만듬 
     6ac:	87 b1       	in	r24, 0x07	; 7
     6ae:	8f 60       	ori	r24, 0x0F	; 15
     6b0:	87 b9       	out	0x07, r24	; 7

	/***** 타이머0 초기화 *****/
	/* CTC 모드 */ 
	WGM01 = 1;
     6b2:	84 b5       	in	r24, 0x24	; 36
     6b4:	88 60       	ori	r24, 0x08	; 8
     6b6:	84 bd       	out	0x24, r24	; 36
	WGM00 = 0;
     6b8:	84 b5       	in	r24, 0x24	; 36
     6ba:	8f 7b       	andi	r24, 0xBF	; 191
     6bc:	84 bd       	out	0x24, r24	; 36
	/* 1/1024 분주 */ 
	CS02 = 1;
     6be:	84 b5       	in	r24, 0x24	; 36
     6c0:	84 60       	ori	r24, 0x04	; 4
     6c2:	84 bd       	out	0x24, r24	; 36
	CS01 = 0;
     6c4:	84 b5       	in	r24, 0x24	; 36
     6c6:	8d 7f       	andi	r24, 0xFD	; 253
     6c8:	84 bd       	out	0x24, r24	; 36
	CS00 = 1;
     6ca:	84 b5       	in	r24, 0x24	; 36
     6cc:	81 60       	ori	r24, 0x01	; 1
     6ce:	84 bd       	out	0x24, r24	; 36
	/* OCR레지스터 설정 (5ms으로) */
	OCR0A = TIMER0_5MS;
     6d0:	8d e4       	ldi	r24, 0x4D	; 77
     6d2:	87 bd       	out	0x27, r24	; 39
	/* 인터럽트 활성화 */ 
	OCIE0A = 1;
     6d4:	ee e6       	ldi	r30, 0x6E	; 110
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	80 81       	ld	r24, Z
     6da:	82 60       	ori	r24, 0x02	; 2
     6dc:	80 83       	st	Z, r24
}
     6de:	08 95       	ret

000006e0 <FND_On>:
* @return	void			
*/
void FND_On(unsigned char Data, unsigned char Location, unsigned char Dot)
{
	// Segment(숫자)에 데이터를 쓴다.
	 Data = FNDFont[Data];
     6e0:	e8 2f       	mov	r30, r24
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	e4 57       	subi	r30, 0x74	; 116
     6e6:	fe 4f       	sbci	r31, 0xFE	; 254
     6e8:	e0 81       	ld	r30, Z
	// Dot 를 계산한다. 
	if(Dot != 0)
     6ea:	41 11       	cpse	r20, r1
	{
		Data &= 0x7F;
     6ec:	ef 77       	andi	r30, 0x7F	; 127
	}
	PORTA = Data;
     6ee:	e2 b9       	out	0x02, r30	; 2
	
	// Common(위치)에 데이터를 쓴다. 
	PORTC = (PORTC | 0x0F) & (~(1 << Location));
     6f0:	28 b1       	in	r18, 0x08	; 8
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	02 c0       	rjmp	.+4      	; 0x6fc <FND_On+0x1c>
     6f8:	88 0f       	add	r24, r24
     6fa:	99 1f       	adc	r25, r25
     6fc:	6a 95       	dec	r22
     6fe:	e2 f7       	brpl	.-8      	; 0x6f8 <FND_On+0x18>
     700:	80 95       	com	r24
     702:	2f 60       	ori	r18, 0x0F	; 15
     704:	82 23       	and	r24, r18
     706:	88 b9       	out	0x08, r24	; 8
}
     708:	08 95       	ret

0000070a <FND_Write>:
* @param	unsigned char Dot		: 점 표시(0 : 표시안함 , 1 : 표시) 
* @return	void			
*/
void FND_Write(unsigned char Data, unsigned char Location, unsigned char Dot)
{
	 Data = FNDFont[Data];
     70a:	e8 2f       	mov	r30, r24
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	e4 57       	subi	r30, 0x74	; 116
     710:	fe 4f       	sbci	r31, 0xFE	; 254
     712:	80 81       	ld	r24, Z
	// Dot 를 계산한다. 
	if(Dot != 0)
     714:	41 11       	cpse	r20, r1
	{
		Data &= 0x7F;
     716:	8f 77       	andi	r24, 0x7F	; 127
	}	
	FNDData[Location] = Data;		
     718:	e6 2f       	mov	r30, r22
     71a:	f0 e0       	ldi	r31, 0x00	; 0
     71c:	e9 56       	subi	r30, 0x69	; 105
     71e:	fe 4f       	sbci	r31, 0xFE	; 254
     720:	80 83       	st	Z, r24
}
     722:	08 95       	ret

00000724 <__vector_16>:
* @param	TIMER0_COMP_vect	: 인터럽트 백터 번호 

* @return	void			
*/
ISR(TIMER0_COMP_vect)
{
     724:	1f 92       	push	r1
     726:	0f 92       	push	r0
     728:	0f b6       	in	r0, 0x3f	; 63
     72a:	0f 92       	push	r0
     72c:	0b b6       	in	r0, 0x3b	; 59
     72e:	0f 92       	push	r0
     730:	11 24       	eor	r1, r1
     732:	2f 93       	push	r18
     734:	3f 93       	push	r19
     736:	4f 93       	push	r20
     738:	8f 93       	push	r24
     73a:	9f 93       	push	r25
     73c:	ef 93       	push	r30
     73e:	ff 93       	push	r31

	static unsigned char LoopNum = 0;

	LoopNum++;
	LoopNum = LoopNum % FND_NUMBER;
     740:	20 91 cf 02 	lds	r18, 0x02CF
     744:	2f 5f       	subi	r18, 0xFF	; 255
     746:	23 70       	andi	r18, 0x03	; 3
     748:	20 93 cf 02 	sts	0x02CF, r18

	/* Segment 값 출력 */
	PORTA = FNDData[LoopNum];
     74c:	30 e0       	ldi	r19, 0x00	; 0
     74e:	f9 01       	movw	r30, r18
     750:	e9 56       	subi	r30, 0x69	; 105
     752:	fe 4f       	sbci	r31, 0xFE	; 254
     754:	80 81       	ld	r24, Z
     756:	82 b9       	out	0x02, r24	; 2

	/* Common 값 출력 */
	PORTC = (PORTC | 0x0F) & (~(1 << LoopNum));
     758:	48 b1       	in	r20, 0x08	; 8
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	02 c0       	rjmp	.+4      	; 0x764 <__vector_16+0x40>
     760:	88 0f       	add	r24, r24
     762:	99 1f       	adc	r25, r25
     764:	2a 95       	dec	r18
     766:	e2 f7       	brpl	.-8      	; 0x760 <__vector_16+0x3c>
     768:	80 95       	com	r24
     76a:	4f 60       	ori	r20, 0x0F	; 15
     76c:	84 23       	and	r24, r20
     76e:	88 b9       	out	0x08, r24	; 8

}
     770:	ff 91       	pop	r31
     772:	ef 91       	pop	r30
     774:	9f 91       	pop	r25
     776:	8f 91       	pop	r24
     778:	4f 91       	pop	r20
     77a:	3f 91       	pop	r19
     77c:	2f 91       	pop	r18
     77e:	0f 90       	pop	r0
     780:	0b be       	out	0x3b, r0	; 59
     782:	0f 90       	pop	r0
     784:	0f be       	out	0x3f, r0	; 63
     786:	0f 90       	pop	r0
     788:	1f 90       	pop	r1
     78a:	18 95       	reti

0000078c <ADC_Init>:
*/
void ADC_Init(void)
{
	// 레지스터 초기화
	// 레퍼런스 전압 : AVCC 
	REFS1 = 0;
     78c:	ec e7       	ldi	r30, 0x7C	; 124
     78e:	f0 e0       	ldi	r31, 0x00	; 0
     790:	80 81       	ld	r24, Z
     792:	8f 77       	andi	r24, 0x7F	; 127
     794:	80 83       	st	Z, r24
	REFS0 = 1;
     796:	80 81       	ld	r24, Z
     798:	80 64       	ori	r24, 0x40	; 64
     79a:	80 83       	st	Z, r24
	// 데이터 정렬 
	ADLAR = 0;	// 오른쪽 정렬 
     79c:	80 81       	ld	r24, Z
     79e:	8f 7d       	andi	r24, 0xDF	; 223
     7a0:	80 83       	st	Z, r24
	// ADC 활성화 
	ADEN = 1;
     7a2:	ea e7       	ldi	r30, 0x7A	; 122
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	80 81       	ld	r24, Z
     7a8:	80 68       	ori	r24, 0x80	; 128
     7aa:	80 83       	st	Z, r24
	// 인터럽트 활성화 
	ADIE = 1;
     7ac:	80 81       	ld	r24, Z
     7ae:	88 60       	ori	r24, 0x08	; 8
     7b0:	80 83       	st	Z, r24
	// 클럭 분주 : 100 = 1/16 
	ADPS2 = 1;
     7b2:	80 81       	ld	r24, Z
     7b4:	84 60       	ori	r24, 0x04	; 4
     7b6:	80 83       	st	Z, r24
	ADPS1 = 0;
     7b8:	80 81       	ld	r24, Z
     7ba:	8d 7f       	andi	r24, 0xFD	; 253
     7bc:	80 83       	st	Z, r24
	ADPS0 = 0;
     7be:	80 81       	ld	r24, Z
     7c0:	8e 7f       	andi	r24, 0xFE	; 254
     7c2:	80 83       	st	Z, r24
}
     7c4:	08 95       	ret

000007c6 <ADC_Start>:
* @remarks
* @param	unsigned char Channel	: ADC할 채널
* @return	void			
*/
void ADC_Start(unsigned char Channel)
{
     7c6:	98 2f       	mov	r25, r24
	  
	while(ADSC);		// ADC 가 완료 될 때까지 기다린다.		
     7c8:	80 91 7a 00 	lds	r24, 0x007A
     7cc:	86 fd       	sbrc	r24, 6
     7ce:	fc cf       	rjmp	.-8      	; 0x7c8 <ADC_Start+0x2>

	ADMUX = (ADMUX & 0xE0) | Channel;	// ADC 채널을 설정한다. 
     7d0:	80 91 7c 00 	lds	r24, 0x007C
     7d4:	80 7e       	andi	r24, 0xE0	; 224
     7d6:	89 2b       	or	r24, r25
     7d8:	80 93 7c 00 	sts	0x007C, r24
	
	ADSC = 1;			// ADC 를 시작한다. 	
     7dc:	80 91 7a 00 	lds	r24, 0x007A
     7e0:	80 64       	ori	r24, 0x40	; 64
     7e2:	80 93 7a 00 	sts	0x007A, r24
}
     7e6:	08 95       	ret

000007e8 <ADC_GetData>:

unsigned char ADC_GetData(unsigned char Channel, unsigned short *Data)
{
     7e8:	db 01       	movw	r26, r22
	if(ADCFlag & (1 << Channel))
     7ea:	28 2f       	mov	r18, r24
     7ec:	30 e0       	ldi	r19, 0x00	; 0
     7ee:	80 91 da 02 	lds	r24, 0x02DA
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	02 2e       	mov	r0, r18
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <ADC_GetData+0x14>
     7f8:	95 95       	asr	r25
     7fa:	87 95       	ror	r24
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <ADC_GetData+0x10>
     800:	80 ff       	sbrs	r24, 0
     802:	1a c0       	rjmp	.+52     	; 0x838 <ADC_GetData+0x50>
	{
		cli();
     804:	f8 94       	cli
		*Data = ADCBuffer[Channel];
     806:	f9 01       	movw	r30, r18
     808:	ee 0f       	add	r30, r30
     80a:	ff 1f       	adc	r31, r31
     80c:	e0 53       	subi	r30, 0x30	; 48
     80e:	fd 4f       	sbci	r31, 0xFD	; 253
     810:	80 81       	ld	r24, Z
     812:	91 81       	ldd	r25, Z+1	; 0x01
     814:	8d 93       	st	X+, r24
     816:	9c 93       	st	X, r25
		ADCFlag &= (~(1 << Channel));
     818:	81 e0       	ldi	r24, 0x01	; 1
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	02 c0       	rjmp	.+4      	; 0x822 <ADC_GetData+0x3a>
     81e:	88 0f       	add	r24, r24
     820:	99 1f       	adc	r25, r25
     822:	2a 95       	dec	r18
     824:	e2 f7       	brpl	.-8      	; 0x81e <ADC_GetData+0x36>
     826:	80 95       	com	r24
     828:	20 91 da 02 	lds	r18, 0x02DA
     82c:	28 23       	and	r18, r24
     82e:	20 93 da 02 	sts	0x02DA, r18
		sei();
     832:	78 94       	sei
     834:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		return 0;
	}
}
     836:	08 95       	ret
	ADSC = 1;			// ADC 를 시작한다. 	
}

unsigned char ADC_GetData(unsigned char Channel, unsigned short *Data)
{
	if(ADCFlag & (1 << Channel))
     838:	80 e0       	ldi	r24, 0x00	; 0
     83a:	08 95       	ret

0000083c <__vector_25>:
* @remarks
* @param	ADC_vect	: 인터럽트 백터 번호 
* @return	void			
*/
ISR(ADC_vect)
{
     83c:	1f 92       	push	r1
     83e:	0f 92       	push	r0
     840:	0f b6       	in	r0, 0x3f	; 63
     842:	0f 92       	push	r0
     844:	0b b6       	in	r0, 0x3b	; 59
     846:	0f 92       	push	r0
     848:	11 24       	eor	r1, r1
     84a:	2f 93       	push	r18
     84c:	3f 93       	push	r19
     84e:	4f 93       	push	r20
     850:	5f 93       	push	r21
     852:	8f 93       	push	r24
     854:	9f 93       	push	r25
     856:	ef 93       	push	r30
     858:	ff 93       	push	r31
	unsigned short ADCValue;
	unsigned char Channel;

	// ADC 값을 읽어 온다. (주의: ADCL를 먼저 읽고 ADCH를 읽은다.)
	ADCValue = ADCL +((unsigned short)ADCH << 8);
     85a:	50 91 78 00 	lds	r21, 0x0078
     85e:	40 91 79 00 	lds	r20, 0x0079

	// ADC Channel 정보를 가지고 온다. 
	Channel = ADMUX & 0x1F;
     862:	20 91 7c 00 	lds	r18, 0x007C

	// ADC값을 저장한다. 
	ADCBuffer[Channel] = ADCValue; 
     866:	2f 71       	andi	r18, 0x1F	; 31
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	f9 01       	movw	r30, r18
     86c:	ee 0f       	add	r30, r30
     86e:	ff 1f       	adc	r31, r31
     870:	e0 53       	subi	r30, 0x30	; 48
     872:	fd 4f       	sbci	r31, 0xFD	; 253
     874:	94 2f       	mov	r25, r20
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	85 0f       	add	r24, r21
     87a:	91 1d       	adc	r25, r1
     87c:	91 83       	std	Z+1, r25	; 0x01
     87e:	80 83       	st	Z, r24
	ADCFlag |= (1 << Channel);
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	02 c0       	rjmp	.+4      	; 0x88a <__vector_25+0x4e>
     886:	88 0f       	add	r24, r24
     888:	99 1f       	adc	r25, r25
     88a:	2a 95       	dec	r18
     88c:	e2 f7       	brpl	.-8      	; 0x886 <__vector_25+0x4a>
     88e:	20 91 da 02 	lds	r18, 0x02DA
     892:	28 2b       	or	r18, r24
     894:	20 93 da 02 	sts	0x02DA, r18
}
     898:	ff 91       	pop	r31
     89a:	ef 91       	pop	r30
     89c:	9f 91       	pop	r25
     89e:	8f 91       	pop	r24
     8a0:	5f 91       	pop	r21
     8a2:	4f 91       	pop	r20
     8a4:	3f 91       	pop	r19
     8a6:	2f 91       	pop	r18
     8a8:	0f 90       	pop	r0
     8aa:	0b be       	out	0x3b, r0	; 59
     8ac:	0f 90       	pop	r0
     8ae:	0f be       	out	0x3f, r0	; 63
     8b0:	0f 90       	pop	r0
     8b2:	1f 90       	pop	r1
     8b4:	18 95       	reti

000008b6 <Key_Init>:
*/
void Key_Init(void)
{
	/***** 외부 인터럽트4 (KEY_INT) 초기화 *****/
	/* Falling edge */
	ISC41 = 1;		// 10 : Falling edge, 11 : Rising edge
     8b6:	ea e6       	ldi	r30, 0x6A	; 106
     8b8:	f0 e0       	ldi	r31, 0x00	; 0
     8ba:	80 81       	ld	r24, Z
     8bc:	82 60       	ori	r24, 0x02	; 2
     8be:	80 83       	st	Z, r24
	ISC40 = 0;
     8c0:	80 81       	ld	r24, Z
     8c2:	8e 7f       	andi	r24, 0xFE	; 254
     8c4:	80 83       	st	Z, r24
	/* 인터럽트 활성화 */ 		
	INT4 = 1; 				
     8c6:	ec 9a       	sbi	0x1d, 4	; 29
}
     8c8:	08 95       	ret

000008ca <__vector_5>:
* @remarks
* @param	INT4_vect	: 인터럽트 백터 번호 
* @return	void			
*/
ISR(INT4_vect)
{
     8ca:	1f 92       	push	r1
     8cc:	0f 92       	push	r0
     8ce:	0f b6       	in	r0, 0x3f	; 63
     8d0:	0f 92       	push	r0
     8d2:	0b b6       	in	r0, 0x3b	; 59
     8d4:	0f 92       	push	r0
     8d6:	11 24       	eor	r1, r1
     8d8:	2f 93       	push	r18
     8da:	3f 93       	push	r19
     8dc:	4f 93       	push	r20
     8de:	5f 93       	push	r21
     8e0:	6f 93       	push	r22
     8e2:	7f 93       	push	r23
     8e4:	8f 93       	push	r24
     8e6:	9f 93       	push	r25
     8e8:	af 93       	push	r26
     8ea:	bf 93       	push	r27
     8ec:	ef 93       	push	r30
     8ee:	ff 93       	push	r31
	ADC_Start(0);		// Key ADC를 시작한다. 
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <ADC_Start>
}
     8f6:	ff 91       	pop	r31
     8f8:	ef 91       	pop	r30
     8fa:	bf 91       	pop	r27
     8fc:	af 91       	pop	r26
     8fe:	9f 91       	pop	r25
     900:	8f 91       	pop	r24
     902:	7f 91       	pop	r23
     904:	6f 91       	pop	r22
     906:	5f 91       	pop	r21
     908:	4f 91       	pop	r20
     90a:	3f 91       	pop	r19
     90c:	2f 91       	pop	r18
     90e:	0f 90       	pop	r0
     910:	0b be       	out	0x3b, r0	; 59
     912:	0f 90       	pop	r0
     914:	0f be       	out	0x3f, r0	; 63
     916:	0f 90       	pop	r0
     918:	1f 90       	pop	r1
     91a:	18 95       	reti

0000091c <Key_GetKey>:
	/* 인터럽트 활성화 */ 		
	INT4 = 1; 				
}

KEY_CODE Key_GetKey(void)
{
     91c:	df 93       	push	r29
     91e:	cf 93       	push	r28
     920:	00 d0       	rcall	.+0      	; 0x922 <Key_GetKey+0x6>
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
    unsigned short ADCValue;
	unsigned char i;

    if(ADC_GetData(0, &ADCValue) == 0)      // ADC 값을 가지고 온다.
     926:	80 e0       	ldi	r24, 0x00	; 0
     928:	be 01       	movw	r22, r28
     92a:	6f 5f       	subi	r22, 0xFF	; 255
     92c:	7f 4f       	sbci	r23, 0xFF	; 255
     92e:	0e 94 f4 03 	call	0x7e8	; 0x7e8 <ADC_GetData>
     932:	88 23       	and	r24, r24
     934:	c1 f0       	breq	.+48     	; 0x966 <Key_GetKey+0x4a>

	
	/*  Key 값을  찾아서 리턴한다.  */
	for(i = 0; i < KEY_NUMBER; i++)
	{
		if(((short)ADCValue > ((short)KeyADCTable[i].KeyADC - ADC_KEY_VARIATION)) && (ADCValue < (KeyADCTable[i].KeyADC + ADC_KEY_VARIATION)))
     936:	69 81       	ldd	r22, Y+1	; 0x01
     938:	7a 81       	ldd	r23, Y+2	; 0x02
     93a:	ec e9       	ldi	r30, 0x9C	; 156
     93c:	f1 e0       	ldi	r31, 0x01	; 1
     93e:	40 e0       	ldi	r20, 0x00	; 0
     940:	50 e0       	ldi	r21, 0x00	; 0
     942:	20 81       	ld	r18, Z
     944:	31 81       	ldd	r19, Z+1	; 0x01
     946:	c9 01       	movw	r24, r18
     948:	c1 97       	sbiw	r24, 0x31	; 49
     94a:	68 17       	cp	r22, r24
     94c:	79 07       	cpc	r23, r25
     94e:	2c f0       	brlt	.+10     	; 0x95a <Key_GetKey+0x3e>
     950:	2e 5c       	subi	r18, 0xCE	; 206
     952:	3f 4f       	sbci	r19, 0xFF	; 255
     954:	62 17       	cp	r22, r18
     956:	73 07       	cpc	r23, r19
     958:	60 f0       	brcs	.+24     	; 0x972 <Key_GetKey+0x56>
		{
			return KeyADCTable[i].Key;		// 키 값이 발견이 되어 키가 리턴
     95a:	4f 5f       	subi	r20, 0xFF	; 255
     95c:	5f 4f       	sbci	r21, 0xFF	; 255
     95e:	33 96       	adiw	r30, 0x03	; 3
        return KEY_NOTHING;					// ADC값이 없는 경우
    }	

	
	/*  Key 값을  찾아서 리턴한다.  */
	for(i = 0; i < KEY_NUMBER; i++)
     960:	45 30       	cpi	r20, 0x05	; 5
     962:	51 05       	cpc	r21, r1
     964:	71 f7       	brne	.-36     	; 0x942 <Key_GetKey+0x26>
     966:	80 e0       	ldi	r24, 0x00	; 0
			break;
		}
	}
	/* 키 값을 찾지 못한 경우 */
	return KEY_NOTHING;
}
     968:	0f 90       	pop	r0
     96a:	0f 90       	pop	r0
     96c:	cf 91       	pop	r28
     96e:	df 91       	pop	r29
     970:	08 95       	ret
	/*  Key 값을  찾아서 리턴한다.  */
	for(i = 0; i < KEY_NUMBER; i++)
	{
		if(((short)ADCValue > ((short)KeyADCTable[i].KeyADC - ADC_KEY_VARIATION)) && (ADCValue < (KeyADCTable[i].KeyADC + ADC_KEY_VARIATION)))
		{
			return KeyADCTable[i].Key;		// 키 값이 발견이 되어 키가 리턴
     972:	fa 01       	movw	r30, r20
     974:	ee 0f       	add	r30, r30
     976:	ff 1f       	adc	r31, r31
     978:	e4 0f       	add	r30, r20
     97a:	f5 1f       	adc	r31, r21
     97c:	e5 56       	subi	r30, 0x65	; 101
     97e:	fe 4f       	sbci	r31, 0xFE	; 254
     980:	80 81       	ld	r24, Z
     982:	f2 cf       	rjmp	.-28     	; 0x968 <Key_GetKey+0x4c>

00000984 <UART_Init>:
* @param	void
* @return	void			
*/
void UART_Init(void)
{
	UCSR1B = 0x98;
     984:	88 e9       	ldi	r24, 0x98	; 152
     986:	80 93 c9 00 	sts	0x00C9, r24
	UCSR1C = 0x06;
     98a:	86 e0       	ldi	r24, 0x06	; 6
     98c:	80 93 ca 00 	sts	0x00CA, r24
	UBRR1H = 0;			// Baudrate : 115200
     990:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = UART_BAUDRATE_38400;
     994:	89 e1       	ldi	r24, 0x19	; 25
     996:	80 93 cc 00 	sts	0x00CC, r24
}
     99a:	08 95       	ret

0000099c <UART_WriteByte>:
* @remarks
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
     99c:	98 2f       	mov	r25, r24
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     99e:	80 91 c8 00 	lds	r24, 0x00C8
     9a2:	85 ff       	sbrs	r24, 5
     9a4:	fc cf       	rjmp	.-8      	; 0x99e <UART_WriteByte+0x2>
	
	UDR1 = Data;
     9a6:	90 93 ce 00 	sts	0x00CE, r25
}
     9aa:	08 95       	ret

000009ac <UART_WriteHexa>:
* @remarks
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteHexa(unsigned char Data)
{
     9ac:	98 2f       	mov	r25, r24
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     9ae:	80 91 c8 00 	lds	r24, 0x00C8
     9b2:	85 ff       	sbrs	r24, 5
     9b4:	fc cf       	rjmp	.-8      	; 0x9ae <UART_WriteHexa+0x2>
	
	UDR1 = Data;
     9b6:	80 e3       	ldi	r24, 0x30	; 48
     9b8:	80 93 ce 00 	sts	0x00CE, r24
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     9bc:	80 91 c8 00 	lds	r24, 0x00C8
     9c0:	85 ff       	sbrs	r24, 5
     9c2:	fc cf       	rjmp	.-8      	; 0x9bc <UART_WriteHexa+0x10>
	
	UDR1 = Data;
     9c4:	88 e7       	ldi	r24, 0x78	; 120
     9c6:	80 93 ce 00 	sts	0x00CE, r24
	UART_WriteByte('0');
	UART_WriteByte('x');	
	// 1. 상위 4비트를 가지고 온다. 
	Temp = Data >> 4;	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     9ca:	e9 2f       	mov	r30, r25
     9cc:	e2 95       	swap	r30
     9ce:	ef 70       	andi	r30, 0x0F	; 15
     9d0:	f0 e0       	ldi	r31, 0x00	; 0
     9d2:	e6 55       	subi	r30, 0x56	; 86
     9d4:	fe 4f       	sbci	r31, 0xFE	; 254
     9d6:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     9d8:	80 91 c8 00 	lds	r24, 0x00C8
     9dc:	85 ff       	sbrs	r24, 5
     9de:	fc cf       	rjmp	.-8      	; 0x9d8 <UART_WriteHexa+0x2c>
	
	UDR1 = Data;
     9e0:	e0 93 ce 00 	sts	0x00CE, r30
	UART_WriteByte(Temp);

	// 1. 하위 4비트를 가지고 온다.
	Temp = Data & 0x0F; 
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     9e4:	9f 70       	andi	r25, 0x0F	; 15
     9e6:	e9 2f       	mov	r30, r25
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	e6 55       	subi	r30, 0x56	; 86
     9ec:	fe 4f       	sbci	r31, 0xFE	; 254
     9ee:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     9f0:	80 91 c8 00 	lds	r24, 0x00C8
     9f4:	85 ff       	sbrs	r24, 5
     9f6:	fc cf       	rjmp	.-8      	; 0x9f0 <UART_WriteHexa+0x44>
	
	UDR1 = Data;
     9f8:	e0 93 ce 00 	sts	0x00CE, r30
	Temp = Data & 0x0F; 
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
	// 3. UART 전송 
	UART_WriteByte(Temp);
}
     9fc:	08 95       	ret

000009fe <UART_WriteDecimal>:
* @remarks
* @param	unsigned short Data		: 데이터 
* @return	void			
*/
void UART_WriteDecimal(unsigned short Data)
{
     9fe:	9c 01       	movw	r18, r24
	unsigned char Temp;
	/***** 10000 자리 전송 *****/
	// 1. 10000 자리를 가지고 온다. 
	Temp = Data / 10000 % 10;	// 10000 자리	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     a00:	60 e1       	ldi	r22, 0x10	; 16
     a02:	77 e2       	ldi	r23, 0x27	; 39
     a04:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a08:	cb 01       	movw	r24, r22
     a0a:	6a e0       	ldi	r22, 0x0A	; 10
     a0c:	70 e0       	ldi	r23, 0x00	; 0
     a0e:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a12:	e8 2f       	mov	r30, r24
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	e6 55       	subi	r30, 0x56	; 86
     a18:	fe 4f       	sbci	r31, 0xFE	; 254
     a1a:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     a1c:	80 91 c8 00 	lds	r24, 0x00C8
     a20:	85 ff       	sbrs	r24, 5
     a22:	fc cf       	rjmp	.-8      	; 0xa1c <UART_WriteDecimal+0x1e>
	
	UDR1 = Data;
     a24:	e0 93 ce 00 	sts	0x00CE, r30

	/***** 1000 자리 전송 *****/
	// 1. 1000 자리를 가지고 온다. 
	Temp = Data / 1000 % 10;	// 1000 자리	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     a28:	c9 01       	movw	r24, r18
     a2a:	68 ee       	ldi	r22, 0xE8	; 232
     a2c:	73 e0       	ldi	r23, 0x03	; 3
     a2e:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a32:	cb 01       	movw	r24, r22
     a34:	6a e0       	ldi	r22, 0x0A	; 10
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a3c:	e8 2f       	mov	r30, r24
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	e6 55       	subi	r30, 0x56	; 86
     a42:	fe 4f       	sbci	r31, 0xFE	; 254
     a44:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     a46:	80 91 c8 00 	lds	r24, 0x00C8
     a4a:	85 ff       	sbrs	r24, 5
     a4c:	fc cf       	rjmp	.-8      	; 0xa46 <UART_WriteDecimal+0x48>
	
	UDR1 = Data;
     a4e:	e0 93 ce 00 	sts	0x00CE, r30

	/***** 100 자리 전송 *****/
	// 1. 10000 자리를 가지고 온다. 
	Temp = Data / 100 % 10;	// 100 자리	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     a52:	c9 01       	movw	r24, r18
     a54:	64 e6       	ldi	r22, 0x64	; 100
     a56:	70 e0       	ldi	r23, 0x00	; 0
     a58:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a5c:	cb 01       	movw	r24, r22
     a5e:	6a e0       	ldi	r22, 0x0A	; 10
     a60:	70 e0       	ldi	r23, 0x00	; 0
     a62:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a66:	e8 2f       	mov	r30, r24
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	e6 55       	subi	r30, 0x56	; 86
     a6c:	fe 4f       	sbci	r31, 0xFE	; 254
     a6e:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     a70:	80 91 c8 00 	lds	r24, 0x00C8
     a74:	85 ff       	sbrs	r24, 5
     a76:	fc cf       	rjmp	.-8      	; 0xa70 <UART_WriteDecimal+0x72>
	
	UDR1 = Data;
     a78:	e0 93 ce 00 	sts	0x00CE, r30

	/***** 10 자리 전송 *****/
	// 1. 10 자리를 가지고 온다. 
	Temp = Data / 10 % 10;	// 10 자리	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     a7c:	c9 01       	movw	r24, r18
     a7e:	6a e0       	ldi	r22, 0x0A	; 10
     a80:	70 e0       	ldi	r23, 0x00	; 0
     a82:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a86:	cb 01       	movw	r24, r22
     a88:	6a e0       	ldi	r22, 0x0A	; 10
     a8a:	70 e0       	ldi	r23, 0x00	; 0
     a8c:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     a90:	e8 2f       	mov	r30, r24
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	e6 55       	subi	r30, 0x56	; 86
     a96:	fe 4f       	sbci	r31, 0xFE	; 254
     a98:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     a9a:	80 91 c8 00 	lds	r24, 0x00C8
     a9e:	85 ff       	sbrs	r24, 5
     aa0:	fc cf       	rjmp	.-8      	; 0xa9a <UART_WriteDecimal+0x9c>
	
	UDR1 = Data;
     aa2:	e0 93 ce 00 	sts	0x00CE, r30

	/***** 1 자리 전송 *****/
	// 1. 1 자리를 가지고 온다. 
	Temp = Data % 10;	// 1 자리	
	// 2. 숫자를 -> ASCII 로 변환 
	Temp = HexaString[Temp];
     aa6:	c9 01       	movw	r24, r18
     aa8:	6a e0       	ldi	r22, 0x0A	; 10
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	0e 94 cd 0c 	call	0x199a	; 0x199a <__udivmodhi4>
     ab0:	e8 2f       	mov	r30, r24
     ab2:	f0 e0       	ldi	r31, 0x00	; 0
     ab4:	e6 55       	subi	r30, 0x56	; 86
     ab6:	fe 4f       	sbci	r31, 0xFE	; 254
     ab8:	e0 81       	ld	r30, Z
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     aba:	80 91 c8 00 	lds	r24, 0x00C8
     abe:	85 ff       	sbrs	r24, 5
     ac0:	fc cf       	rjmp	.-8      	; 0xaba <UART_WriteDecimal+0xbc>
	
	UDR1 = Data;
     ac2:	e0 93 ce 00 	sts	0x00CE, r30
	Temp = HexaString[Temp];
	// 3. UART 전송 
	UART_WriteByte(Temp);


}
     ac6:	08 95       	ret

00000ac8 <UART_WriteString>:
* @remarks
* @param	unsigned char Data		: 문자열
* @return	void			
*/
void UART_WriteString(const char *Data)
{
     ac8:	fc 01       	movw	r30, r24
	while(*Data != 0)
     aca:	90 81       	ld	r25, Z
     acc:	99 23       	and	r25, r25
     ace:	51 f0       	breq	.+20     	; 0xae4 <UART_WriteString+0x1c>
* @param	unsigned char Data		: 데이터 
* @return	void			
*/
void UART_WriteByte(unsigned char Data)
{
	while(UDRE1 == 0);	// UDR 이 빌 때까지 기다림.
     ad0:	80 91 c8 00 	lds	r24, 0x00C8
     ad4:	85 ff       	sbrs	r24, 5
     ad6:	fc cf       	rjmp	.-8      	; 0xad0 <UART_WriteString+0x8>
	
	UDR1 = Data;
     ad8:	90 93 ce 00 	sts	0x00CE, r25
void UART_WriteString(const char *Data)
{
	while(*Data != 0)
	{
		UART_WriteByte(*Data);
		Data++;	
     adc:	31 96       	adiw	r30, 0x01	; 1
* @param	unsigned char Data		: 문자열
* @return	void			
*/
void UART_WriteString(const char *Data)
{
	while(*Data != 0)
     ade:	90 81       	ld	r25, Z
     ae0:	99 23       	and	r25, r25
     ae2:	b1 f7       	brne	.-20     	; 0xad0 <UART_WriteString+0x8>
     ae4:	08 95       	ret

00000ae6 <UART_GetData>:
* @return	unsigned char
* 	- 0 : 받은 데이터가 없음 
* 	- 1 : 받은 데이터가 있음 	
*/
unsigned char UART_GetData(unsigned char *Data)
{
     ae6:	fc 01       	movw	r30, r24
	if(RxdFlag)
     ae8:	80 91 db 02 	lds	r24, 0x02DB
     aec:	88 23       	and	r24, r24
     aee:	31 f0       	breq	.+12     	; 0xafc <UART_GetData+0x16>
	{
		RxdFlag = 0;
     af0:	10 92 db 02 	sts	0x02DB, r1
		*Data = RxdBuffer;
     af4:	80 91 ee 02 	lds	r24, 0x02EE
     af8:	80 83       	st	Z, r24
     afa:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		return 0;
	}
}
     afc:	08 95       	ret

00000afe <__vector_32>:
* @remarks
* @param	USART1_RX_vect	: 인터럽트 백터 번호 
* @return	void			
*/
ISR(USART1_RX_vect)
{
     afe:	1f 92       	push	r1
     b00:	0f 92       	push	r0
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	0f 92       	push	r0
     b06:	11 24       	eor	r1, r1
     b08:	8f 93       	push	r24
	RxdBuffer = UDR1;
     b0a:	80 91 ce 00 	lds	r24, 0x00CE
     b0e:	80 93 ee 02 	sts	0x02EE, r24
	RxdFlag = 1;	
     b12:	81 e0       	ldi	r24, 0x01	; 1
     b14:	80 93 db 02 	sts	0x02DB, r24
}
     b18:	8f 91       	pop	r24
     b1a:	0f 90       	pop	r0
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	0f 90       	pop	r0
     b20:	1f 90       	pop	r1
     b22:	18 95       	reti

00000b24 <Capture_Init>:


void Capture_Init(void)
{
	/***** 타이머1 Capture 부분 설정(PWM도 타이머1 사용) *****/
	ICES1 = 1;		// 0 : Falling Edge , 1 : Rising Edge 
     b24:	a1 e8       	ldi	r26, 0x81	; 129
     b26:	b0 e0       	ldi	r27, 0x00	; 0
     b28:	8c 91       	ld	r24, X
     b2a:	80 64       	ori	r24, 0x40	; 64
     b2c:	8c 93       	st	X, r24
	
	ICIE1 = 1;		// Capture 인터럽트 활성화 	
     b2e:	ef e6       	ldi	r30, 0x6F	; 111
     b30:	f0 e0       	ldi	r31, 0x00	; 0
     b32:	80 81       	ld	r24, Z
     b34:	80 62       	ori	r24, 0x20	; 32
     b36:	80 83       	st	Z, r24
	TOIE1 = 1;		// Overflow 인터럽트 활성화 (두번 연속적으로 발생하는 것을 막기 위한 타이머)
     b38:	80 81       	ld	r24, Z
     b3a:	81 60       	ori	r24, 0x01	; 1
     b3c:	80 83       	st	Z, r24
		0101 : Fast PWM, 8-bit
		0110 : Fast PWM, 9-bit
		0111 : Fast PWM, 10-bit
		1000 : PWM, Phase and Frequency Correct (TOP : ICRn)
	*/		
	WGM13 = 0;		// Fast PWM, 10-bit
     b3e:	8c 91       	ld	r24, X
     b40:	8f 7e       	andi	r24, 0xEF	; 239
     b42:	8c 93       	st	X, r24
	WGM12 = 1;
     b44:	8c 91       	ld	r24, X
     b46:	88 60       	ori	r24, 0x08	; 8
     b48:	8c 93       	st	X, r24
	WGM11 = 1;
     b4a:	e0 e8       	ldi	r30, 0x80	; 128
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	80 81       	ld	r24, Z
     b50:	82 60       	ori	r24, 0x02	; 2
     b52:	80 83       	st	Z, r24
	WGM10 = 1;
     b54:	80 81       	ld	r24, Z
     b56:	81 60       	ori	r24, 0x01	; 1
     b58:	80 83       	st	Z, r24
		010 : 1/8
		011 : 1/64
		100 : 1/256
		101 : 1/1024	
	*/
	CS12 = 0;
     b5a:	8c 91       	ld	r24, X
     b5c:	8b 7f       	andi	r24, 0xFB	; 251
     b5e:	8c 93       	st	X, r24
	CS11 = 1;
     b60:	8c 91       	ld	r24, X
     b62:	82 60       	ori	r24, 0x02	; 2
     b64:	8c 93       	st	X, r24
	CS10 = 0;
     b66:	8c 91       	ld	r24, X
     b68:	8e 7f       	andi	r24, 0xFE	; 254
     b6a:	8c 93       	st	X, r24
			
	/* Count 값 초기화 */
	TCNT1H =0x00;
     b6c:	10 92 85 00 	sts	0x0085, r1
	TCNT1L =0x00;
     b70:	10 92 84 00 	sts	0x0084, r1

	/* Clear TC1 interrupt flags*/
	TIFR1 = TIFR1;	  
     b74:	86 b3       	in	r24, 0x16	; 22
     b76:	86 bb       	out	0x16, r24	; 22



}
     b78:	08 95       	ret

00000b7a <Capture_GetTime>:

unsigned char Capture_GetTime(unsigned long *Time)
{
     b7a:	fc 01       	movw	r30, r24
	if(CaptureFlag)
     b7c:	80 91 e6 02 	lds	r24, 0x02E6
     b80:	88 23       	and	r24, r24
     b82:	79 f0       	breq	.+30     	; 0xba2 <Capture_GetTime+0x28>
	{
		CaptureFlag = 0;
     b84:	10 92 e6 02 	sts	0x02E6, r1
		*Time = CaptureCountPerUnitTime;
     b88:	80 91 e2 02 	lds	r24, 0x02E2
     b8c:	90 91 e3 02 	lds	r25, 0x02E3
     b90:	a0 91 e4 02 	lds	r26, 0x02E4
     b94:	b0 91 e5 02 	lds	r27, 0x02E5
     b98:	80 83       	st	Z, r24
     b9a:	91 83       	std	Z+1, r25	; 0x01
     b9c:	a2 83       	std	Z+2, r26	; 0x02
     b9e:	b3 83       	std	Z+3, r27	; 0x03
     ba0:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		return 0;
	}
}
     ba2:	08 95       	ret

00000ba4 <__vector_11>:

ISR(TIMER1_CAPT_vect)
{
     ba4:	1f 92       	push	r1
     ba6:	0f 92       	push	r0
     ba8:	0f b6       	in	r0, 0x3f	; 63
     baa:	0f 92       	push	r0
     bac:	11 24       	eor	r1, r1
     bae:	8f 93       	push	r24
     bb0:	9f 93       	push	r25
     bb2:	af 93       	push	r26
     bb4:	bf 93       	push	r27
	CaptureCount++;
     bb6:	80 91 de 02 	lds	r24, 0x02DE
     bba:	90 91 df 02 	lds	r25, 0x02DF
     bbe:	a0 91 e0 02 	lds	r26, 0x02E0
     bc2:	b0 91 e1 02 	lds	r27, 0x02E1
     bc6:	01 96       	adiw	r24, 0x01	; 1
     bc8:	a1 1d       	adc	r26, r1
     bca:	b1 1d       	adc	r27, r1
     bcc:	80 93 de 02 	sts	0x02DE, r24
     bd0:	90 93 df 02 	sts	0x02DF, r25
     bd4:	a0 93 e0 02 	sts	0x02E0, r26
     bd8:	b0 93 e1 02 	sts	0x02E1, r27
}
     bdc:	bf 91       	pop	r27
     bde:	af 91       	pop	r26
     be0:	9f 91       	pop	r25
     be2:	8f 91       	pop	r24
     be4:	0f 90       	pop	r0
     be6:	0f be       	out	0x3f, r0	; 63
     be8:	0f 90       	pop	r0
     bea:	1f 90       	pop	r1
     bec:	18 95       	reti

00000bee <__vector_15>:


/* 타이머 1 ISR */
// 1/(16M /(8*1024))= 512us 마다 발생 */
ISR(TIMER1_OVF_vect)
{
     bee:	1f 92       	push	r1
     bf0:	0f 92       	push	r0
     bf2:	0f b6       	in	r0, 0x3f	; 63
     bf4:	0f 92       	push	r0
     bf6:	11 24       	eor	r1, r1
     bf8:	8f 93       	push	r24
     bfa:	9f 93       	push	r25
     bfc:	af 93       	push	r26
     bfe:	bf 93       	push	r27
	OverflowCount++;
     c00:	80 91 dc 02 	lds	r24, 0x02DC
     c04:	90 91 dd 02 	lds	r25, 0x02DD
     c08:	01 96       	adiw	r24, 0x01	; 1
     c0a:	90 93 dd 02 	sts	0x02DD, r25
     c0e:	80 93 dc 02 	sts	0x02DC, r24
	
	if(OverflowCount == 195)		// 512us * 1953 = 약 1s
     c12:	83 3c       	cpi	r24, 0xC3	; 195
     c14:	91 05       	cpc	r25, r1
     c16:	f9 f4       	brne	.+62     	; 0xc56 <__vector_15+0x68>
	{
		CaptureCountPerUnitTime = CaptureCount;
     c18:	80 91 de 02 	lds	r24, 0x02DE
     c1c:	90 91 df 02 	lds	r25, 0x02DF
     c20:	a0 91 e0 02 	lds	r26, 0x02E0
     c24:	b0 91 e1 02 	lds	r27, 0x02E1
     c28:	80 93 e2 02 	sts	0x02E2, r24
     c2c:	90 93 e3 02 	sts	0x02E3, r25
     c30:	a0 93 e4 02 	sts	0x02E4, r26
     c34:	b0 93 e5 02 	sts	0x02E5, r27
		CaptureCount = 0;
     c38:	10 92 de 02 	sts	0x02DE, r1
     c3c:	10 92 df 02 	sts	0x02DF, r1
     c40:	10 92 e0 02 	sts	0x02E0, r1
     c44:	10 92 e1 02 	sts	0x02E1, r1
		CaptureFlag = 1;
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 e6 02 	sts	0x02E6, r24
		OverflowCount = 0;
     c4e:	10 92 dd 02 	sts	0x02DD, r1
     c52:	10 92 dc 02 	sts	0x02DC, r1
	}
}
     c56:	bf 91       	pop	r27
     c58:	af 91       	pop	r26
     c5a:	9f 91       	pop	r25
     c5c:	8f 91       	pop	r24
     c5e:	0f 90       	pop	r0
     c60:	0f be       	out	0x3f, r0	; 63
     c62:	0f 90       	pop	r0
     c64:	1f 90       	pop	r1
     c66:	18 95       	reti

00000c68 <PWM_Init>:
	/*	Mode :  Fast PWM, 10-bit
		정지 : 포트를 일반	IO로 만듬.
		동작 : OC 핀으로 동작.
	*/
	/***** 포트 초기화 *****/
	if(Channels & PWM_CH_A)	// Channel  A 인 경우 
     c68:	28 2f       	mov	r18, r24
     c6a:	80 ff       	sbrs	r24, 0
     c6c:	0c c0       	rjmp	.+24     	; 0xc86 <PWM_Init+0x1e>
	{
		PORTB5 = 0;
     c6e:	2d 98       	cbi	0x05, 5	; 5
		DDB5 = 1;
     c70:	25 9a       	sbi	0x04, 5	; 4
		COM1A1	= 0;		// 00 : Normal Port
     c72:	80 91 80 00 	lds	r24, 0x0080
     c76:	8f 77       	andi	r24, 0x7F	; 127
     c78:	80 93 80 00 	sts	0x0080, r24
		COM1A0	= 0;
     c7c:	80 91 80 00 	lds	r24, 0x0080
     c80:	8f 7b       	andi	r24, 0xBF	; 191
     c82:	80 93 80 00 	sts	0x0080, r24
	}
	if(Channels & PWM_CH_B)	// Channel  B 인 경우 
     c86:	21 ff       	sbrs	r18, 1
     c88:	0c c0       	rjmp	.+24     	; 0xca2 <PWM_Init+0x3a>
	{
		PORTB6 = 0;
     c8a:	2e 98       	cbi	0x05, 6	; 5
		DDB6 = 1;
     c8c:	26 9a       	sbi	0x04, 6	; 4
		COM1B1	= 0;		// 00 : Normal Port
     c8e:	80 91 80 00 	lds	r24, 0x0080
     c92:	8f 7d       	andi	r24, 0xDF	; 223
     c94:	80 93 80 00 	sts	0x0080, r24
		COM1B0	= 0;
     c98:	80 91 80 00 	lds	r24, 0x0080
     c9c:	8f 7e       	andi	r24, 0xEF	; 239
     c9e:	80 93 80 00 	sts	0x0080, r24

	}
	if(Channels & PWM_CH_C)	// Channel  C 인 경우 
     ca2:	22 ff       	sbrs	r18, 2
     ca4:	0c c0       	rjmp	.+24     	; 0xcbe <PWM_Init+0x56>
	{
		PORTB7 = 0;
     ca6:	2f 98       	cbi	0x05, 7	; 5
		DDB7 = 1;
     ca8:	27 9a       	sbi	0x04, 7	; 4
		COM1C1	= 0;		// 00 : Normal Port
     caa:	80 91 80 00 	lds	r24, 0x0080
     cae:	87 7f       	andi	r24, 0xF7	; 247
     cb0:	80 93 80 00 	sts	0x0080, r24
		COM1C0	= 0;
     cb4:	80 91 80 00 	lds	r24, 0x0080
     cb8:	8b 7f       	andi	r24, 0xFB	; 251
     cba:	80 93 80 00 	sts	0x0080, r24
		0101 : Fast PWM, 8-bit
		0110 : Fast PWM, 9-bit
		0111 : Fast PWM, 10-bit
		1000 : PWM, Phase and Frequency Correct (TOP : ICRn)
	*/		
	WGM13 = 0;		// Fast PWM, 10-bit
     cbe:	80 91 81 00 	lds	r24, 0x0081
     cc2:	8f 7e       	andi	r24, 0xEF	; 239
     cc4:	80 93 81 00 	sts	0x0081, r24
	WGM12 = 1;
     cc8:	80 91 81 00 	lds	r24, 0x0081
     ccc:	88 60       	ori	r24, 0x08	; 8
     cce:	80 93 81 00 	sts	0x0081, r24
	WGM11 = 1;
     cd2:	80 91 80 00 	lds	r24, 0x0080
     cd6:	82 60       	ori	r24, 0x02	; 2
     cd8:	80 93 80 00 	sts	0x0080, r24
	WGM10 = 1;
     cdc:	80 91 80 00 	lds	r24, 0x0080
     ce0:	81 60       	ori	r24, 0x01	; 1
     ce2:	80 93 80 00 	sts	0x0080, r24
		010 : 1/8
		011 : 1/64
		100 : 1/256
		101 : 1/1024	
	*/
	CS12 = 0;
     ce6:	80 91 81 00 	lds	r24, 0x0081
     cea:	8b 7f       	andi	r24, 0xFB	; 251
     cec:	80 93 81 00 	sts	0x0081, r24
	CS11 = 1;
     cf0:	80 91 81 00 	lds	r24, 0x0081
     cf4:	82 60       	ori	r24, 0x02	; 2
     cf6:	80 93 81 00 	sts	0x0081, r24
	CS10 = 0;
     cfa:	80 91 81 00 	lds	r24, 0x0081
     cfe:	8e 7f       	andi	r24, 0xFE	; 254
     d00:	80 93 81 00 	sts	0x0081, r24
			
	/* Count 값 초기화 */
	TCNT1H =0x00;
     d04:	10 92 85 00 	sts	0x0085, r1
	TCNT1L =0x00;
     d08:	10 92 84 00 	sts	0x0084, r1
	
	/* Clear TC1 interrupt flags*/
	TIFR1 = TIFR1;	  
     d0c:	86 b3       	in	r24, 0x16	; 22
     d0e:	86 bb       	out	0x16, r24	; 22

}
     d10:	08 95       	ret

00000d12 <PWM_A_Enable>:

void PWM_A_Enable(void)
{
	COM1A1	= 1;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d12:	e0 e8       	ldi	r30, 0x80	; 128
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
     d18:	80 68       	ori	r24, 0x80	; 128
     d1a:	80 83       	st	Z, r24
	COM1A0	= 0;
     d1c:	80 81       	ld	r24, Z
     d1e:	8f 7b       	andi	r24, 0xBF	; 191
     d20:	80 83       	st	Z, r24
}
     d22:	08 95       	ret

00000d24 <PWM_B_Enable>:

void PWM_B_Enable(void)
{
	COM1B1	= 1;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d24:	e0 e8       	ldi	r30, 0x80	; 128
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	80 62       	ori	r24, 0x20	; 32
     d2c:	80 83       	st	Z, r24
	COM1B0	= 0;
     d2e:	80 81       	ld	r24, Z
     d30:	8f 7e       	andi	r24, 0xEF	; 239
     d32:	80 83       	st	Z, r24
}
     d34:	08 95       	ret

00000d36 <PWM_C_Enable>:

void PWM_C_Enable(void)
{
	COM1C1	= 1;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d36:	e0 e8       	ldi	r30, 0x80	; 128
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	88 60       	ori	r24, 0x08	; 8
     d3e:	80 83       	st	Z, r24
	COM1C0	= 0;
     d40:	80 81       	ld	r24, Z
     d42:	8b 7f       	andi	r24, 0xFB	; 251
     d44:	80 83       	st	Z, r24
}
     d46:	08 95       	ret

00000d48 <PWM_A_Disable>:

void PWM_A_Disable(void)
{
	COM1A1	= 0;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d48:	e0 e8       	ldi	r30, 0x80	; 128
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	8f 77       	andi	r24, 0x7F	; 127
     d50:	80 83       	st	Z, r24
	COM1A0	= 0;
     d52:	80 81       	ld	r24, Z
     d54:	8f 7b       	andi	r24, 0xBF	; 191
     d56:	80 83       	st	Z, r24
}
     d58:	08 95       	ret

00000d5a <PWM_B_Disable>:

void PWM_B_Disable(void)
{
	COM1B1	= 0;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d5a:	e0 e8       	ldi	r30, 0x80	; 128
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	8f 7d       	andi	r24, 0xDF	; 223
     d62:	80 83       	st	Z, r24
	COM1B0	= 0;
     d64:	80 81       	ld	r24, Z
     d66:	8f 7e       	andi	r24, 0xEF	; 239
     d68:	80 83       	st	Z, r24
}
     d6a:	08 95       	ret

00000d6c <PWM_C_Disable>:

void PWM_C_Disable(void)
{
	COM1B1	= 0;		// 00 : Normal Port, 10 : Clear at Match/Set at Top
     d6c:	e0 e8       	ldi	r30, 0x80	; 128
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	8f 7d       	andi	r24, 0xDF	; 223
     d74:	80 83       	st	Z, r24
	COM1B0	= 0;
     d76:	80 81       	ld	r24, Z
     d78:	8f 7e       	andi	r24, 0xEF	; 239
     d7a:	80 83       	st	Z, r24
}
     d7c:	08 95       	ret

00000d7e <PWM_SetDuty>:


void PWM_SetDuty(unsigned short Duty)
{
	OCR1AH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     d7e:	90 93 89 00 	sts	0x0089, r25
	OCR1AL = (unsigned char)Duty;
     d82:	80 93 88 00 	sts	0x0088, r24

	OCR1BH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     d86:	90 93 8b 00 	sts	0x008B, r25
	OCR1BL = (unsigned char)Duty;
     d8a:	80 93 8a 00 	sts	0x008A, r24

	OCR1CH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     d8e:	90 93 8d 00 	sts	0x008D, r25
	OCR1CL = (unsigned char)Duty;	
     d92:	80 93 8c 00 	sts	0x008C, r24
}
     d96:	08 95       	ret

00000d98 <PWM_A_SetDuty>:

void PWM_A_SetDuty(unsigned short Duty)
{
	OCR1AH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     d98:	90 93 89 00 	sts	0x0089, r25
	OCR1AL = (unsigned char)Duty;
     d9c:	80 93 88 00 	sts	0x0088, r24
}
     da0:	08 95       	ret

00000da2 <PWM_B_SetDuty>:

void PWM_B_SetDuty(unsigned short Duty)
{
	OCR1BH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     da2:	90 93 8b 00 	sts	0x008B, r25
	OCR1BL = (unsigned char)Duty;
     da6:	80 93 8a 00 	sts	0x008A, r24
}
     daa:	08 95       	ret

00000dac <PWM_C_SetDuty>:

void PWM_C_SetDuty(unsigned short Duty)
{
	OCR1CH = Duty >> 8;			// 상위 바이트 먼저 쓴다. 
     dac:	90 93 8d 00 	sts	0x008D, r25
	OCR1CL = (unsigned char)Duty;	
     db0:	80 93 8c 00 	sts	0x008C, r24
}
     db4:	08 95       	ret

00000db6 <PWM_A_GetDuty>:

unsigned short PWM_A_GetDuty(void)			// Duty : 0 ~ 1023
{
	return OCR1AL + ((unsigned short)OCR1AH << 8);
     db6:	90 91 88 00 	lds	r25, 0x0088
     dba:	80 91 89 00 	lds	r24, 0x0089
     dbe:	38 2f       	mov	r19, r24
     dc0:	20 e0       	ldi	r18, 0x00	; 0
     dc2:	29 0f       	add	r18, r25
     dc4:	31 1d       	adc	r19, r1
}
     dc6:	c9 01       	movw	r24, r18
     dc8:	08 95       	ret

00000dca <PWM_B_GetDuty>:

unsigned short PWM_B_GetDuty(void)			// Duty : 0 ~ 1023
{
	return OCR1BL + ((unsigned short)OCR1BH << 8);
     dca:	90 91 8a 00 	lds	r25, 0x008A
     dce:	80 91 8b 00 	lds	r24, 0x008B
     dd2:	38 2f       	mov	r19, r24
     dd4:	20 e0       	ldi	r18, 0x00	; 0
     dd6:	29 0f       	add	r18, r25
     dd8:	31 1d       	adc	r19, r1
}
     dda:	c9 01       	movw	r24, r18
     ddc:	08 95       	ret

00000dde <PWM_C_GetDuty>:

unsigned short PWM_C_GetDuty(void)			// Duty : 0 ~ 1023
{
	return OCR1CL + ((unsigned short)OCR1CH << 8);
     dde:	90 91 8c 00 	lds	r25, 0x008C
     de2:	80 91 8d 00 	lds	r24, 0x008D
     de6:	38 2f       	mov	r19, r24
     de8:	20 e0       	ldi	r18, 0x00	; 0
     dea:	29 0f       	add	r18, r25
     dec:	31 1d       	adc	r19, r1
}
     dee:	c9 01       	movw	r24, r18
     df0:	08 95       	ret

00000df2 <DCMotor_SetDirection>:



void DCMotor_SetDirection(unsigned char Direction)		// 0 : CW,  1 : CCW
{
	DCMOTOR_DIR_PIN = Direction;
     df2:	81 70       	andi	r24, 0x01	; 1
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	95 b1       	in	r25, 0x05	; 5
     dfa:	9b 7f       	andi	r25, 0xFB	; 251
     dfc:	98 2b       	or	r25, r24
     dfe:	95 b9       	out	0x05, r25	; 5
}
     e00:	08 95       	ret

00000e02 <__vector_1>:
* @remarks
* @param	INT0_vect	: 인터럽트 백터 번호 
* @return	void			
*/
ISR(INT0_vect)
{
     e02:	1f 92       	push	r1
     e04:	0f 92       	push	r0
     e06:	0f b6       	in	r0, 0x3f	; 63
     e08:	0f 92       	push	r0
     e0a:	0b b6       	in	r0, 0x3b	; 59
     e0c:	0f 92       	push	r0
     e0e:	11 24       	eor	r1, r1
     e10:	2f 93       	push	r18
     e12:	3f 93       	push	r19
     e14:	4f 93       	push	r20
     e16:	5f 93       	push	r21
     e18:	6f 93       	push	r22
     e1a:	7f 93       	push	r23
     e1c:	8f 93       	push	r24
     e1e:	9f 93       	push	r25
     e20:	af 93       	push	r26
     e22:	bf 93       	push	r27
     e24:	ef 93       	push	r30
     e26:	ff 93       	push	r31
	PWM_A_Disable();	// PWM출력을 중지한다. 
     e28:	0e 94 a4 06 	call	0xd48	; 0xd48 <PWM_A_Disable>
}
     e2c:	ff 91       	pop	r31
     e2e:	ef 91       	pop	r30
     e30:	bf 91       	pop	r27
     e32:	af 91       	pop	r26
     e34:	9f 91       	pop	r25
     e36:	8f 91       	pop	r24
     e38:	7f 91       	pop	r23
     e3a:	6f 91       	pop	r22
     e3c:	5f 91       	pop	r21
     e3e:	4f 91       	pop	r20
     e40:	3f 91       	pop	r19
     e42:	2f 91       	pop	r18
     e44:	0f 90       	pop	r0
     e46:	0b be       	out	0x3b, r0	; 59
     e48:	0f 90       	pop	r0
     e4a:	0f be       	out	0x3f, r0	; 63
     e4c:	0f 90       	pop	r0
     e4e:	1f 90       	pop	r1
     e50:	18 95       	reti

00000e52 <DCMotor_Stop>:
* @remarks
* @return	void			
*/
void DCMotor_Stop(void)
{
	PWM_A_Disable();	// PWM출력을 중지한다. 
     e52:	0e 94 a4 06 	call	0xd48	; 0xd48 <PWM_A_Disable>
}
     e56:	08 95       	ret

00000e58 <DCMotor_GetDuty>:
		PWM_SetDuty(Duty);	
}

unsigned short DCMotor_GetDuty(void)
{
	return PWM_A_GetDuty();
     e58:	0e 94 db 06 	call	0xdb6	; 0xdb6 <PWM_A_GetDuty>
}
     e5c:	08 95       	ret

00000e5e <DCMotor_SetDuty>:
* @param	unsigned short Duty	: Duty 값 (0 ~ 1023)
* @return	void			
*/
void DCMotor_SetDuty(unsigned short Duty)
{
		PWM_SetDuty(Duty);	
     e5e:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PWM_SetDuty>
}
     e62:	08 95       	ret

00000e64 <DCMotor_Start>:
* @remarks
* @return	void			
*/
void DCMotor_Start(void)
{
	PWM_A_Enable();		// PWM 를 출력한다. 
     e64:	0e 94 89 06 	call	0xd12	; 0xd12 <PWM_A_Enable>
}
     e68:	08 95       	ret

00000e6a <DCMotor_Init>:
* @return	void			
*/
void DCMotor_Init(void)
{
	/****** 포트 초기화 *****/
	PORTB2 = 0;		// MOTOR_DIR
     e6a:	2a 98       	cbi	0x05, 2	; 5
	DDB2 = 1;	
     e6c:	22 9a       	sbi	0x04, 2	; 4
	PORTB5 = 0;		// MOTOR_PWM
     e6e:	2d 98       	cbi	0x05, 5	; 5
	DDB5 = 1;
     e70:	25 9a       	sbi	0x04, 5	; 4

	/***** 인터럽트 초기화 : CURRENT_FALULT(INT0) *****/
	ISC01 = 1;		// 10 : Falling edge, 11 : Rising edge
     e72:	e9 e6       	ldi	r30, 0x69	; 105
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	82 60       	ori	r24, 0x02	; 2
     e7a:	80 83       	st	Z, r24
	ISC00 = 0;	 		
     e7c:	80 81       	ld	r24, Z
     e7e:	8e 7f       	andi	r24, 0xFE	; 254
     e80:	80 83       	st	Z, r24
//	INT0 = 1;		// 인터럽트 활성화 	 

	/***** PWM 초기화 *****/
	PWM_Init(PWM_CH_A);			
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	0e 94 34 06 	call	0xc68	; 0xc68 <PWM_Init>
	PWM_SetDuty(0);
     e88:	80 e0       	ldi	r24, 0x00	; 0
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PWM_SetDuty>
	PWM_A_Disable();
     e90:	0e 94 a4 06 	call	0xd48	; 0xd48 <PWM_A_Disable>
}
     e94:	08 95       	ret

00000e96 <Volume_Init>:

void Volume_Init(void)
{
	/***** Timer 2 초기화 *****/
	/* CTC 모드 */ 
	WGM21 = 1;
     e96:	e0 eb       	ldi	r30, 0xB0	; 176
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	88 60       	ori	r24, 0x08	; 8
     e9e:	80 83       	st	Z, r24
	WGM20 = 0;
     ea0:	80 81       	ld	r24, Z
     ea2:	8f 7b       	andi	r24, 0xBF	; 191
     ea4:	80 83       	st	Z, r24
	/* 1/64 분주 */ 
	CS22 = 1;
     ea6:	80 81       	ld	r24, Z
     ea8:	84 60       	ori	r24, 0x04	; 4
     eaa:	80 83       	st	Z, r24
	CS21 = 0;
     eac:	80 81       	ld	r24, Z
     eae:	8d 7f       	andi	r24, 0xFD	; 253
     eb0:	80 83       	st	Z, r24
	CS20 = 0;
     eb2:	80 81       	ld	r24, Z
     eb4:	8e 7f       	andi	r24, 0xFE	; 254
     eb6:	80 83       	st	Z, r24
	/* OCR레지스터 설정 (1ms으로) */
	OCR2A = TIMER_1MS;
     eb8:	89 ef       	ldi	r24, 0xF9	; 249
     eba:	80 93 b3 00 	sts	0x00B3, r24
	/* 인터럽트 활성화 */ 
	OCIE2A = 1;
     ebe:	e0 e7       	ldi	r30, 0x70	; 112
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	82 60       	ori	r24, 0x02	; 2
     ec6:	80 83       	st	Z, r24
}
     ec8:	08 95       	ret

00000eca <__vector_9>:



/* 타이머 2 ISR */
ISR(TIMER2_COMP_vect)
{
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	0b b6       	in	r0, 0x3b	; 59
     ed4:	0f 92       	push	r0
     ed6:	11 24       	eor	r1, r1
     ed8:	2f 93       	push	r18
     eda:	3f 93       	push	r19
     edc:	4f 93       	push	r20
     ede:	5f 93       	push	r21
     ee0:	6f 93       	push	r22
     ee2:	7f 93       	push	r23
     ee4:	8f 93       	push	r24
     ee6:	9f 93       	push	r25
     ee8:	af 93       	push	r26
     eea:	bf 93       	push	r27
     eec:	ef 93       	push	r30
     eee:	ff 93       	push	r31
	static unsigned short Count = 0;

	Count++;
     ef0:	80 91 e7 02 	lds	r24, 0x02E7
     ef4:	90 91 e8 02 	lds	r25, 0x02E8
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	90 93 e8 02 	sts	0x02E8, r25
     efe:	80 93 e7 02 	sts	0x02E7, r24
	
	if(Count == 100)		// 512us * 1953 = 약 1s
     f02:	84 36       	cpi	r24, 0x64	; 100
     f04:	91 05       	cpc	r25, r1
     f06:	99 f0       	breq	.+38     	; 0xf2e <__vector_9+0x64>
	{
		ADC_Start(1);		// Volume ADC를 시작한다. 
		Count = 0;
	}
}
     f08:	ff 91       	pop	r31
     f0a:	ef 91       	pop	r30
     f0c:	bf 91       	pop	r27
     f0e:	af 91       	pop	r26
     f10:	9f 91       	pop	r25
     f12:	8f 91       	pop	r24
     f14:	7f 91       	pop	r23
     f16:	6f 91       	pop	r22
     f18:	5f 91       	pop	r21
     f1a:	4f 91       	pop	r20
     f1c:	3f 91       	pop	r19
     f1e:	2f 91       	pop	r18
     f20:	0f 90       	pop	r0
     f22:	0b be       	out	0x3b, r0	; 59
     f24:	0f 90       	pop	r0
     f26:	0f be       	out	0x3f, r0	; 63
     f28:	0f 90       	pop	r0
     f2a:	1f 90       	pop	r1
     f2c:	18 95       	reti

	Count++;
	
	if(Count == 100)		// 512us * 1953 = 약 1s
	{
		ADC_Start(1);		// Volume ADC를 시작한다. 
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <ADC_Start>
		Count = 0;
     f34:	10 92 e8 02 	sts	0x02E8, r1
     f38:	10 92 e7 02 	sts	0x02E7, r1
     f3c:	e5 cf       	rjmp	.-54     	; 0xf08 <__vector_9+0x3e>

00000f3e <Volume_GetData>:
	/* 인터럽트 활성화 */ 
	OCIE2A = 1;
}

unsigned char Volume_GetData(unsigned short *Data)
{
     f3e:	0f 93       	push	r16
     f40:	1f 93       	push	r17
     f42:	df 93       	push	r29
     f44:	cf 93       	push	r28
     f46:	00 d0       	rcall	.+0      	; 0xf48 <Volume_GetData+0xa>
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
     f4c:	8c 01       	movw	r16, r24
	unsigned short ADCValue;
	
	if(ADC_GetData(1, &ADCValue))
     f4e:	81 e0       	ldi	r24, 0x01	; 1
     f50:	be 01       	movw	r22, r28
     f52:	6f 5f       	subi	r22, 0xFF	; 255
     f54:	7f 4f       	sbci	r23, 0xFF	; 255
     f56:	0e 94 f4 03 	call	0x7e8	; 0x7e8 <ADC_GetData>
     f5a:	88 23       	and	r24, r24
     f5c:	31 f0       	breq	.+12     	; 0xf6a <Volume_GetData+0x2c>
	{
		*Data = ADCValue;
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	9a 81       	ldd	r25, Y+2	; 0x02
     f62:	f8 01       	movw	r30, r16
     f64:	91 83       	std	Z+1, r25	; 0x01
     f66:	80 83       	st	Z, r24
     f68:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		return 0;
	}
}
     f6a:	0f 90       	pop	r0
     f6c:	0f 90       	pop	r0
     f6e:	cf 91       	pop	r28
     f70:	df 91       	pop	r29
     f72:	1f 91       	pop	r17
     f74:	0f 91       	pop	r16
     f76:	08 95       	ret

00000f78 <_fpadd_parts>:
     f78:	a0 e0       	ldi	r26, 0x00	; 0
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e2 ec       	ldi	r30, 0xC2	; 194
     f7e:	f7 e0       	ldi	r31, 0x07	; 7
     f80:	0c 94 03 0d 	jmp	0x1a06	; 0x1a06 <__prologue_saves__>
     f84:	dc 01       	movw	r26, r24
     f86:	2b 01       	movw	r4, r22
     f88:	fa 01       	movw	r30, r20
     f8a:	9c 91       	ld	r25, X
     f8c:	92 30       	cpi	r25, 0x02	; 2
     f8e:	08 f4       	brcc	.+2      	; 0xf92 <_fpadd_parts+0x1a>
     f90:	39 c1       	rjmp	.+626    	; 0x1204 <__stack+0x105>
     f92:	eb 01       	movw	r28, r22
     f94:	88 81       	ld	r24, Y
     f96:	82 30       	cpi	r24, 0x02	; 2
     f98:	08 f4       	brcc	.+2      	; 0xf9c <_fpadd_parts+0x24>
     f9a:	33 c1       	rjmp	.+614    	; 0x1202 <__stack+0x103>
     f9c:	94 30       	cpi	r25, 0x04	; 4
     f9e:	69 f4       	brne	.+26     	; 0xfba <_fpadd_parts+0x42>
     fa0:	84 30       	cpi	r24, 0x04	; 4
     fa2:	09 f0       	breq	.+2      	; 0xfa6 <_fpadd_parts+0x2e>
     fa4:	2f c1       	rjmp	.+606    	; 0x1204 <__stack+0x105>
     fa6:	11 96       	adiw	r26, 0x01	; 1
     fa8:	9c 91       	ld	r25, X
     faa:	11 97       	sbiw	r26, 0x01	; 1
     fac:	89 81       	ldd	r24, Y+1	; 0x01
     fae:	98 17       	cp	r25, r24
     fb0:	09 f4       	brne	.+2      	; 0xfb4 <_fpadd_parts+0x3c>
     fb2:	28 c1       	rjmp	.+592    	; 0x1204 <__stack+0x105>
     fb4:	ab eb       	ldi	r26, 0xBB	; 187
     fb6:	b1 e0       	ldi	r27, 0x01	; 1
     fb8:	25 c1       	rjmp	.+586    	; 0x1204 <__stack+0x105>
     fba:	84 30       	cpi	r24, 0x04	; 4
     fbc:	09 f4       	brne	.+2      	; 0xfc0 <_fpadd_parts+0x48>
     fbe:	21 c1       	rjmp	.+578    	; 0x1202 <__stack+0x103>
     fc0:	82 30       	cpi	r24, 0x02	; 2
     fc2:	a9 f4       	brne	.+42     	; 0xfee <_fpadd_parts+0x76>
     fc4:	92 30       	cpi	r25, 0x02	; 2
     fc6:	09 f0       	breq	.+2      	; 0xfca <_fpadd_parts+0x52>
     fc8:	1d c1       	rjmp	.+570    	; 0x1204 <__stack+0x105>
     fca:	9a 01       	movw	r18, r20
     fcc:	ad 01       	movw	r20, r26
     fce:	88 e0       	ldi	r24, 0x08	; 8
     fd0:	ea 01       	movw	r28, r20
     fd2:	09 90       	ld	r0, Y+
     fd4:	ae 01       	movw	r20, r28
     fd6:	e9 01       	movw	r28, r18
     fd8:	09 92       	st	Y+, r0
     fda:	9e 01       	movw	r18, r28
     fdc:	81 50       	subi	r24, 0x01	; 1
     fde:	c1 f7       	brne	.-16     	; 0xfd0 <_fpadd_parts+0x58>
     fe0:	e2 01       	movw	r28, r4
     fe2:	89 81       	ldd	r24, Y+1	; 0x01
     fe4:	11 96       	adiw	r26, 0x01	; 1
     fe6:	9c 91       	ld	r25, X
     fe8:	89 23       	and	r24, r25
     fea:	81 83       	std	Z+1, r24	; 0x01
     fec:	08 c1       	rjmp	.+528    	; 0x11fe <__stack+0xff>
     fee:	92 30       	cpi	r25, 0x02	; 2
     ff0:	09 f4       	brne	.+2      	; 0xff4 <_fpadd_parts+0x7c>
     ff2:	07 c1       	rjmp	.+526    	; 0x1202 <__stack+0x103>
     ff4:	12 96       	adiw	r26, 0x02	; 2
     ff6:	2d 90       	ld	r2, X+
     ff8:	3c 90       	ld	r3, X
     ffa:	13 97       	sbiw	r26, 0x03	; 3
     ffc:	eb 01       	movw	r28, r22
     ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    1000:	9b 81       	ldd	r25, Y+3	; 0x03
    1002:	14 96       	adiw	r26, 0x04	; 4
    1004:	ad 90       	ld	r10, X+
    1006:	bd 90       	ld	r11, X+
    1008:	cd 90       	ld	r12, X+
    100a:	dc 90       	ld	r13, X
    100c:	17 97       	sbiw	r26, 0x07	; 7
    100e:	ec 80       	ldd	r14, Y+4	; 0x04
    1010:	fd 80       	ldd	r15, Y+5	; 0x05
    1012:	0e 81       	ldd	r16, Y+6	; 0x06
    1014:	1f 81       	ldd	r17, Y+7	; 0x07
    1016:	91 01       	movw	r18, r2
    1018:	28 1b       	sub	r18, r24
    101a:	39 0b       	sbc	r19, r25
    101c:	b9 01       	movw	r22, r18
    101e:	37 ff       	sbrs	r19, 7
    1020:	04 c0       	rjmp	.+8      	; 0x102a <_fpadd_parts+0xb2>
    1022:	66 27       	eor	r22, r22
    1024:	77 27       	eor	r23, r23
    1026:	62 1b       	sub	r22, r18
    1028:	73 0b       	sbc	r23, r19
    102a:	60 32       	cpi	r22, 0x20	; 32
    102c:	71 05       	cpc	r23, r1
    102e:	0c f0       	brlt	.+2      	; 0x1032 <_fpadd_parts+0xba>
    1030:	61 c0       	rjmp	.+194    	; 0x10f4 <_fpadd_parts+0x17c>
    1032:	12 16       	cp	r1, r18
    1034:	13 06       	cpc	r1, r19
    1036:	6c f5       	brge	.+90     	; 0x1092 <_fpadd_parts+0x11a>
    1038:	37 01       	movw	r6, r14
    103a:	48 01       	movw	r8, r16
    103c:	06 2e       	mov	r0, r22
    103e:	04 c0       	rjmp	.+8      	; 0x1048 <_fpadd_parts+0xd0>
    1040:	96 94       	lsr	r9
    1042:	87 94       	ror	r8
    1044:	77 94       	ror	r7
    1046:	67 94       	ror	r6
    1048:	0a 94       	dec	r0
    104a:	d2 f7       	brpl	.-12     	; 0x1040 <_fpadd_parts+0xc8>
    104c:	21 e0       	ldi	r18, 0x01	; 1
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	40 e0       	ldi	r20, 0x00	; 0
    1052:	50 e0       	ldi	r21, 0x00	; 0
    1054:	04 c0       	rjmp	.+8      	; 0x105e <_fpadd_parts+0xe6>
    1056:	22 0f       	add	r18, r18
    1058:	33 1f       	adc	r19, r19
    105a:	44 1f       	adc	r20, r20
    105c:	55 1f       	adc	r21, r21
    105e:	6a 95       	dec	r22
    1060:	d2 f7       	brpl	.-12     	; 0x1056 <_fpadd_parts+0xde>
    1062:	21 50       	subi	r18, 0x01	; 1
    1064:	30 40       	sbci	r19, 0x00	; 0
    1066:	40 40       	sbci	r20, 0x00	; 0
    1068:	50 40       	sbci	r21, 0x00	; 0
    106a:	2e 21       	and	r18, r14
    106c:	3f 21       	and	r19, r15
    106e:	40 23       	and	r20, r16
    1070:	51 23       	and	r21, r17
    1072:	21 15       	cp	r18, r1
    1074:	31 05       	cpc	r19, r1
    1076:	41 05       	cpc	r20, r1
    1078:	51 05       	cpc	r21, r1
    107a:	21 f0       	breq	.+8      	; 0x1084 <_fpadd_parts+0x10c>
    107c:	21 e0       	ldi	r18, 0x01	; 1
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	40 e0       	ldi	r20, 0x00	; 0
    1082:	50 e0       	ldi	r21, 0x00	; 0
    1084:	79 01       	movw	r14, r18
    1086:	8a 01       	movw	r16, r20
    1088:	e6 28       	or	r14, r6
    108a:	f7 28       	or	r15, r7
    108c:	08 29       	or	r16, r8
    108e:	19 29       	or	r17, r9
    1090:	3c c0       	rjmp	.+120    	; 0x110a <__stack+0xb>
    1092:	23 2b       	or	r18, r19
    1094:	d1 f1       	breq	.+116    	; 0x110a <__stack+0xb>
    1096:	26 0e       	add	r2, r22
    1098:	37 1e       	adc	r3, r23
    109a:	35 01       	movw	r6, r10
    109c:	46 01       	movw	r8, r12
    109e:	06 2e       	mov	r0, r22
    10a0:	04 c0       	rjmp	.+8      	; 0x10aa <_fpadd_parts+0x132>
    10a2:	96 94       	lsr	r9
    10a4:	87 94       	ror	r8
    10a6:	77 94       	ror	r7
    10a8:	67 94       	ror	r6
    10aa:	0a 94       	dec	r0
    10ac:	d2 f7       	brpl	.-12     	; 0x10a2 <_fpadd_parts+0x12a>
    10ae:	21 e0       	ldi	r18, 0x01	; 1
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	40 e0       	ldi	r20, 0x00	; 0
    10b4:	50 e0       	ldi	r21, 0x00	; 0
    10b6:	04 c0       	rjmp	.+8      	; 0x10c0 <_fpadd_parts+0x148>
    10b8:	22 0f       	add	r18, r18
    10ba:	33 1f       	adc	r19, r19
    10bc:	44 1f       	adc	r20, r20
    10be:	55 1f       	adc	r21, r21
    10c0:	6a 95       	dec	r22
    10c2:	d2 f7       	brpl	.-12     	; 0x10b8 <_fpadd_parts+0x140>
    10c4:	21 50       	subi	r18, 0x01	; 1
    10c6:	30 40       	sbci	r19, 0x00	; 0
    10c8:	40 40       	sbci	r20, 0x00	; 0
    10ca:	50 40       	sbci	r21, 0x00	; 0
    10cc:	2a 21       	and	r18, r10
    10ce:	3b 21       	and	r19, r11
    10d0:	4c 21       	and	r20, r12
    10d2:	5d 21       	and	r21, r13
    10d4:	21 15       	cp	r18, r1
    10d6:	31 05       	cpc	r19, r1
    10d8:	41 05       	cpc	r20, r1
    10da:	51 05       	cpc	r21, r1
    10dc:	21 f0       	breq	.+8      	; 0x10e6 <_fpadd_parts+0x16e>
    10de:	21 e0       	ldi	r18, 0x01	; 1
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	40 e0       	ldi	r20, 0x00	; 0
    10e4:	50 e0       	ldi	r21, 0x00	; 0
    10e6:	59 01       	movw	r10, r18
    10e8:	6a 01       	movw	r12, r20
    10ea:	a6 28       	or	r10, r6
    10ec:	b7 28       	or	r11, r7
    10ee:	c8 28       	or	r12, r8
    10f0:	d9 28       	or	r13, r9
    10f2:	0b c0       	rjmp	.+22     	; 0x110a <__stack+0xb>
    10f4:	82 15       	cp	r24, r2
    10f6:	93 05       	cpc	r25, r3
    10f8:	2c f0       	brlt	.+10     	; 0x1104 <__stack+0x5>
    10fa:	1c 01       	movw	r2, r24
    10fc:	aa 24       	eor	r10, r10
    10fe:	bb 24       	eor	r11, r11
    1100:	65 01       	movw	r12, r10
    1102:	03 c0       	rjmp	.+6      	; 0x110a <__stack+0xb>
    1104:	ee 24       	eor	r14, r14
    1106:	ff 24       	eor	r15, r15
    1108:	87 01       	movw	r16, r14
    110a:	11 96       	adiw	r26, 0x01	; 1
    110c:	9c 91       	ld	r25, X
    110e:	d2 01       	movw	r26, r4
    1110:	11 96       	adiw	r26, 0x01	; 1
    1112:	8c 91       	ld	r24, X
    1114:	98 17       	cp	r25, r24
    1116:	09 f4       	brne	.+2      	; 0x111a <__stack+0x1b>
    1118:	45 c0       	rjmp	.+138    	; 0x11a4 <__stack+0xa5>
    111a:	99 23       	and	r25, r25
    111c:	39 f0       	breq	.+14     	; 0x112c <__stack+0x2d>
    111e:	a8 01       	movw	r20, r16
    1120:	97 01       	movw	r18, r14
    1122:	2a 19       	sub	r18, r10
    1124:	3b 09       	sbc	r19, r11
    1126:	4c 09       	sbc	r20, r12
    1128:	5d 09       	sbc	r21, r13
    112a:	06 c0       	rjmp	.+12     	; 0x1138 <__stack+0x39>
    112c:	a6 01       	movw	r20, r12
    112e:	95 01       	movw	r18, r10
    1130:	2e 19       	sub	r18, r14
    1132:	3f 09       	sbc	r19, r15
    1134:	40 0b       	sbc	r20, r16
    1136:	51 0b       	sbc	r21, r17
    1138:	57 fd       	sbrc	r21, 7
    113a:	08 c0       	rjmp	.+16     	; 0x114c <__stack+0x4d>
    113c:	11 82       	std	Z+1, r1	; 0x01
    113e:	33 82       	std	Z+3, r3	; 0x03
    1140:	22 82       	std	Z+2, r2	; 0x02
    1142:	24 83       	std	Z+4, r18	; 0x04
    1144:	35 83       	std	Z+5, r19	; 0x05
    1146:	46 83       	std	Z+6, r20	; 0x06
    1148:	57 83       	std	Z+7, r21	; 0x07
    114a:	1d c0       	rjmp	.+58     	; 0x1186 <__stack+0x87>
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	81 83       	std	Z+1, r24	; 0x01
    1150:	33 82       	std	Z+3, r3	; 0x03
    1152:	22 82       	std	Z+2, r2	; 0x02
    1154:	88 27       	eor	r24, r24
    1156:	99 27       	eor	r25, r25
    1158:	dc 01       	movw	r26, r24
    115a:	82 1b       	sub	r24, r18
    115c:	93 0b       	sbc	r25, r19
    115e:	a4 0b       	sbc	r26, r20
    1160:	b5 0b       	sbc	r27, r21
    1162:	84 83       	std	Z+4, r24	; 0x04
    1164:	95 83       	std	Z+5, r25	; 0x05
    1166:	a6 83       	std	Z+6, r26	; 0x06
    1168:	b7 83       	std	Z+7, r27	; 0x07
    116a:	0d c0       	rjmp	.+26     	; 0x1186 <__stack+0x87>
    116c:	22 0f       	add	r18, r18
    116e:	33 1f       	adc	r19, r19
    1170:	44 1f       	adc	r20, r20
    1172:	55 1f       	adc	r21, r21
    1174:	24 83       	std	Z+4, r18	; 0x04
    1176:	35 83       	std	Z+5, r19	; 0x05
    1178:	46 83       	std	Z+6, r20	; 0x06
    117a:	57 83       	std	Z+7, r21	; 0x07
    117c:	82 81       	ldd	r24, Z+2	; 0x02
    117e:	93 81       	ldd	r25, Z+3	; 0x03
    1180:	01 97       	sbiw	r24, 0x01	; 1
    1182:	93 83       	std	Z+3, r25	; 0x03
    1184:	82 83       	std	Z+2, r24	; 0x02
    1186:	24 81       	ldd	r18, Z+4	; 0x04
    1188:	35 81       	ldd	r19, Z+5	; 0x05
    118a:	46 81       	ldd	r20, Z+6	; 0x06
    118c:	57 81       	ldd	r21, Z+7	; 0x07
    118e:	da 01       	movw	r26, r20
    1190:	c9 01       	movw	r24, r18
    1192:	01 97       	sbiw	r24, 0x01	; 1
    1194:	a1 09       	sbc	r26, r1
    1196:	b1 09       	sbc	r27, r1
    1198:	8f 5f       	subi	r24, 0xFF	; 255
    119a:	9f 4f       	sbci	r25, 0xFF	; 255
    119c:	af 4f       	sbci	r26, 0xFF	; 255
    119e:	bf 43       	sbci	r27, 0x3F	; 63
    11a0:	28 f3       	brcs	.-54     	; 0x116c <__stack+0x6d>
    11a2:	0b c0       	rjmp	.+22     	; 0x11ba <__stack+0xbb>
    11a4:	91 83       	std	Z+1, r25	; 0x01
    11a6:	33 82       	std	Z+3, r3	; 0x03
    11a8:	22 82       	std	Z+2, r2	; 0x02
    11aa:	ea 0c       	add	r14, r10
    11ac:	fb 1c       	adc	r15, r11
    11ae:	0c 1d       	adc	r16, r12
    11b0:	1d 1d       	adc	r17, r13
    11b2:	e4 82       	std	Z+4, r14	; 0x04
    11b4:	f5 82       	std	Z+5, r15	; 0x05
    11b6:	06 83       	std	Z+6, r16	; 0x06
    11b8:	17 83       	std	Z+7, r17	; 0x07
    11ba:	83 e0       	ldi	r24, 0x03	; 3
    11bc:	80 83       	st	Z, r24
    11be:	24 81       	ldd	r18, Z+4	; 0x04
    11c0:	35 81       	ldd	r19, Z+5	; 0x05
    11c2:	46 81       	ldd	r20, Z+6	; 0x06
    11c4:	57 81       	ldd	r21, Z+7	; 0x07
    11c6:	57 ff       	sbrs	r21, 7
    11c8:	1a c0       	rjmp	.+52     	; 0x11fe <__stack+0xff>
    11ca:	c9 01       	movw	r24, r18
    11cc:	aa 27       	eor	r26, r26
    11ce:	97 fd       	sbrc	r25, 7
    11d0:	a0 95       	com	r26
    11d2:	ba 2f       	mov	r27, r26
    11d4:	81 70       	andi	r24, 0x01	; 1
    11d6:	90 70       	andi	r25, 0x00	; 0
    11d8:	a0 70       	andi	r26, 0x00	; 0
    11da:	b0 70       	andi	r27, 0x00	; 0
    11dc:	56 95       	lsr	r21
    11de:	47 95       	ror	r20
    11e0:	37 95       	ror	r19
    11e2:	27 95       	ror	r18
    11e4:	82 2b       	or	r24, r18
    11e6:	93 2b       	or	r25, r19
    11e8:	a4 2b       	or	r26, r20
    11ea:	b5 2b       	or	r27, r21
    11ec:	84 83       	std	Z+4, r24	; 0x04
    11ee:	95 83       	std	Z+5, r25	; 0x05
    11f0:	a6 83       	std	Z+6, r26	; 0x06
    11f2:	b7 83       	std	Z+7, r27	; 0x07
    11f4:	82 81       	ldd	r24, Z+2	; 0x02
    11f6:	93 81       	ldd	r25, Z+3	; 0x03
    11f8:	01 96       	adiw	r24, 0x01	; 1
    11fa:	93 83       	std	Z+3, r25	; 0x03
    11fc:	82 83       	std	Z+2, r24	; 0x02
    11fe:	df 01       	movw	r26, r30
    1200:	01 c0       	rjmp	.+2      	; 0x1204 <__stack+0x105>
    1202:	d2 01       	movw	r26, r4
    1204:	cd 01       	movw	r24, r26
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	e2 e1       	ldi	r30, 0x12	; 18
    120c:	0c 94 1f 0d 	jmp	0x1a3e	; 0x1a3e <__epilogue_restores__>

00001210 <__subsf3>:
    1210:	a0 e2       	ldi	r26, 0x20	; 32
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	ee e0       	ldi	r30, 0x0E	; 14
    1216:	f9 e0       	ldi	r31, 0x09	; 9
    1218:	0c 94 0f 0d 	jmp	0x1a1e	; 0x1a1e <__prologue_saves__+0x18>
    121c:	69 83       	std	Y+1, r22	; 0x01
    121e:	7a 83       	std	Y+2, r23	; 0x02
    1220:	8b 83       	std	Y+3, r24	; 0x03
    1222:	9c 83       	std	Y+4, r25	; 0x04
    1224:	2d 83       	std	Y+5, r18	; 0x05
    1226:	3e 83       	std	Y+6, r19	; 0x06
    1228:	4f 83       	std	Y+7, r20	; 0x07
    122a:	58 87       	std	Y+8, r21	; 0x08
    122c:	e9 e0       	ldi	r30, 0x09	; 9
    122e:	ee 2e       	mov	r14, r30
    1230:	f1 2c       	mov	r15, r1
    1232:	ec 0e       	add	r14, r28
    1234:	fd 1e       	adc	r15, r29
    1236:	ce 01       	movw	r24, r28
    1238:	01 96       	adiw	r24, 0x01	; 1
    123a:	b7 01       	movw	r22, r14
    123c:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    1240:	8e 01       	movw	r16, r28
    1242:	0f 5e       	subi	r16, 0xEF	; 239
    1244:	1f 4f       	sbci	r17, 0xFF	; 255
    1246:	ce 01       	movw	r24, r28
    1248:	05 96       	adiw	r24, 0x05	; 5
    124a:	b8 01       	movw	r22, r16
    124c:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    1250:	8a 89       	ldd	r24, Y+18	; 0x12
    1252:	91 e0       	ldi	r25, 0x01	; 1
    1254:	89 27       	eor	r24, r25
    1256:	8a 8b       	std	Y+18, r24	; 0x12
    1258:	c7 01       	movw	r24, r14
    125a:	b8 01       	movw	r22, r16
    125c:	ae 01       	movw	r20, r28
    125e:	47 5e       	subi	r20, 0xE7	; 231
    1260:	5f 4f       	sbci	r21, 0xFF	; 255
    1262:	0e 94 bc 07 	call	0xf78	; 0xf78 <_fpadd_parts>
    1266:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__pack_f>
    126a:	a0 96       	adiw	r28, 0x20	; 32
    126c:	e6 e0       	ldi	r30, 0x06	; 6
    126e:	0c 94 2b 0d 	jmp	0x1a56	; 0x1a56 <__epilogue_restores__+0x18>

00001272 <__addsf3>:
    1272:	a0 e2       	ldi	r26, 0x20	; 32
    1274:	b0 e0       	ldi	r27, 0x00	; 0
    1276:	ef e3       	ldi	r30, 0x3F	; 63
    1278:	f9 e0       	ldi	r31, 0x09	; 9
    127a:	0c 94 0f 0d 	jmp	0x1a1e	; 0x1a1e <__prologue_saves__+0x18>
    127e:	69 83       	std	Y+1, r22	; 0x01
    1280:	7a 83       	std	Y+2, r23	; 0x02
    1282:	8b 83       	std	Y+3, r24	; 0x03
    1284:	9c 83       	std	Y+4, r25	; 0x04
    1286:	2d 83       	std	Y+5, r18	; 0x05
    1288:	3e 83       	std	Y+6, r19	; 0x06
    128a:	4f 83       	std	Y+7, r20	; 0x07
    128c:	58 87       	std	Y+8, r21	; 0x08
    128e:	f9 e0       	ldi	r31, 0x09	; 9
    1290:	ef 2e       	mov	r14, r31
    1292:	f1 2c       	mov	r15, r1
    1294:	ec 0e       	add	r14, r28
    1296:	fd 1e       	adc	r15, r29
    1298:	ce 01       	movw	r24, r28
    129a:	01 96       	adiw	r24, 0x01	; 1
    129c:	b7 01       	movw	r22, r14
    129e:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    12a2:	8e 01       	movw	r16, r28
    12a4:	0f 5e       	subi	r16, 0xEF	; 239
    12a6:	1f 4f       	sbci	r17, 0xFF	; 255
    12a8:	ce 01       	movw	r24, r28
    12aa:	05 96       	adiw	r24, 0x05	; 5
    12ac:	b8 01       	movw	r22, r16
    12ae:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    12b2:	c7 01       	movw	r24, r14
    12b4:	b8 01       	movw	r22, r16
    12b6:	ae 01       	movw	r20, r28
    12b8:	47 5e       	subi	r20, 0xE7	; 231
    12ba:	5f 4f       	sbci	r21, 0xFF	; 255
    12bc:	0e 94 bc 07 	call	0xf78	; 0xf78 <_fpadd_parts>
    12c0:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__pack_f>
    12c4:	a0 96       	adiw	r28, 0x20	; 32
    12c6:	e6 e0       	ldi	r30, 0x06	; 6
    12c8:	0c 94 2b 0d 	jmp	0x1a56	; 0x1a56 <__epilogue_restores__+0x18>

000012cc <__mulsf3>:
    12cc:	a0 e2       	ldi	r26, 0x20	; 32
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	ec e6       	ldi	r30, 0x6C	; 108
    12d2:	f9 e0       	ldi	r31, 0x09	; 9
    12d4:	0c 94 03 0d 	jmp	0x1a06	; 0x1a06 <__prologue_saves__>
    12d8:	69 83       	std	Y+1, r22	; 0x01
    12da:	7a 83       	std	Y+2, r23	; 0x02
    12dc:	8b 83       	std	Y+3, r24	; 0x03
    12de:	9c 83       	std	Y+4, r25	; 0x04
    12e0:	2d 83       	std	Y+5, r18	; 0x05
    12e2:	3e 83       	std	Y+6, r19	; 0x06
    12e4:	4f 83       	std	Y+7, r20	; 0x07
    12e6:	58 87       	std	Y+8, r21	; 0x08
    12e8:	ce 01       	movw	r24, r28
    12ea:	01 96       	adiw	r24, 0x01	; 1
    12ec:	be 01       	movw	r22, r28
    12ee:	67 5f       	subi	r22, 0xF7	; 247
    12f0:	7f 4f       	sbci	r23, 0xFF	; 255
    12f2:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    12f6:	ce 01       	movw	r24, r28
    12f8:	05 96       	adiw	r24, 0x05	; 5
    12fa:	be 01       	movw	r22, r28
    12fc:	6f 5e       	subi	r22, 0xEF	; 239
    12fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1300:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    1304:	99 85       	ldd	r25, Y+9	; 0x09
    1306:	92 30       	cpi	r25, 0x02	; 2
    1308:	88 f0       	brcs	.+34     	; 0x132c <__mulsf3+0x60>
    130a:	89 89       	ldd	r24, Y+17	; 0x11
    130c:	82 30       	cpi	r24, 0x02	; 2
    130e:	c8 f0       	brcs	.+50     	; 0x1342 <__mulsf3+0x76>
    1310:	94 30       	cpi	r25, 0x04	; 4
    1312:	19 f4       	brne	.+6      	; 0x131a <__mulsf3+0x4e>
    1314:	82 30       	cpi	r24, 0x02	; 2
    1316:	51 f4       	brne	.+20     	; 0x132c <__mulsf3+0x60>
    1318:	04 c0       	rjmp	.+8      	; 0x1322 <__mulsf3+0x56>
    131a:	84 30       	cpi	r24, 0x04	; 4
    131c:	29 f4       	brne	.+10     	; 0x1328 <__mulsf3+0x5c>
    131e:	92 30       	cpi	r25, 0x02	; 2
    1320:	81 f4       	brne	.+32     	; 0x1342 <__mulsf3+0x76>
    1322:	8b eb       	ldi	r24, 0xBB	; 187
    1324:	91 e0       	ldi	r25, 0x01	; 1
    1326:	c6 c0       	rjmp	.+396    	; 0x14b4 <__mulsf3+0x1e8>
    1328:	92 30       	cpi	r25, 0x02	; 2
    132a:	49 f4       	brne	.+18     	; 0x133e <__mulsf3+0x72>
    132c:	20 e0       	ldi	r18, 0x00	; 0
    132e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1330:	8a 89       	ldd	r24, Y+18	; 0x12
    1332:	98 13       	cpse	r25, r24
    1334:	21 e0       	ldi	r18, 0x01	; 1
    1336:	2a 87       	std	Y+10, r18	; 0x0a
    1338:	ce 01       	movw	r24, r28
    133a:	09 96       	adiw	r24, 0x09	; 9
    133c:	bb c0       	rjmp	.+374    	; 0x14b4 <__mulsf3+0x1e8>
    133e:	82 30       	cpi	r24, 0x02	; 2
    1340:	49 f4       	brne	.+18     	; 0x1354 <__mulsf3+0x88>
    1342:	20 e0       	ldi	r18, 0x00	; 0
    1344:	9a 85       	ldd	r25, Y+10	; 0x0a
    1346:	8a 89       	ldd	r24, Y+18	; 0x12
    1348:	98 13       	cpse	r25, r24
    134a:	21 e0       	ldi	r18, 0x01	; 1
    134c:	2a 8b       	std	Y+18, r18	; 0x12
    134e:	ce 01       	movw	r24, r28
    1350:	41 96       	adiw	r24, 0x11	; 17
    1352:	b0 c0       	rjmp	.+352    	; 0x14b4 <__mulsf3+0x1e8>
    1354:	2d 84       	ldd	r2, Y+13	; 0x0d
    1356:	3e 84       	ldd	r3, Y+14	; 0x0e
    1358:	4f 84       	ldd	r4, Y+15	; 0x0f
    135a:	58 88       	ldd	r5, Y+16	; 0x10
    135c:	6d 88       	ldd	r6, Y+21	; 0x15
    135e:	7e 88       	ldd	r7, Y+22	; 0x16
    1360:	8f 88       	ldd	r8, Y+23	; 0x17
    1362:	98 8c       	ldd	r9, Y+24	; 0x18
    1364:	ee 24       	eor	r14, r14
    1366:	ff 24       	eor	r15, r15
    1368:	87 01       	movw	r16, r14
    136a:	aa 24       	eor	r10, r10
    136c:	bb 24       	eor	r11, r11
    136e:	65 01       	movw	r12, r10
    1370:	40 e0       	ldi	r20, 0x00	; 0
    1372:	50 e0       	ldi	r21, 0x00	; 0
    1374:	60 e0       	ldi	r22, 0x00	; 0
    1376:	70 e0       	ldi	r23, 0x00	; 0
    1378:	e0 e0       	ldi	r30, 0x00	; 0
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	c1 01       	movw	r24, r2
    137e:	81 70       	andi	r24, 0x01	; 1
    1380:	90 70       	andi	r25, 0x00	; 0
    1382:	89 2b       	or	r24, r25
    1384:	e9 f0       	breq	.+58     	; 0x13c0 <__mulsf3+0xf4>
    1386:	e6 0c       	add	r14, r6
    1388:	f7 1c       	adc	r15, r7
    138a:	08 1d       	adc	r16, r8
    138c:	19 1d       	adc	r17, r9
    138e:	9a 01       	movw	r18, r20
    1390:	ab 01       	movw	r20, r22
    1392:	2a 0d       	add	r18, r10
    1394:	3b 1d       	adc	r19, r11
    1396:	4c 1d       	adc	r20, r12
    1398:	5d 1d       	adc	r21, r13
    139a:	80 e0       	ldi	r24, 0x00	; 0
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	a0 e0       	ldi	r26, 0x00	; 0
    13a0:	b0 e0       	ldi	r27, 0x00	; 0
    13a2:	e6 14       	cp	r14, r6
    13a4:	f7 04       	cpc	r15, r7
    13a6:	08 05       	cpc	r16, r8
    13a8:	19 05       	cpc	r17, r9
    13aa:	20 f4       	brcc	.+8      	; 0x13b4 <__mulsf3+0xe8>
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	a0 e0       	ldi	r26, 0x00	; 0
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	ba 01       	movw	r22, r20
    13b6:	a9 01       	movw	r20, r18
    13b8:	48 0f       	add	r20, r24
    13ba:	59 1f       	adc	r21, r25
    13bc:	6a 1f       	adc	r22, r26
    13be:	7b 1f       	adc	r23, r27
    13c0:	aa 0c       	add	r10, r10
    13c2:	bb 1c       	adc	r11, r11
    13c4:	cc 1c       	adc	r12, r12
    13c6:	dd 1c       	adc	r13, r13
    13c8:	97 fe       	sbrs	r9, 7
    13ca:	08 c0       	rjmp	.+16     	; 0x13dc <__mulsf3+0x110>
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	a0 e0       	ldi	r26, 0x00	; 0
    13d2:	b0 e0       	ldi	r27, 0x00	; 0
    13d4:	a8 2a       	or	r10, r24
    13d6:	b9 2a       	or	r11, r25
    13d8:	ca 2a       	or	r12, r26
    13da:	db 2a       	or	r13, r27
    13dc:	31 96       	adiw	r30, 0x01	; 1
    13de:	e0 32       	cpi	r30, 0x20	; 32
    13e0:	f1 05       	cpc	r31, r1
    13e2:	49 f0       	breq	.+18     	; 0x13f6 <__mulsf3+0x12a>
    13e4:	66 0c       	add	r6, r6
    13e6:	77 1c       	adc	r7, r7
    13e8:	88 1c       	adc	r8, r8
    13ea:	99 1c       	adc	r9, r9
    13ec:	56 94       	lsr	r5
    13ee:	47 94       	ror	r4
    13f0:	37 94       	ror	r3
    13f2:	27 94       	ror	r2
    13f4:	c3 cf       	rjmp	.-122    	; 0x137c <__mulsf3+0xb0>
    13f6:	fa 85       	ldd	r31, Y+10	; 0x0a
    13f8:	ea 89       	ldd	r30, Y+18	; 0x12
    13fa:	2b 89       	ldd	r18, Y+19	; 0x13
    13fc:	3c 89       	ldd	r19, Y+20	; 0x14
    13fe:	8b 85       	ldd	r24, Y+11	; 0x0b
    1400:	9c 85       	ldd	r25, Y+12	; 0x0c
    1402:	28 0f       	add	r18, r24
    1404:	39 1f       	adc	r19, r25
    1406:	2e 5f       	subi	r18, 0xFE	; 254
    1408:	3f 4f       	sbci	r19, 0xFF	; 255
    140a:	17 c0       	rjmp	.+46     	; 0x143a <__mulsf3+0x16e>
    140c:	ca 01       	movw	r24, r20
    140e:	81 70       	andi	r24, 0x01	; 1
    1410:	90 70       	andi	r25, 0x00	; 0
    1412:	89 2b       	or	r24, r25
    1414:	61 f0       	breq	.+24     	; 0x142e <__mulsf3+0x162>
    1416:	16 95       	lsr	r17
    1418:	07 95       	ror	r16
    141a:	f7 94       	ror	r15
    141c:	e7 94       	ror	r14
    141e:	80 e0       	ldi	r24, 0x00	; 0
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	a0 e0       	ldi	r26, 0x00	; 0
    1424:	b0 e8       	ldi	r27, 0x80	; 128
    1426:	e8 2a       	or	r14, r24
    1428:	f9 2a       	or	r15, r25
    142a:	0a 2b       	or	r16, r26
    142c:	1b 2b       	or	r17, r27
    142e:	76 95       	lsr	r23
    1430:	67 95       	ror	r22
    1432:	57 95       	ror	r21
    1434:	47 95       	ror	r20
    1436:	2f 5f       	subi	r18, 0xFF	; 255
    1438:	3f 4f       	sbci	r19, 0xFF	; 255
    143a:	77 fd       	sbrc	r23, 7
    143c:	e7 cf       	rjmp	.-50     	; 0x140c <__mulsf3+0x140>
    143e:	0c c0       	rjmp	.+24     	; 0x1458 <__mulsf3+0x18c>
    1440:	44 0f       	add	r20, r20
    1442:	55 1f       	adc	r21, r21
    1444:	66 1f       	adc	r22, r22
    1446:	77 1f       	adc	r23, r23
    1448:	17 fd       	sbrc	r17, 7
    144a:	41 60       	ori	r20, 0x01	; 1
    144c:	ee 0c       	add	r14, r14
    144e:	ff 1c       	adc	r15, r15
    1450:	00 1f       	adc	r16, r16
    1452:	11 1f       	adc	r17, r17
    1454:	21 50       	subi	r18, 0x01	; 1
    1456:	30 40       	sbci	r19, 0x00	; 0
    1458:	40 30       	cpi	r20, 0x00	; 0
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	59 07       	cpc	r21, r25
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	69 07       	cpc	r22, r25
    1462:	90 e4       	ldi	r25, 0x40	; 64
    1464:	79 07       	cpc	r23, r25
    1466:	60 f3       	brcs	.-40     	; 0x1440 <__mulsf3+0x174>
    1468:	2b 8f       	std	Y+27, r18	; 0x1b
    146a:	3c 8f       	std	Y+28, r19	; 0x1c
    146c:	db 01       	movw	r26, r22
    146e:	ca 01       	movw	r24, r20
    1470:	8f 77       	andi	r24, 0x7F	; 127
    1472:	90 70       	andi	r25, 0x00	; 0
    1474:	a0 70       	andi	r26, 0x00	; 0
    1476:	b0 70       	andi	r27, 0x00	; 0
    1478:	80 34       	cpi	r24, 0x40	; 64
    147a:	91 05       	cpc	r25, r1
    147c:	a1 05       	cpc	r26, r1
    147e:	b1 05       	cpc	r27, r1
    1480:	61 f4       	brne	.+24     	; 0x149a <__mulsf3+0x1ce>
    1482:	47 fd       	sbrc	r20, 7
    1484:	0a c0       	rjmp	.+20     	; 0x149a <__mulsf3+0x1ce>
    1486:	e1 14       	cp	r14, r1
    1488:	f1 04       	cpc	r15, r1
    148a:	01 05       	cpc	r16, r1
    148c:	11 05       	cpc	r17, r1
    148e:	29 f0       	breq	.+10     	; 0x149a <__mulsf3+0x1ce>
    1490:	40 5c       	subi	r20, 0xC0	; 192
    1492:	5f 4f       	sbci	r21, 0xFF	; 255
    1494:	6f 4f       	sbci	r22, 0xFF	; 255
    1496:	7f 4f       	sbci	r23, 0xFF	; 255
    1498:	40 78       	andi	r20, 0x80	; 128
    149a:	1a 8e       	std	Y+26, r1	; 0x1a
    149c:	fe 17       	cp	r31, r30
    149e:	11 f0       	breq	.+4      	; 0x14a4 <__mulsf3+0x1d8>
    14a0:	81 e0       	ldi	r24, 0x01	; 1
    14a2:	8a 8f       	std	Y+26, r24	; 0x1a
    14a4:	4d 8f       	std	Y+29, r20	; 0x1d
    14a6:	5e 8f       	std	Y+30, r21	; 0x1e
    14a8:	6f 8f       	std	Y+31, r22	; 0x1f
    14aa:	78 a3       	std	Y+32, r23	; 0x20
    14ac:	83 e0       	ldi	r24, 0x03	; 3
    14ae:	89 8f       	std	Y+25, r24	; 0x19
    14b0:	ce 01       	movw	r24, r28
    14b2:	49 96       	adiw	r24, 0x19	; 25
    14b4:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__pack_f>
    14b8:	a0 96       	adiw	r28, 0x20	; 32
    14ba:	e2 e1       	ldi	r30, 0x12	; 18
    14bc:	0c 94 1f 0d 	jmp	0x1a3e	; 0x1a3e <__epilogue_restores__>

000014c0 <__floatsisf>:
    14c0:	a8 e0       	ldi	r26, 0x08	; 8
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e6 e6       	ldi	r30, 0x66	; 102
    14c6:	fa e0       	ldi	r31, 0x0A	; 10
    14c8:	0c 94 0c 0d 	jmp	0x1a18	; 0x1a18 <__prologue_saves__+0x12>
    14cc:	9b 01       	movw	r18, r22
    14ce:	ac 01       	movw	r20, r24
    14d0:	83 e0       	ldi	r24, 0x03	; 3
    14d2:	89 83       	std	Y+1, r24	; 0x01
    14d4:	da 01       	movw	r26, r20
    14d6:	c9 01       	movw	r24, r18
    14d8:	88 27       	eor	r24, r24
    14da:	b7 fd       	sbrc	r27, 7
    14dc:	83 95       	inc	r24
    14de:	99 27       	eor	r25, r25
    14e0:	aa 27       	eor	r26, r26
    14e2:	bb 27       	eor	r27, r27
    14e4:	b8 2e       	mov	r11, r24
    14e6:	21 15       	cp	r18, r1
    14e8:	31 05       	cpc	r19, r1
    14ea:	41 05       	cpc	r20, r1
    14ec:	51 05       	cpc	r21, r1
    14ee:	19 f4       	brne	.+6      	; 0x14f6 <__floatsisf+0x36>
    14f0:	82 e0       	ldi	r24, 0x02	; 2
    14f2:	89 83       	std	Y+1, r24	; 0x01
    14f4:	3a c0       	rjmp	.+116    	; 0x156a <__floatsisf+0xaa>
    14f6:	88 23       	and	r24, r24
    14f8:	a9 f0       	breq	.+42     	; 0x1524 <__floatsisf+0x64>
    14fa:	20 30       	cpi	r18, 0x00	; 0
    14fc:	80 e0       	ldi	r24, 0x00	; 0
    14fe:	38 07       	cpc	r19, r24
    1500:	80 e0       	ldi	r24, 0x00	; 0
    1502:	48 07       	cpc	r20, r24
    1504:	80 e8       	ldi	r24, 0x80	; 128
    1506:	58 07       	cpc	r21, r24
    1508:	29 f4       	brne	.+10     	; 0x1514 <__floatsisf+0x54>
    150a:	60 e0       	ldi	r22, 0x00	; 0
    150c:	70 e0       	ldi	r23, 0x00	; 0
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	9f ec       	ldi	r25, 0xCF	; 207
    1512:	30 c0       	rjmp	.+96     	; 0x1574 <__floatsisf+0xb4>
    1514:	ee 24       	eor	r14, r14
    1516:	ff 24       	eor	r15, r15
    1518:	87 01       	movw	r16, r14
    151a:	e2 1a       	sub	r14, r18
    151c:	f3 0a       	sbc	r15, r19
    151e:	04 0b       	sbc	r16, r20
    1520:	15 0b       	sbc	r17, r21
    1522:	02 c0       	rjmp	.+4      	; 0x1528 <__floatsisf+0x68>
    1524:	79 01       	movw	r14, r18
    1526:	8a 01       	movw	r16, r20
    1528:	8e e1       	ldi	r24, 0x1E	; 30
    152a:	c8 2e       	mov	r12, r24
    152c:	d1 2c       	mov	r13, r1
    152e:	dc 82       	std	Y+4, r13	; 0x04
    1530:	cb 82       	std	Y+3, r12	; 0x03
    1532:	ed 82       	std	Y+5, r14	; 0x05
    1534:	fe 82       	std	Y+6, r15	; 0x06
    1536:	0f 83       	std	Y+7, r16	; 0x07
    1538:	18 87       	std	Y+8, r17	; 0x08
    153a:	c8 01       	movw	r24, r16
    153c:	b7 01       	movw	r22, r14
    153e:	0e 94 12 0b 	call	0x1624	; 0x1624 <__clzsi2>
    1542:	01 97       	sbiw	r24, 0x01	; 1
    1544:	18 16       	cp	r1, r24
    1546:	19 06       	cpc	r1, r25
    1548:	84 f4       	brge	.+32     	; 0x156a <__floatsisf+0xaa>
    154a:	08 2e       	mov	r0, r24
    154c:	04 c0       	rjmp	.+8      	; 0x1556 <__floatsisf+0x96>
    154e:	ee 0c       	add	r14, r14
    1550:	ff 1c       	adc	r15, r15
    1552:	00 1f       	adc	r16, r16
    1554:	11 1f       	adc	r17, r17
    1556:	0a 94       	dec	r0
    1558:	d2 f7       	brpl	.-12     	; 0x154e <__floatsisf+0x8e>
    155a:	ed 82       	std	Y+5, r14	; 0x05
    155c:	fe 82       	std	Y+6, r15	; 0x06
    155e:	0f 83       	std	Y+7, r16	; 0x07
    1560:	18 87       	std	Y+8, r17	; 0x08
    1562:	c8 1a       	sub	r12, r24
    1564:	d9 0a       	sbc	r13, r25
    1566:	dc 82       	std	Y+4, r13	; 0x04
    1568:	cb 82       	std	Y+3, r12	; 0x03
    156a:	ba 82       	std	Y+2, r11	; 0x02
    156c:	ce 01       	movw	r24, r28
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__pack_f>
    1574:	28 96       	adiw	r28, 0x08	; 8
    1576:	e9 e0       	ldi	r30, 0x09	; 9
    1578:	0c 94 28 0d 	jmp	0x1a50	; 0x1a50 <__epilogue_restores__+0x12>

0000157c <__fixsfsi>:
    157c:	ac e0       	ldi	r26, 0x0C	; 12
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	e4 ec       	ldi	r30, 0xC4	; 196
    1582:	fa e0       	ldi	r31, 0x0A	; 10
    1584:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__prologue_saves__+0x20>
    1588:	69 83       	std	Y+1, r22	; 0x01
    158a:	7a 83       	std	Y+2, r23	; 0x02
    158c:	8b 83       	std	Y+3, r24	; 0x03
    158e:	9c 83       	std	Y+4, r25	; 0x04
    1590:	ce 01       	movw	r24, r28
    1592:	01 96       	adiw	r24, 0x01	; 1
    1594:	be 01       	movw	r22, r28
    1596:	6b 5f       	subi	r22, 0xFB	; 251
    1598:	7f 4f       	sbci	r23, 0xFF	; 255
    159a:	0e 94 36 0c 	call	0x186c	; 0x186c <__unpack_f>
    159e:	8d 81       	ldd	r24, Y+5	; 0x05
    15a0:	82 30       	cpi	r24, 0x02	; 2
    15a2:	61 f1       	breq	.+88     	; 0x15fc <__fixsfsi+0x80>
    15a4:	82 30       	cpi	r24, 0x02	; 2
    15a6:	50 f1       	brcs	.+84     	; 0x15fc <__fixsfsi+0x80>
    15a8:	84 30       	cpi	r24, 0x04	; 4
    15aa:	21 f4       	brne	.+8      	; 0x15b4 <__fixsfsi+0x38>
    15ac:	8e 81       	ldd	r24, Y+6	; 0x06
    15ae:	88 23       	and	r24, r24
    15b0:	51 f1       	breq	.+84     	; 0x1606 <__fixsfsi+0x8a>
    15b2:	2e c0       	rjmp	.+92     	; 0x1610 <__fixsfsi+0x94>
    15b4:	2f 81       	ldd	r18, Y+7	; 0x07
    15b6:	38 85       	ldd	r19, Y+8	; 0x08
    15b8:	37 fd       	sbrc	r19, 7
    15ba:	20 c0       	rjmp	.+64     	; 0x15fc <__fixsfsi+0x80>
    15bc:	6e 81       	ldd	r22, Y+6	; 0x06
    15be:	2f 31       	cpi	r18, 0x1F	; 31
    15c0:	31 05       	cpc	r19, r1
    15c2:	1c f0       	brlt	.+6      	; 0x15ca <__fixsfsi+0x4e>
    15c4:	66 23       	and	r22, r22
    15c6:	f9 f0       	breq	.+62     	; 0x1606 <__fixsfsi+0x8a>
    15c8:	23 c0       	rjmp	.+70     	; 0x1610 <__fixsfsi+0x94>
    15ca:	8e e1       	ldi	r24, 0x1E	; 30
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	82 1b       	sub	r24, r18
    15d0:	93 0b       	sbc	r25, r19
    15d2:	29 85       	ldd	r18, Y+9	; 0x09
    15d4:	3a 85       	ldd	r19, Y+10	; 0x0a
    15d6:	4b 85       	ldd	r20, Y+11	; 0x0b
    15d8:	5c 85       	ldd	r21, Y+12	; 0x0c
    15da:	04 c0       	rjmp	.+8      	; 0x15e4 <__fixsfsi+0x68>
    15dc:	56 95       	lsr	r21
    15de:	47 95       	ror	r20
    15e0:	37 95       	ror	r19
    15e2:	27 95       	ror	r18
    15e4:	8a 95       	dec	r24
    15e6:	d2 f7       	brpl	.-12     	; 0x15dc <__fixsfsi+0x60>
    15e8:	66 23       	and	r22, r22
    15ea:	b1 f0       	breq	.+44     	; 0x1618 <__fixsfsi+0x9c>
    15ec:	50 95       	com	r21
    15ee:	40 95       	com	r20
    15f0:	30 95       	com	r19
    15f2:	21 95       	neg	r18
    15f4:	3f 4f       	sbci	r19, 0xFF	; 255
    15f6:	4f 4f       	sbci	r20, 0xFF	; 255
    15f8:	5f 4f       	sbci	r21, 0xFF	; 255
    15fa:	0e c0       	rjmp	.+28     	; 0x1618 <__fixsfsi+0x9c>
    15fc:	20 e0       	ldi	r18, 0x00	; 0
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	40 e0       	ldi	r20, 0x00	; 0
    1602:	50 e0       	ldi	r21, 0x00	; 0
    1604:	09 c0       	rjmp	.+18     	; 0x1618 <__fixsfsi+0x9c>
    1606:	2f ef       	ldi	r18, 0xFF	; 255
    1608:	3f ef       	ldi	r19, 0xFF	; 255
    160a:	4f ef       	ldi	r20, 0xFF	; 255
    160c:	5f e7       	ldi	r21, 0x7F	; 127
    160e:	04 c0       	rjmp	.+8      	; 0x1618 <__fixsfsi+0x9c>
    1610:	20 e0       	ldi	r18, 0x00	; 0
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	40 e0       	ldi	r20, 0x00	; 0
    1616:	50 e8       	ldi	r21, 0x80	; 128
    1618:	b9 01       	movw	r22, r18
    161a:	ca 01       	movw	r24, r20
    161c:	2c 96       	adiw	r28, 0x0c	; 12
    161e:	e2 e0       	ldi	r30, 0x02	; 2
    1620:	0c 94 2f 0d 	jmp	0x1a5e	; 0x1a5e <__epilogue_restores__+0x20>

00001624 <__clzsi2>:
    1624:	ef 92       	push	r14
    1626:	ff 92       	push	r15
    1628:	0f 93       	push	r16
    162a:	1f 93       	push	r17
    162c:	7b 01       	movw	r14, r22
    162e:	8c 01       	movw	r16, r24
    1630:	80 e0       	ldi	r24, 0x00	; 0
    1632:	e8 16       	cp	r14, r24
    1634:	80 e0       	ldi	r24, 0x00	; 0
    1636:	f8 06       	cpc	r15, r24
    1638:	81 e0       	ldi	r24, 0x01	; 1
    163a:	08 07       	cpc	r16, r24
    163c:	80 e0       	ldi	r24, 0x00	; 0
    163e:	18 07       	cpc	r17, r24
    1640:	88 f4       	brcc	.+34     	; 0x1664 <__clzsi2+0x40>
    1642:	8f ef       	ldi	r24, 0xFF	; 255
    1644:	e8 16       	cp	r14, r24
    1646:	f1 04       	cpc	r15, r1
    1648:	01 05       	cpc	r16, r1
    164a:	11 05       	cpc	r17, r1
    164c:	31 f0       	breq	.+12     	; 0x165a <__clzsi2+0x36>
    164e:	28 f0       	brcs	.+10     	; 0x165a <__clzsi2+0x36>
    1650:	88 e0       	ldi	r24, 0x08	; 8
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	a0 e0       	ldi	r26, 0x00	; 0
    1656:	b0 e0       	ldi	r27, 0x00	; 0
    1658:	17 c0       	rjmp	.+46     	; 0x1688 <__clzsi2+0x64>
    165a:	80 e0       	ldi	r24, 0x00	; 0
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	a0 e0       	ldi	r26, 0x00	; 0
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	12 c0       	rjmp	.+36     	; 0x1688 <__clzsi2+0x64>
    1664:	80 e0       	ldi	r24, 0x00	; 0
    1666:	e8 16       	cp	r14, r24
    1668:	80 e0       	ldi	r24, 0x00	; 0
    166a:	f8 06       	cpc	r15, r24
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	08 07       	cpc	r16, r24
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	18 07       	cpc	r17, r24
    1674:	28 f0       	brcs	.+10     	; 0x1680 <__clzsi2+0x5c>
    1676:	88 e1       	ldi	r24, 0x18	; 24
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	a0 e0       	ldi	r26, 0x00	; 0
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	04 c0       	rjmp	.+8      	; 0x1688 <__clzsi2+0x64>
    1680:	80 e1       	ldi	r24, 0x10	; 16
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	a0 e0       	ldi	r26, 0x00	; 0
    1686:	b0 e0       	ldi	r27, 0x00	; 0
    1688:	20 e2       	ldi	r18, 0x20	; 32
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	40 e0       	ldi	r20, 0x00	; 0
    168e:	50 e0       	ldi	r21, 0x00	; 0
    1690:	28 1b       	sub	r18, r24
    1692:	39 0b       	sbc	r19, r25
    1694:	4a 0b       	sbc	r20, r26
    1696:	5b 0b       	sbc	r21, r27
    1698:	04 c0       	rjmp	.+8      	; 0x16a2 <__clzsi2+0x7e>
    169a:	16 95       	lsr	r17
    169c:	07 95       	ror	r16
    169e:	f7 94       	ror	r15
    16a0:	e7 94       	ror	r14
    16a2:	8a 95       	dec	r24
    16a4:	d2 f7       	brpl	.-12     	; 0x169a <__clzsi2+0x76>
    16a6:	f7 01       	movw	r30, r14
    16a8:	ed 53       	subi	r30, 0x3D	; 61
    16aa:	fe 4f       	sbci	r31, 0xFE	; 254
    16ac:	80 81       	ld	r24, Z
    16ae:	28 1b       	sub	r18, r24
    16b0:	31 09       	sbc	r19, r1
    16b2:	41 09       	sbc	r20, r1
    16b4:	51 09       	sbc	r21, r1
    16b6:	c9 01       	movw	r24, r18
    16b8:	1f 91       	pop	r17
    16ba:	0f 91       	pop	r16
    16bc:	ff 90       	pop	r15
    16be:	ef 90       	pop	r14
    16c0:	08 95       	ret

000016c2 <__pack_f>:
    16c2:	df 92       	push	r13
    16c4:	ef 92       	push	r14
    16c6:	ff 92       	push	r15
    16c8:	0f 93       	push	r16
    16ca:	1f 93       	push	r17
    16cc:	fc 01       	movw	r30, r24
    16ce:	e4 80       	ldd	r14, Z+4	; 0x04
    16d0:	f5 80       	ldd	r15, Z+5	; 0x05
    16d2:	06 81       	ldd	r16, Z+6	; 0x06
    16d4:	17 81       	ldd	r17, Z+7	; 0x07
    16d6:	d1 80       	ldd	r13, Z+1	; 0x01
    16d8:	80 81       	ld	r24, Z
    16da:	82 30       	cpi	r24, 0x02	; 2
    16dc:	48 f4       	brcc	.+18     	; 0x16f0 <__pack_f+0x2e>
    16de:	80 e0       	ldi	r24, 0x00	; 0
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	a0 e1       	ldi	r26, 0x10	; 16
    16e4:	b0 e0       	ldi	r27, 0x00	; 0
    16e6:	e8 2a       	or	r14, r24
    16e8:	f9 2a       	or	r15, r25
    16ea:	0a 2b       	or	r16, r26
    16ec:	1b 2b       	or	r17, r27
    16ee:	a5 c0       	rjmp	.+330    	; 0x183a <__pack_f+0x178>
    16f0:	84 30       	cpi	r24, 0x04	; 4
    16f2:	09 f4       	brne	.+2      	; 0x16f6 <__pack_f+0x34>
    16f4:	9f c0       	rjmp	.+318    	; 0x1834 <__pack_f+0x172>
    16f6:	82 30       	cpi	r24, 0x02	; 2
    16f8:	21 f4       	brne	.+8      	; 0x1702 <__pack_f+0x40>
    16fa:	ee 24       	eor	r14, r14
    16fc:	ff 24       	eor	r15, r15
    16fe:	87 01       	movw	r16, r14
    1700:	05 c0       	rjmp	.+10     	; 0x170c <__pack_f+0x4a>
    1702:	e1 14       	cp	r14, r1
    1704:	f1 04       	cpc	r15, r1
    1706:	01 05       	cpc	r16, r1
    1708:	11 05       	cpc	r17, r1
    170a:	19 f4       	brne	.+6      	; 0x1712 <__pack_f+0x50>
    170c:	e0 e0       	ldi	r30, 0x00	; 0
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	96 c0       	rjmp	.+300    	; 0x183e <__pack_f+0x17c>
    1712:	62 81       	ldd	r22, Z+2	; 0x02
    1714:	73 81       	ldd	r23, Z+3	; 0x03
    1716:	9f ef       	ldi	r25, 0xFF	; 255
    1718:	62 38       	cpi	r22, 0x82	; 130
    171a:	79 07       	cpc	r23, r25
    171c:	0c f0       	brlt	.+2      	; 0x1720 <__pack_f+0x5e>
    171e:	5b c0       	rjmp	.+182    	; 0x17d6 <__pack_f+0x114>
    1720:	22 e8       	ldi	r18, 0x82	; 130
    1722:	3f ef       	ldi	r19, 0xFF	; 255
    1724:	26 1b       	sub	r18, r22
    1726:	37 0b       	sbc	r19, r23
    1728:	2a 31       	cpi	r18, 0x1A	; 26
    172a:	31 05       	cpc	r19, r1
    172c:	2c f0       	brlt	.+10     	; 0x1738 <__pack_f+0x76>
    172e:	20 e0       	ldi	r18, 0x00	; 0
    1730:	30 e0       	ldi	r19, 0x00	; 0
    1732:	40 e0       	ldi	r20, 0x00	; 0
    1734:	50 e0       	ldi	r21, 0x00	; 0
    1736:	2a c0       	rjmp	.+84     	; 0x178c <__pack_f+0xca>
    1738:	b8 01       	movw	r22, r16
    173a:	a7 01       	movw	r20, r14
    173c:	02 2e       	mov	r0, r18
    173e:	04 c0       	rjmp	.+8      	; 0x1748 <__pack_f+0x86>
    1740:	76 95       	lsr	r23
    1742:	67 95       	ror	r22
    1744:	57 95       	ror	r21
    1746:	47 95       	ror	r20
    1748:	0a 94       	dec	r0
    174a:	d2 f7       	brpl	.-12     	; 0x1740 <__pack_f+0x7e>
    174c:	81 e0       	ldi	r24, 0x01	; 1
    174e:	90 e0       	ldi	r25, 0x00	; 0
    1750:	a0 e0       	ldi	r26, 0x00	; 0
    1752:	b0 e0       	ldi	r27, 0x00	; 0
    1754:	04 c0       	rjmp	.+8      	; 0x175e <__pack_f+0x9c>
    1756:	88 0f       	add	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	aa 1f       	adc	r26, r26
    175c:	bb 1f       	adc	r27, r27
    175e:	2a 95       	dec	r18
    1760:	d2 f7       	brpl	.-12     	; 0x1756 <__pack_f+0x94>
    1762:	01 97       	sbiw	r24, 0x01	; 1
    1764:	a1 09       	sbc	r26, r1
    1766:	b1 09       	sbc	r27, r1
    1768:	8e 21       	and	r24, r14
    176a:	9f 21       	and	r25, r15
    176c:	a0 23       	and	r26, r16
    176e:	b1 23       	and	r27, r17
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	a1 05       	cpc	r26, r1
    1774:	b1 05       	cpc	r27, r1
    1776:	21 f0       	breq	.+8      	; 0x1780 <__pack_f+0xbe>
    1778:	81 e0       	ldi	r24, 0x01	; 1
    177a:	90 e0       	ldi	r25, 0x00	; 0
    177c:	a0 e0       	ldi	r26, 0x00	; 0
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	9a 01       	movw	r18, r20
    1782:	ab 01       	movw	r20, r22
    1784:	28 2b       	or	r18, r24
    1786:	39 2b       	or	r19, r25
    1788:	4a 2b       	or	r20, r26
    178a:	5b 2b       	or	r21, r27
    178c:	da 01       	movw	r26, r20
    178e:	c9 01       	movw	r24, r18
    1790:	8f 77       	andi	r24, 0x7F	; 127
    1792:	90 70       	andi	r25, 0x00	; 0
    1794:	a0 70       	andi	r26, 0x00	; 0
    1796:	b0 70       	andi	r27, 0x00	; 0
    1798:	80 34       	cpi	r24, 0x40	; 64
    179a:	91 05       	cpc	r25, r1
    179c:	a1 05       	cpc	r26, r1
    179e:	b1 05       	cpc	r27, r1
    17a0:	39 f4       	brne	.+14     	; 0x17b0 <__pack_f+0xee>
    17a2:	27 ff       	sbrs	r18, 7
    17a4:	09 c0       	rjmp	.+18     	; 0x17b8 <__pack_f+0xf6>
    17a6:	20 5c       	subi	r18, 0xC0	; 192
    17a8:	3f 4f       	sbci	r19, 0xFF	; 255
    17aa:	4f 4f       	sbci	r20, 0xFF	; 255
    17ac:	5f 4f       	sbci	r21, 0xFF	; 255
    17ae:	04 c0       	rjmp	.+8      	; 0x17b8 <__pack_f+0xf6>
    17b0:	21 5c       	subi	r18, 0xC1	; 193
    17b2:	3f 4f       	sbci	r19, 0xFF	; 255
    17b4:	4f 4f       	sbci	r20, 0xFF	; 255
    17b6:	5f 4f       	sbci	r21, 0xFF	; 255
    17b8:	e0 e0       	ldi	r30, 0x00	; 0
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	20 30       	cpi	r18, 0x00	; 0
    17be:	a0 e0       	ldi	r26, 0x00	; 0
    17c0:	3a 07       	cpc	r19, r26
    17c2:	a0 e0       	ldi	r26, 0x00	; 0
    17c4:	4a 07       	cpc	r20, r26
    17c6:	a0 e4       	ldi	r26, 0x40	; 64
    17c8:	5a 07       	cpc	r21, r26
    17ca:	10 f0       	brcs	.+4      	; 0x17d0 <__pack_f+0x10e>
    17cc:	e1 e0       	ldi	r30, 0x01	; 1
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	79 01       	movw	r14, r18
    17d2:	8a 01       	movw	r16, r20
    17d4:	27 c0       	rjmp	.+78     	; 0x1824 <__pack_f+0x162>
    17d6:	60 38       	cpi	r22, 0x80	; 128
    17d8:	71 05       	cpc	r23, r1
    17da:	64 f5       	brge	.+88     	; 0x1834 <__pack_f+0x172>
    17dc:	fb 01       	movw	r30, r22
    17de:	e1 58       	subi	r30, 0x81	; 129
    17e0:	ff 4f       	sbci	r31, 0xFF	; 255
    17e2:	d8 01       	movw	r26, r16
    17e4:	c7 01       	movw	r24, r14
    17e6:	8f 77       	andi	r24, 0x7F	; 127
    17e8:	90 70       	andi	r25, 0x00	; 0
    17ea:	a0 70       	andi	r26, 0x00	; 0
    17ec:	b0 70       	andi	r27, 0x00	; 0
    17ee:	80 34       	cpi	r24, 0x40	; 64
    17f0:	91 05       	cpc	r25, r1
    17f2:	a1 05       	cpc	r26, r1
    17f4:	b1 05       	cpc	r27, r1
    17f6:	39 f4       	brne	.+14     	; 0x1806 <__pack_f+0x144>
    17f8:	e7 fe       	sbrs	r14, 7
    17fa:	0d c0       	rjmp	.+26     	; 0x1816 <__pack_f+0x154>
    17fc:	80 e4       	ldi	r24, 0x40	; 64
    17fe:	90 e0       	ldi	r25, 0x00	; 0
    1800:	a0 e0       	ldi	r26, 0x00	; 0
    1802:	b0 e0       	ldi	r27, 0x00	; 0
    1804:	04 c0       	rjmp	.+8      	; 0x180e <__pack_f+0x14c>
    1806:	8f e3       	ldi	r24, 0x3F	; 63
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	a0 e0       	ldi	r26, 0x00	; 0
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e8 0e       	add	r14, r24
    1810:	f9 1e       	adc	r15, r25
    1812:	0a 1f       	adc	r16, r26
    1814:	1b 1f       	adc	r17, r27
    1816:	17 ff       	sbrs	r17, 7
    1818:	05 c0       	rjmp	.+10     	; 0x1824 <__pack_f+0x162>
    181a:	16 95       	lsr	r17
    181c:	07 95       	ror	r16
    181e:	f7 94       	ror	r15
    1820:	e7 94       	ror	r14
    1822:	31 96       	adiw	r30, 0x01	; 1
    1824:	87 e0       	ldi	r24, 0x07	; 7
    1826:	16 95       	lsr	r17
    1828:	07 95       	ror	r16
    182a:	f7 94       	ror	r15
    182c:	e7 94       	ror	r14
    182e:	8a 95       	dec	r24
    1830:	d1 f7       	brne	.-12     	; 0x1826 <__pack_f+0x164>
    1832:	05 c0       	rjmp	.+10     	; 0x183e <__pack_f+0x17c>
    1834:	ee 24       	eor	r14, r14
    1836:	ff 24       	eor	r15, r15
    1838:	87 01       	movw	r16, r14
    183a:	ef ef       	ldi	r30, 0xFF	; 255
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	6e 2f       	mov	r22, r30
    1840:	67 95       	ror	r22
    1842:	66 27       	eor	r22, r22
    1844:	67 95       	ror	r22
    1846:	90 2f       	mov	r25, r16
    1848:	9f 77       	andi	r25, 0x7F	; 127
    184a:	d7 94       	ror	r13
    184c:	dd 24       	eor	r13, r13
    184e:	d7 94       	ror	r13
    1850:	8e 2f       	mov	r24, r30
    1852:	86 95       	lsr	r24
    1854:	49 2f       	mov	r20, r25
    1856:	46 2b       	or	r20, r22
    1858:	58 2f       	mov	r21, r24
    185a:	5d 29       	or	r21, r13
    185c:	b7 01       	movw	r22, r14
    185e:	ca 01       	movw	r24, r20
    1860:	1f 91       	pop	r17
    1862:	0f 91       	pop	r16
    1864:	ff 90       	pop	r15
    1866:	ef 90       	pop	r14
    1868:	df 90       	pop	r13
    186a:	08 95       	ret

0000186c <__unpack_f>:
    186c:	fc 01       	movw	r30, r24
    186e:	db 01       	movw	r26, r22
    1870:	40 81       	ld	r20, Z
    1872:	51 81       	ldd	r21, Z+1	; 0x01
    1874:	22 81       	ldd	r18, Z+2	; 0x02
    1876:	62 2f       	mov	r22, r18
    1878:	6f 77       	andi	r22, 0x7F	; 127
    187a:	70 e0       	ldi	r23, 0x00	; 0
    187c:	22 1f       	adc	r18, r18
    187e:	22 27       	eor	r18, r18
    1880:	22 1f       	adc	r18, r18
    1882:	93 81       	ldd	r25, Z+3	; 0x03
    1884:	89 2f       	mov	r24, r25
    1886:	88 0f       	add	r24, r24
    1888:	82 2b       	or	r24, r18
    188a:	28 2f       	mov	r18, r24
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	99 1f       	adc	r25, r25
    1890:	99 27       	eor	r25, r25
    1892:	99 1f       	adc	r25, r25
    1894:	11 96       	adiw	r26, 0x01	; 1
    1896:	9c 93       	st	X, r25
    1898:	11 97       	sbiw	r26, 0x01	; 1
    189a:	21 15       	cp	r18, r1
    189c:	31 05       	cpc	r19, r1
    189e:	a9 f5       	brne	.+106    	; 0x190a <__unpack_f+0x9e>
    18a0:	41 15       	cp	r20, r1
    18a2:	51 05       	cpc	r21, r1
    18a4:	61 05       	cpc	r22, r1
    18a6:	71 05       	cpc	r23, r1
    18a8:	11 f4       	brne	.+4      	; 0x18ae <__unpack_f+0x42>
    18aa:	82 e0       	ldi	r24, 0x02	; 2
    18ac:	37 c0       	rjmp	.+110    	; 0x191c <__unpack_f+0xb0>
    18ae:	82 e8       	ldi	r24, 0x82	; 130
    18b0:	9f ef       	ldi	r25, 0xFF	; 255
    18b2:	13 96       	adiw	r26, 0x03	; 3
    18b4:	9c 93       	st	X, r25
    18b6:	8e 93       	st	-X, r24
    18b8:	12 97       	sbiw	r26, 0x02	; 2
    18ba:	9a 01       	movw	r18, r20
    18bc:	ab 01       	movw	r20, r22
    18be:	67 e0       	ldi	r22, 0x07	; 7
    18c0:	22 0f       	add	r18, r18
    18c2:	33 1f       	adc	r19, r19
    18c4:	44 1f       	adc	r20, r20
    18c6:	55 1f       	adc	r21, r21
    18c8:	6a 95       	dec	r22
    18ca:	d1 f7       	brne	.-12     	; 0x18c0 <__unpack_f+0x54>
    18cc:	83 e0       	ldi	r24, 0x03	; 3
    18ce:	8c 93       	st	X, r24
    18d0:	0d c0       	rjmp	.+26     	; 0x18ec <__unpack_f+0x80>
    18d2:	22 0f       	add	r18, r18
    18d4:	33 1f       	adc	r19, r19
    18d6:	44 1f       	adc	r20, r20
    18d8:	55 1f       	adc	r21, r21
    18da:	12 96       	adiw	r26, 0x02	; 2
    18dc:	8d 91       	ld	r24, X+
    18de:	9c 91       	ld	r25, X
    18e0:	13 97       	sbiw	r26, 0x03	; 3
    18e2:	01 97       	sbiw	r24, 0x01	; 1
    18e4:	13 96       	adiw	r26, 0x03	; 3
    18e6:	9c 93       	st	X, r25
    18e8:	8e 93       	st	-X, r24
    18ea:	12 97       	sbiw	r26, 0x02	; 2
    18ec:	20 30       	cpi	r18, 0x00	; 0
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	38 07       	cpc	r19, r24
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	48 07       	cpc	r20, r24
    18f6:	80 e4       	ldi	r24, 0x40	; 64
    18f8:	58 07       	cpc	r21, r24
    18fa:	58 f3       	brcs	.-42     	; 0x18d2 <__unpack_f+0x66>
    18fc:	14 96       	adiw	r26, 0x04	; 4
    18fe:	2d 93       	st	X+, r18
    1900:	3d 93       	st	X+, r19
    1902:	4d 93       	st	X+, r20
    1904:	5c 93       	st	X, r21
    1906:	17 97       	sbiw	r26, 0x07	; 7
    1908:	08 95       	ret
    190a:	2f 3f       	cpi	r18, 0xFF	; 255
    190c:	31 05       	cpc	r19, r1
    190e:	79 f4       	brne	.+30     	; 0x192e <__unpack_f+0xc2>
    1910:	41 15       	cp	r20, r1
    1912:	51 05       	cpc	r21, r1
    1914:	61 05       	cpc	r22, r1
    1916:	71 05       	cpc	r23, r1
    1918:	19 f4       	brne	.+6      	; 0x1920 <__unpack_f+0xb4>
    191a:	84 e0       	ldi	r24, 0x04	; 4
    191c:	8c 93       	st	X, r24
    191e:	08 95       	ret
    1920:	64 ff       	sbrs	r22, 4
    1922:	03 c0       	rjmp	.+6      	; 0x192a <__unpack_f+0xbe>
    1924:	81 e0       	ldi	r24, 0x01	; 1
    1926:	8c 93       	st	X, r24
    1928:	12 c0       	rjmp	.+36     	; 0x194e <__unpack_f+0xe2>
    192a:	1c 92       	st	X, r1
    192c:	10 c0       	rjmp	.+32     	; 0x194e <__unpack_f+0xe2>
    192e:	2f 57       	subi	r18, 0x7F	; 127
    1930:	30 40       	sbci	r19, 0x00	; 0
    1932:	13 96       	adiw	r26, 0x03	; 3
    1934:	3c 93       	st	X, r19
    1936:	2e 93       	st	-X, r18
    1938:	12 97       	sbiw	r26, 0x02	; 2
    193a:	83 e0       	ldi	r24, 0x03	; 3
    193c:	8c 93       	st	X, r24
    193e:	87 e0       	ldi	r24, 0x07	; 7
    1940:	44 0f       	add	r20, r20
    1942:	55 1f       	adc	r21, r21
    1944:	66 1f       	adc	r22, r22
    1946:	77 1f       	adc	r23, r23
    1948:	8a 95       	dec	r24
    194a:	d1 f7       	brne	.-12     	; 0x1940 <__unpack_f+0xd4>
    194c:	70 64       	ori	r23, 0x40	; 64
    194e:	14 96       	adiw	r26, 0x04	; 4
    1950:	4d 93       	st	X+, r20
    1952:	5d 93       	st	X+, r21
    1954:	6d 93       	st	X+, r22
    1956:	7c 93       	st	X, r23
    1958:	17 97       	sbiw	r26, 0x07	; 7
    195a:	08 95       	ret

0000195c <__mulsi3>:
    195c:	62 9f       	mul	r22, r18
    195e:	d0 01       	movw	r26, r0
    1960:	73 9f       	mul	r23, r19
    1962:	f0 01       	movw	r30, r0
    1964:	82 9f       	mul	r24, r18
    1966:	e0 0d       	add	r30, r0
    1968:	f1 1d       	adc	r31, r1
    196a:	64 9f       	mul	r22, r20
    196c:	e0 0d       	add	r30, r0
    196e:	f1 1d       	adc	r31, r1
    1970:	92 9f       	mul	r25, r18
    1972:	f0 0d       	add	r31, r0
    1974:	83 9f       	mul	r24, r19
    1976:	f0 0d       	add	r31, r0
    1978:	74 9f       	mul	r23, r20
    197a:	f0 0d       	add	r31, r0
    197c:	65 9f       	mul	r22, r21
    197e:	f0 0d       	add	r31, r0
    1980:	99 27       	eor	r25, r25
    1982:	72 9f       	mul	r23, r18
    1984:	b0 0d       	add	r27, r0
    1986:	e1 1d       	adc	r30, r1
    1988:	f9 1f       	adc	r31, r25
    198a:	63 9f       	mul	r22, r19
    198c:	b0 0d       	add	r27, r0
    198e:	e1 1d       	adc	r30, r1
    1990:	f9 1f       	adc	r31, r25
    1992:	bd 01       	movw	r22, r26
    1994:	cf 01       	movw	r24, r30
    1996:	11 24       	eor	r1, r1
    1998:	08 95       	ret

0000199a <__udivmodhi4>:
    199a:	aa 1b       	sub	r26, r26
    199c:	bb 1b       	sub	r27, r27
    199e:	51 e1       	ldi	r21, 0x11	; 17
    19a0:	07 c0       	rjmp	.+14     	; 0x19b0 <__udivmodhi4_ep>

000019a2 <__udivmodhi4_loop>:
    19a2:	aa 1f       	adc	r26, r26
    19a4:	bb 1f       	adc	r27, r27
    19a6:	a6 17       	cp	r26, r22
    19a8:	b7 07       	cpc	r27, r23
    19aa:	10 f0       	brcs	.+4      	; 0x19b0 <__udivmodhi4_ep>
    19ac:	a6 1b       	sub	r26, r22
    19ae:	b7 0b       	sbc	r27, r23

000019b0 <__udivmodhi4_ep>:
    19b0:	88 1f       	adc	r24, r24
    19b2:	99 1f       	adc	r25, r25
    19b4:	5a 95       	dec	r21
    19b6:	a9 f7       	brne	.-22     	; 0x19a2 <__udivmodhi4_loop>
    19b8:	80 95       	com	r24
    19ba:	90 95       	com	r25
    19bc:	bc 01       	movw	r22, r24
    19be:	cd 01       	movw	r24, r26
    19c0:	08 95       	ret

000019c2 <__udivmodsi4>:
    19c2:	a1 e2       	ldi	r26, 0x21	; 33
    19c4:	1a 2e       	mov	r1, r26
    19c6:	aa 1b       	sub	r26, r26
    19c8:	bb 1b       	sub	r27, r27
    19ca:	fd 01       	movw	r30, r26
    19cc:	0d c0       	rjmp	.+26     	; 0x19e8 <__udivmodsi4_ep>

000019ce <__udivmodsi4_loop>:
    19ce:	aa 1f       	adc	r26, r26
    19d0:	bb 1f       	adc	r27, r27
    19d2:	ee 1f       	adc	r30, r30
    19d4:	ff 1f       	adc	r31, r31
    19d6:	a2 17       	cp	r26, r18
    19d8:	b3 07       	cpc	r27, r19
    19da:	e4 07       	cpc	r30, r20
    19dc:	f5 07       	cpc	r31, r21
    19de:	20 f0       	brcs	.+8      	; 0x19e8 <__udivmodsi4_ep>
    19e0:	a2 1b       	sub	r26, r18
    19e2:	b3 0b       	sbc	r27, r19
    19e4:	e4 0b       	sbc	r30, r20
    19e6:	f5 0b       	sbc	r31, r21

000019e8 <__udivmodsi4_ep>:
    19e8:	66 1f       	adc	r22, r22
    19ea:	77 1f       	adc	r23, r23
    19ec:	88 1f       	adc	r24, r24
    19ee:	99 1f       	adc	r25, r25
    19f0:	1a 94       	dec	r1
    19f2:	69 f7       	brne	.-38     	; 0x19ce <__udivmodsi4_loop>
    19f4:	60 95       	com	r22
    19f6:	70 95       	com	r23
    19f8:	80 95       	com	r24
    19fa:	90 95       	com	r25
    19fc:	9b 01       	movw	r18, r22
    19fe:	ac 01       	movw	r20, r24
    1a00:	bd 01       	movw	r22, r26
    1a02:	cf 01       	movw	r24, r30
    1a04:	08 95       	ret

00001a06 <__prologue_saves__>:
    1a06:	2f 92       	push	r2
    1a08:	3f 92       	push	r3
    1a0a:	4f 92       	push	r4
    1a0c:	5f 92       	push	r5
    1a0e:	6f 92       	push	r6
    1a10:	7f 92       	push	r7
    1a12:	8f 92       	push	r8
    1a14:	9f 92       	push	r9
    1a16:	af 92       	push	r10
    1a18:	bf 92       	push	r11
    1a1a:	cf 92       	push	r12
    1a1c:	df 92       	push	r13
    1a1e:	ef 92       	push	r14
    1a20:	ff 92       	push	r15
    1a22:	0f 93       	push	r16
    1a24:	1f 93       	push	r17
    1a26:	cf 93       	push	r28
    1a28:	df 93       	push	r29
    1a2a:	cd b7       	in	r28, 0x3d	; 61
    1a2c:	de b7       	in	r29, 0x3e	; 62
    1a2e:	ca 1b       	sub	r28, r26
    1a30:	db 0b       	sbc	r29, r27
    1a32:	0f b6       	in	r0, 0x3f	; 63
    1a34:	f8 94       	cli
    1a36:	de bf       	out	0x3e, r29	; 62
    1a38:	0f be       	out	0x3f, r0	; 63
    1a3a:	cd bf       	out	0x3d, r28	; 61
    1a3c:	09 94       	ijmp

00001a3e <__epilogue_restores__>:
    1a3e:	2a 88       	ldd	r2, Y+18	; 0x12
    1a40:	39 88       	ldd	r3, Y+17	; 0x11
    1a42:	48 88       	ldd	r4, Y+16	; 0x10
    1a44:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a46:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a48:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a4a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a4c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a4e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a50:	b9 84       	ldd	r11, Y+9	; 0x09
    1a52:	c8 84       	ldd	r12, Y+8	; 0x08
    1a54:	df 80       	ldd	r13, Y+7	; 0x07
    1a56:	ee 80       	ldd	r14, Y+6	; 0x06
    1a58:	fd 80       	ldd	r15, Y+5	; 0x05
    1a5a:	0c 81       	ldd	r16, Y+4	; 0x04
    1a5c:	1b 81       	ldd	r17, Y+3	; 0x03
    1a5e:	aa 81       	ldd	r26, Y+2	; 0x02
    1a60:	b9 81       	ldd	r27, Y+1	; 0x01
    1a62:	ce 0f       	add	r28, r30
    1a64:	d1 1d       	adc	r29, r1
    1a66:	0f b6       	in	r0, 0x3f	; 63
    1a68:	f8 94       	cli
    1a6a:	de bf       	out	0x3e, r29	; 62
    1a6c:	0f be       	out	0x3f, r0	; 63
    1a6e:	cd bf       	out	0x3d, r28	; 61
    1a70:	ed 01       	movw	r28, r26
    1a72:	08 95       	ret

00001a74 <_exit>:
    1a74:	f8 94       	cli

00001a76 <__stop_program>:
    1a76:	ff cf       	rjmp	.-2      	; 0x1a76 <__stop_program>
