Warning (10268): Verilog HDL information at MSync.v(94): always construct contains both blocking and non-blocking assignments File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v Line: 94
Warning (10268): Verilog HDL information at Datamemory.v(50): always construct contains both blocking and non-blocking assignments File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 50
Warning (10268): Verilog HDL information at Datamemory.v(65): always construct contains both blocking and non-blocking assignments File: /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v Line: 65
