0.7
v2020.3.0
Apr  7 2021
05:23:02
/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sources_1/new/sine_shifter.v,1619686141,verilog,,/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sim_1/new/testBench.v,,sine_shifter,,,,,,,,
/home/chris/hardDrive/work/tutoring/HPES TAing 2022/newGit/EEE4120F/Prac3/Prac3_2_Code/prac3_2_code.sim/sim_1/behav/xsim/glbl.v,1644994124,verilog,,,,glbl,,,,,,,,
/home/chris/hardDrive/work/tutoring/HPES TAing 2022/newGit/EEE4120F/Prac3/Prac3_2_Code/prac3_2_code.srcs/sim_1/new/testBench.v,1644994124,verilog,,,,testBench,,,,,,,,
/home/chris/hardDrive/work/tutoring/HPES TAing 2022/newGit/EEE4120F/Prac3/Prac3_2_Code/prac3_2_code.srcs/sources_1/new/sine_gen.v,1644994124,verilog,,/home/chris/hardDrive/work/tutoring/HPES TAing 2022/newGit/EEE4120F/Prac3/Prac3_2_Code/prac3_2_code.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
