

================================================================
== Vitis HLS Report for 'model_test'
================================================================
* Date:           Wed Mar 26 19:36:01 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.176 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       16|       16|  80.000 ns|  80.000 ns|   14|   14|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |sparse_input_reduce_ap_fixed_12_4_0_0_0_ap_uint_10_10_10_1_10_U0    |sparse_input_reduce_ap_fixed_12_4_0_0_0_ap_uint_10_10_10_1_10_s    |       13|       13|  65.000 ns|  65.000 ns|   13|   13|       no|
        |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_U0  |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_s  |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|
        |sparse_relu_ap_fixed_25_10_5_3_0_ap_fixed_25_10_5_3_0_10_U0         |sparse_relu_ap_fixed_25_10_5_3_0_ap_fixed_25_10_5_3_0_10_s         |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      170|     -|
|FIFO                 |        -|      -|     1280|      870|     -|
|Instance             |        -|      -|     2419|    24110|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      360|     -|
|Register             |        -|      -|       40|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3739|    25510|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+-------+-----+
    |                              Instance                              |                               Module                              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+-------+-----+
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_U0  |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_s  |        0|   0|   588|  16285|    0|
    |sparse_input_reduce_ap_fixed_12_4_0_0_0_ap_uint_10_10_10_1_10_U0    |sparse_input_reduce_ap_fixed_12_4_0_0_0_ap_uint_10_10_10_1_10_s    |        0|   0|  1589|   7164|    0|
    |sparse_relu_ap_fixed_25_10_5_3_0_ap_fixed_25_10_5_3_0_10_U0         |sparse_relu_ap_fixed_25_10_5_3_0_ap_fixed_25_10_5_3_0_10_s         |        0|   0|   242|    661|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                               |                                                                   |        0|   0|  2419|  24110|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |sparse1_out_1_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_2_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_3_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_4_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_5_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_6_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_7_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_8_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_9_U       |        0|  68|   0|    -|     2|   25|       50|
    |sparse1_out_U         |        0|  68|   0|    -|     2|   25|       50|
    |sparse_arr_feat_1_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_2_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_3_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_4_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_5_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_6_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_7_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_8_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_9_U   |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_feat_U     |        0|  36|   0|    -|     2|   12|       24|
    |sparse_arr_hash_10_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_11_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_12_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_13_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_14_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_15_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_16_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_17_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_18_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_19_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_1_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_2_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_3_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_4_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_5_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_6_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_7_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_8_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_9_U   |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_U     |        0|  12|   0|    -|     2|    4|        8|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0|1280|   0|    0|    80|  450|      900|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_sparse1_out                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_1                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_2                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_3                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_4                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_5                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_6                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_7                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_8                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse1_out_9                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat                                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_1                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_2                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_3                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_4                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_5                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_6                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_7                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_8                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_9                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash                                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_1                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_10                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_11                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_12                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_13                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_14                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_15                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_16                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_17                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_18                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_19                                              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_2                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_3                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_4                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_5                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_6                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_7                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_8                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_9                                               |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                         |       and|   0|  0|   2|           1|           1|
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_10_ap_fixed_16_6_5_3_0_10_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |sparse_input_reduce_ap_fixed_12_4_0_0_0_ap_uint_10_10_10_1_10_U0_ap_continue    |       and|   0|  0|   2|           1|           1|
    |sparse_relu_ap_fixed_25_10_5_3_0_ap_fixed_25_10_5_3_0_10_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_1                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_2                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_3                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_4                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_5                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_6                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_7                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_8                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse1_out_9                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat                                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_2                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_3                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_4                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_5                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_6                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_7                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_8                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_9                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash                                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_10                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_11                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_12                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_13                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_14                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_15                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_16                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_17                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_18                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_19                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_2                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_3                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_4                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_5                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_6                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_7                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_8                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_9                                         |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                           |          |   0|  0| 170|          85|          85|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_sparse1_out         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_1       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_2       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_3       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_4       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_5       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_6       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_7       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_8       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse1_out_9       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_9   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_10  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_11  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_12  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_13  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_14  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_15  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_16  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_17  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_18  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_19  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_9   |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 360|         80|   40|         80|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_sparse1_out         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_1       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_2       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_3       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_4       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_5       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_6       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_7       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_8       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse1_out_9       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_9   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_10  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_11  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_12  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_13  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_14  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_15  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_16  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_17  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_18  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_19  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_9   |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 40|   0|   40|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------------+-----+------+------------+--------------+--------------+
|x_in                 |   in|  1200|      ap_vld|          x_in|       pointer|
|x_in_ap_vld          |   in|     1|      ap_vld|          x_in|       pointer|
|layer2_out_0         |  out|    25|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_0_ap_vld  |  out|     1|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_1         |  out|    25|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_1_ap_vld  |  out|     1|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_2         |  out|    25|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_2_ap_vld  |  out|     1|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_3         |  out|    25|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_3_ap_vld  |  out|     1|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_4         |  out|    25|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_4_ap_vld  |  out|     1|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_5         |  out|    25|      ap_vld|  layer2_out_5|       pointer|
|layer2_out_5_ap_vld  |  out|     1|      ap_vld|  layer2_out_5|       pointer|
|layer2_out_6         |  out|    25|      ap_vld|  layer2_out_6|       pointer|
|layer2_out_6_ap_vld  |  out|     1|      ap_vld|  layer2_out_6|       pointer|
|layer2_out_7         |  out|    25|      ap_vld|  layer2_out_7|       pointer|
|layer2_out_7_ap_vld  |  out|     1|      ap_vld|  layer2_out_7|       pointer|
|layer2_out_8         |  out|    25|      ap_vld|  layer2_out_8|       pointer|
|layer2_out_8_ap_vld  |  out|     1|      ap_vld|  layer2_out_8|       pointer|
|layer2_out_9         |  out|    25|      ap_vld|  layer2_out_9|       pointer|
|layer2_out_9_ap_vld  |  out|     1|      ap_vld|  layer2_out_9|       pointer|
|ap_clk               |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|    model_test|  return value|
+---------------------+-----+------+------------+--------------+--------------+

