
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016788                       # Number of seconds simulated
sim_ticks                                 16787879500                       # Number of ticks simulated
final_tick                                16787879500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  27011                       # Simulator instruction rate (inst/s)
host_op_rate                                    47025                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              559477870                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647264                       # Number of bytes of host memory used
host_seconds                                    30.01                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               57024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26624                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  891                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1585906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1810830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3396736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1585906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1585906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1585906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1810830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3396736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       416.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1809                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          891                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   57024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    57024                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    16787745000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    891                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      556                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      279                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       43                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     340.148148                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    208.757786                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    331.325331                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            51     31.48%     31.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           38     23.46%     54.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18     11.11%     66.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      8.64%     74.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      5.56%     80.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      3.70%     83.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.23%     85.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.85%     87.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     12.96%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           162                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26624                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1585906.069911926752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1810830.248096551048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          416                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          475                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16323500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     19582000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39239.18                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     41225.26                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      19199250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 35905500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4455000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21547.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40297.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       719                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    18841464.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.70                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               8620110                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         73490670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         31408800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3970874100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              4109699970                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             244.801612                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           16765142750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2922500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8580000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   16522297250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     81791000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11143000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    161145750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3655680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6951720                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                313920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29315670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4131360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4007777040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4059860670                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             241.832846                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           16771453000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        499000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   16696770250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10759250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12680250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64310750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  125906                       # Number of BP lookups
system.cpu.branchPred.condPredicted            125906                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14079                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84398                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26490                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              76548                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7850                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2026                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      403698                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      152817                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      182738                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           145                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         33575760                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              39968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1207652                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      125906                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33472200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1185                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    182629                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   257                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           33527700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.062342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.345275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32456063     96.80%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    53077      0.16%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1018560      3.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             33527700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.003750                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.035968                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   194449                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              32447066                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713080                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                158924                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14181                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1697600                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 37081                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14181                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   323865                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12427626                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2934                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    733669                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              20025425                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1644009                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 17668                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                547700                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    749                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               19209182                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 712553                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               81                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1742488                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3693656                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2476487                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91198                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   265201                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    288100                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               426951                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              164284                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             90461                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12795                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1604271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  57                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1530315                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4769                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          193268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       262628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      33527700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.045643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.266849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32460877     96.82%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              603331      1.80%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              463492      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        33527700                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 26839     22.03%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    245      0.20%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.04%     22.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     22.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   114      0.09%     22.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.10%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  86270     70.81%     93.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8187      6.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1347      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                761122     49.74%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     49.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     49.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              175233     11.45%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23498      1.54%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               323742     21.16%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              119220      7.79%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86279      5.64%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          38904      2.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1530315                       # Type of FU issued
system.cpu.iq.rate                           0.045578                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      121840                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.079618                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           36036414                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1463094                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1170364                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              678525                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             334529                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       320663                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1298045                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  352763                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           204779                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53885                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1070                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16551                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14181                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5960                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7049878                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1604328                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             14063                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                426951                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               164284                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               7045723                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             27                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7348                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6982                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14330                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1498871                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                403693                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31444                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       556510                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    88170                       # Number of branches executed
system.cpu.iew.exec_stores                     152817                       # Number of stores executed
system.cpu.iew.exec_rate                     0.044641                       # Inst execution rate
system.cpu.iew.wb_sent                        1492925                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1491027                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    936595                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1128768                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.044408                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829750                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          176233                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14159                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33509704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.042109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.280490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     32741004     97.71%     97.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       126341      0.38%     98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       642359      1.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33509704                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                642359                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     34454637                       # The number of ROB reads
system.cpu.rob.rob_writes                     3192611                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              41.426444                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        41.426444                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.024139                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.024139                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2209947                       # number of integer regfile reads
system.cpu.int_regfile_writes                  952831                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     89254                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   258228                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    315143                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   361219                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  718667                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.519824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              346124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            688.119284                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.519824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2773063                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2773063                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       198136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          198136                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147485                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       345621                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           345621                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       345621                       # number of overall hits
system.cpu.dcache.overall_hits::total          345621                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           701                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          949                       # number of overall misses
system.cpu.dcache.overall_misses::total           949                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     85295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     85295000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35477000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35477000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    120772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    120772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    120772000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    120772000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       198837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       198837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       346570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       346570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       346570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       346570                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003526                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001679                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002738                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002738                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 121676.176890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 121676.176890                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 143052.419355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 143052.419355                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 127262.381454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 127262.381454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 127262.381454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 127262.381454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          127                       # number of writebacks
system.cpu.dcache.writebacks::total               127                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          444                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          444                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          446                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          246                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     30128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     30128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     62998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     62998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     62998000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     62998000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001451                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 117229.571984                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 117229.571984                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 133617.886179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 133617.886179                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125244.532803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125244.532803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125244.532803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125244.532803                       # average overall mshr miss latency
system.cpu.dcache.replacements                    247                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.696881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              182529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            426.469626                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.696881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1461460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1461460                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       182101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          182101                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       182101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           182101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       182101                       # number of overall hits
system.cpu.icache.overall_hits::total          182101                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          528                       # number of overall misses
system.cpu.icache.overall_misses::total           528                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70570500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     70570500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70570500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70570500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70570500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       182629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       182629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       182629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       182629                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       182629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       182629                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002891                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002891                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 133656.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 133656.250000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 133656.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 133656.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 133656.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 133656.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          196                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          429                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          429                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54186500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54186500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 126308.857809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 126308.857809                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 126308.857809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 126308.857809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 126308.857809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 126308.857809                       # average overall mshr miss latency
system.cpu.icache.replacements                    172                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1351                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 685                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           127                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               292                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                246                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               246                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            686                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1027                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2280                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    67584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                932                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005365                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.073087                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      927     99.46%     99.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  932                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               929500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1070000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1257500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              826.033095                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1056                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  891                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.185185                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   371.304703                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   454.728392                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.090651                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111018                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.201668                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.217529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9347                       # Number of tag accesses
system.l2cache.tags.data_accesses                9347                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          127                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          127                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              28                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  38                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             28                       # number of overall hits
system.l2cache.overall_hits::total                 38                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          653                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           417                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               892                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          417                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l2cache.overall_misses::total              892                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32431000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32431000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53434500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29529000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     82963500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53434500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61960000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    115394500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53434500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61960000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    115394500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          127                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          127                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          427                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          684                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          427                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          503                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             930                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          427                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          503                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            930                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.971545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.971545                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.976581                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.918288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.954678                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.976581                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.944334                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.959140                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.976581                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.944334                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.959140                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 135694.560669                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 135694.560669                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 128140.287770                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 125122.881356                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 127049.770291                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 128140.287770                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 130442.105263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 129366.031390                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 128140.287770                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 130442.105263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 129366.031390                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          417                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          653                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          417                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     27651000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     27651000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45114500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24809000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     69923500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     45114500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52460000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     97574500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     45114500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52460000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     97574500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.971545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.971545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.976581                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.918288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.954678                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.976581                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.944334                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.959140                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.976581                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.944334                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.959140                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 115694.560669                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 115694.560669                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 108188.249400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105122.881356                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 107080.398162                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 108188.249400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 110442.105263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 109388.452915                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 108188.249400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 110442.105263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 109388.452915                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            891                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 652                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            652                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1782                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        57024                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                891                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      891    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  891                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               445500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2227500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              826.034475                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    891                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  891                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   371.305347                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   454.729128                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.022663                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.027754                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.050417                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054382                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15147                       # Number of tag accesses
system.l3cache.tags.data_accesses               15147                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          416                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          652                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           416                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               891                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          416                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l3cache.overall_misses::total              891                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     25500000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     25500000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     41370500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22685000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     64055500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     41370500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48185000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     89555500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     41370500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48185000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     89555500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          416                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          652                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          475                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             891                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          475                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            891                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 106694.560669                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 106694.560669                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 99448.317308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 96122.881356                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98244.631902                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 99448.317308                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 101442.105263                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 100511.223345                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 99448.317308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 101442.105263                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 100511.223345                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          416                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          652                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          416                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          891                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     19525000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     19525000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30970500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16785000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     47755500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30970500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     36310000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     67280500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30970500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     36310000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     67280500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81694.560669                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81694.560669                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74448.317308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71122.881356                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73244.631902                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74448.317308                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 76442.105263                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75511.223345                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74448.317308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 76442.105263                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75511.223345                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  16787879500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                652                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           652                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        57024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        57024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 891                       # Request fanout histogram
system.membus.reqLayer0.occupancy              445500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2417500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
