{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@267:310@HdlStmProcess", "     4'h8: path_enabled = 8'h80;\n     default: path_enabled = 8'h0;\n    endcase\n  end\n\n  always @(posedge clk)\n  begin\n    path_enabled_d1 <= path_enabled;\n    if (path_enabled == 8'h0 || path_enabled_d1 != path_enabled )\n    begin\n      counter_0 <= 7'h0;\n    end\n    else\n    begin\n      if( chan_valid == 1'b1)\n      begin\n        if (counter_0 > 7)\n        begin\n          counter_0 <= counter_0 - 8 + enable_cnt;\n        end\n        else\n        begin\n          counter_0 <= counter_0 + enable_cnt;\n        end\n        if ((counter_0 == (8 - enable_cnt)) || (path_enabled == 8'h80) )\n        begin\n          dvalid  <= 1'b1;\n        end\n        else\n        begin\n          dvalid  <= 1'b0;\n        end\n      end\n      else\n      begin\n        dvalid      <= 1'b0;\n      end\n    end\n  end\n\n  always @(counter_0, path_enabled)\n  begin\n    case (counter_0)\n      0:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[272, "  always @(posedge clk)\n"], [274, "    path_enabled_d1 <= path_enabled;\n"], [275, "    if (path_enabled == 8'h0 || path_enabled_d1 != path_enabled )\n"], [276, "    begin\n"], [277, "      counter_0 <= 7'h0;\n"], [278, "    end\n"], [279, "    else\n"], [280, "    begin\n"], [281, "      if( chan_valid == 1'b1)\n"], [282, "      begin\n"], [283, "        if (counter_0 > 7)\n"], [284, "        begin\n"], [285, "          counter_0 <= counter_0 - 8 + enable_cnt;\n"], [286, "        end\n"], [287, "        else\n"], [288, "        begin\n"], [289, "          counter_0 <= counter_0 + enable_cnt;\n"], [290, "        end\n"], [291, "        if ((counter_0 == (8 - enable_cnt)) || (path_enabled == 8'h80) )\n"], [292, "        begin\n"], [293, "          dvalid  <= 1'b1;\n"], [294, "        end\n"], [295, "        else\n"], [296, "        begin\n"], [297, "          dvalid  <= 1'b0;\n"], [298, "        end\n"], [299, "      end\n"], [300, "      else\n"], [301, "      begin\n"], [302, "        dvalid      <= 1'b0;\n"], [303, "      end\n"], [304, "    end\n"]], "Add": [[272, "  always @(temp_data_0, temp_data_1, enable_cnt_0)\n"], [304, "    packed_data = temp_data_0 | temp_data_1 << (enable_cnt_0 * DATA_WIDTH);\n"]]}}