# lw-jr hazard!
# if jr is right after lw, and needs the register from lw,
# then jr have to be stalled untill lw is ready

#		Assembly			Description				Address		Machine		Binary

# main
main:	addi $1, $0, 24		# $1 = 24				0			20010018	001000 00000 00001 0000 0000 0001 1000
		sw	 $1, 56($1)		# [80] = 24				4			ac210038	101011 00001 00001 0000 0000 0011 1000
		lw	 $31, 56($1)	# $31 = [80] = 24		8			8c3f0038	100011 00001 11111 0000 0000 0011 1000
		jr	 $31			# jump $31				c			03e00008	000000 11111 0000000000 00000 001000
		
		addi $5, $0, a		# $5 = a				10			2005000a	001000 00000 00101 0000 0000 0000 1010
		addi $6, $0, b		# $6 = b				14			2006000b	001000 00000 00110 0000 0000 0000 1011
$31:	addi $7, $0, c		# $7 = c				18			2007000c	001000 00000 00111 0000 0000 0000 1100