Nothing to build in platform 'design_1_wrapper'

21:51:31 **** Incremental Build of configuration Debug for project LWIP_Validate ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
'Finished building: ../src/helloworld.c'
' '
'Building target: LWIP_Validate.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/bsplib/lib -o "LWIP_Validate.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group
'Finished building target: LWIP_Validate.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size LWIP_Validate.elf  |tee "LWIP_Validate.elf.size"
   text	   data	    bss	    dec	    hex	filename
  19064	   1144	  22568	  42776	   a718	LWIP_Validate.elf
'Finished building: LWIP_Validate.elf.size'
' '
21:51:33 **** Incremental Build of configuration Debug for project LWIP_Validate_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54219 C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_domain C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate_system/Debug/system.bif
sdcard_gen --xpfm C:/Github/Zybo_mipi/LWIP_Validate/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate_system/Debug/system.bif --bitstream C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate/_ide/bitstream/design_1_wrapper.bit --elf C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate/Debug/LWIP_Validate.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/Github/Zybo_mipi/LWIP_Validate/Vitis/LWIP_Validate_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
