// Seed: 2339291113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wand id_5,
    input  tri0 id_6,
    output wire id_7,
    input  wire id_8
    , id_10
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
  initial begin
    id_10 = 1;
  end
endmodule
