{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543526498051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543526498055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 16:21:37 2018 " "Processing started: Thu Nov 29 16:21:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543526498055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526498055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526498055 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543526498213 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543526498213 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543526498213 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543526498213 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543526498213 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543526498213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543526498385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543526498385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiotest/unnamed_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file audiotest/unnamed_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "audioTest/unnamed_bb.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/audioTest/unnamed_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_Inner_controller " "Found entity 1: mouse_Inner_controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506636 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altera_UP_PS2_Data_In " "Found entity 2: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506636 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altera_UP_PS2_Command_Out " "Found entity 3: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 4 4 " "Found 4 design units, including 4 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Mouse " "Found entity 1: ps2Mouse" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506639 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoComp " "Found entity 2: twoComp" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506639 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506639 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit8Adder " "Found entity 4: bit8Adder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(57) " "Verilog HDL information at keyboard.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/keyboard.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543526506640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/keyboard.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IH8Verilog_main.v(376) " "Verilog HDL information at IH8Verilog_main.v(376): always construct contains both blocking and non-blocking assignments" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 376 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543526506644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ih8verilog_main.v 2 2 " "Found 2 design units, including 2 entities, in source file ih8verilog_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PP2VerilogDrawingController " "Found entity 1: PP2VerilogDrawingController" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506645 ""} { "Info" "ISGN_ENTITY_NAME" "2 animations " "Found entity 2: animations" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506646 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADriver.v(57) " "Verilog HDL information at VGADriver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/VGADriver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543526506647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/VGADriver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTold " "Found entity 1: UARTold" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtimestable.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtimestable.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtimesTable " "Found entity 1: ramtimesTable" {  } { { "ramtimesTable.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/ramtimesTable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rameinstein.v 1 1 " "Found 1 design units, including 1 entities, in source file rameinstein.v" { { "Info" "ISGN_ENTITY_NAME" "1 rameinstein " "Found entity 1: rameinstein" {  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rameinstein.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampeter.v 1 1 " "Found 1 design units, including 1 entities, in source file rampeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampeter " "Found entity 1: rampeter" {  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rampeter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambasic_transparency.v 1 1 " "Found 1 design units, including 1 entities, in source file rambasic_transparency.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramBasic_transparency " "Found entity 1: ramBasic_transparency" {  } { { "ramBasic_transparency.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/ramBasic_transparency.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file rambouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rambouncer " "Found entity 1: rambouncer" {  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rambouncer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART2 " "Found entity 1: UART2" {  } { { "UART2.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_fifo " "Found entity 1: cao_fifo" {  } { { "test/cao_fifo.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_merge " "Found entity 1: cao_merge" {  } { { "test/cao_merge.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_merge.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_avalon " "Found entity 1: cao_avalon" {  } { { "test/cao_avalon.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_avalon.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_registers " "Found entity 1: cao_registers" {  } { { "test/cao_registers.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_registers.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526506970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526506970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/altera_cao_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file test/altera_cao_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_cao_reset_synchronizer " "Found entity 1: altera_cao_reset_synchronizer" {  } { { "test/altera_cao_reset_synchronizer.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/altera_cao_reset_synchronizer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/clocked_audio_output.v 1 1 " "Found 1 design units, including 1 entities, in source file test/clocked_audio_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocked_audio_output " "Found entity 1: clocked_audio_output" {  } { { "test/clocked_audio_output.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/clocked_audio_output.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/main.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzing " "Found entity 1: buzzing" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timesTableY IH8Verilog_main.v(338) " "Verilog HDL Implicit Net warning at IH8Verilog_main.v(338): created implicit net for \"timesTableY\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526507101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timesTableX IH8Verilog_main.v(338) " "Verilog HDL Implicit Net warning at IH8Verilog_main.v(338): created implicit net for \"timesTableX\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526507101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mouse.v(185) " "Verilog HDL Instantiation warning at mouse.v(185): instance has no name" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543526507102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543526507281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAr main.v(3) " "Output port \"VGAr\" at main.v(3) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAg main.v(4) " "Output port \"VGAg\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAb main.v(5) " "Output port \"VGAb\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[7..0\] main.v(12) " "Output port \"leds\[7..0\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync main.v(35) " "Output port \"hsync\" at main.v(35) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync main.v(35) " "Output port \"vsync\" at main.v(35) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAclock main.v(34) " "Output port \"VGAclock\" at main.v(34) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAsync main.v(6) " "Output port \"VGAsync\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAblanck main.v(6) " "Output port \"VGAblanck\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543526507282 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2 UART2:uart " "Elaborating entity \"UART2\" for hierarchy \"UART2:uart\"" {  } { { "main.v" "uart" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526507283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzing buzzing:buz " "Elaborating entity \"buzzing\" for hierarchy \"buzzing:buz\"" {  } { { "main.v" "buz" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526507285 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "freq main.v(14) " "Verilog HDL warning at main.v(14): object freq used but never assigned" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543526507285 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 main.v(31) " "Verilog HDL assignment warning at main.v(31): truncated value with size 32 to match size of target (30)" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543526507286 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 10 main.v(55) " "Verilog HDL assignment warning at main.v(55): truncated value with size 40 to match size of target (10)" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543526507286 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 main.v(60) " "Verilog HDL assignment warning at main.v(60): truncated value with size 32 to match size of target (30)" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543526507287 "|main|buzzing:buz"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "freq\[39..1\] 0 main.v(14) " "Net \"freq\[39..1\]\" at main.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543526507288 "|main|buzzing:buz"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzing:buz\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzing:buz\|Div0\"" {  } { { "output_files/main.v" "Div0" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526507694 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543526507694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzing:buz\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"buzzing:buz\|lpm_divide:Div0\"" {  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526507742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzing:buz\|lpm_divide:Div0 " "Instantiated megafunction \"buzzing:buz\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 40 " "Parameter \"LPM_WIDTHN\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543526507742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543526507742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543526507742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543526507742 ""}  } { { "output_files/main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543526507742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/lpm_divide_6jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d7f " "Found entity 1: alt_u_div_d7f" {  } { { "db/alt_u_div_d7f.tdf" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/alt_u_div_d7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543526507931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526507931 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "SDI Interface (SD, HD) " "\"SDI Interface (SD, HD)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543526508116 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543526508116 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1543526508116 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2ck " "bidirectional pin \"ps2ck\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543526508165 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2dt " "bidirectional pin \"ps2dt\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543526508165 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2ck2 " "bidirectional pin \"ps2ck2\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543526508165 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2dt2 " "bidirectional pin \"ps2dt2\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543526508165 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1543526508165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAclock GND " "Pin \"VGAclock\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAclock"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[0\] GND " "Pin \"VGAr\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[1\] GND " "Pin \"VGAr\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[2\] GND " "Pin \"VGAr\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[3\] GND " "Pin \"VGAr\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[4\] GND " "Pin \"VGAr\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[5\] GND " "Pin \"VGAr\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[6\] GND " "Pin \"VGAr\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[7\] GND " "Pin \"VGAr\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[0\] GND " "Pin \"VGAg\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[1\] GND " "Pin \"VGAg\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[2\] GND " "Pin \"VGAg\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[3\] GND " "Pin \"VGAg\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[4\] GND " "Pin \"VGAg\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[5\] GND " "Pin \"VGAg\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[6\] GND " "Pin \"VGAg\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[7\] GND " "Pin \"VGAg\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[0\] GND " "Pin \"VGAb\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[1\] GND " "Pin \"VGAb\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[2\] GND " "Pin \"VGAb\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[3\] GND " "Pin \"VGAb\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[4\] GND " "Pin \"VGAb\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[5\] GND " "Pin \"VGAb\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[6\] GND " "Pin \"VGAb\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[7\] GND " "Pin \"VGAb\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAsync GND " "Pin \"VGAsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAblanck GND " "Pin \"VGAblanck\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|VGAblanck"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543526508429 "|main|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543526508429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543526508500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543526508918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_output 13 " "Ignored 13 assignments for entity \"clocked_audio_output\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543526508949 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test 16 " "Ignored 16 assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543526508949 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543526508949 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543526508949 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543526508949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526508992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543526509155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543526509155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543526509259 "|main|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543526509259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1163 " "Implemented 1163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543526509261 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543526509261 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543526509261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1084 " "Implemented 1084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543526509261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543526509261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543526509301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 16:21:49 2018 " "Processing ended: Thu Nov 29 16:21:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543526509301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543526509301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543526509301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543526509301 ""}
