Electronics and Communication Engineering

Faculty/Staff Profile

Dr. Apangshu Das
Dr. Apangshu Das
Assistant Professor (Contractual)
Department:
Electronics and Communication Engineering
Email ID :
apangshu.ece@gmail.com
URL:
https://orcid.org/0000-0002-2990-1051
Address Information
Address
H3A/02/02, NIT Agartala Quarter Complex-3, West Tripura, Tripura, India-799046
City
AGARTALA
State
TRIPURA
Country
India
Contact Information
Email Address
apangshu.ece@gmail.com
Phone [Residence]
-
Phone [Mobile]
8794223393
Academic Information
Degree/Diploma
Description
Year
Subject
Ph. D.
(
                                                            Philosophy of Doctorate                                                                             )
PhD in Engineering from ECE Department, National Institute of Technology Agartala (NIT Agartala), India
2021
VLSI Design
M.TECH
(
                                                            MASTER OF TECHNOLOGY                                                                                )
from the ECE Department, National Institute of Technology Agartala (NIT Agartala), India
2012
Microelectronics & VLSI Design
B.E
(
                                                            Bachelor of Engineering                                                                             )
Electronics and Telecommunication Engineering from Rashtrasant Tukadoji Maharaj Nagpur University, India
2009
Electronics and Telecommunication Engineering
Publication Conference
Sr. No.
Publication Conference
Month
Year
A. Das, V. K. Singh, & S. N. Pradhan, “Temperature Aware Bi-partitioning Multi-level Logic Synthesis” In 7th Soft Computing: Theories & Applications (SoCTA), Dec, 2022.
DEC
2022
A. Das, A. Debnath, & S. N. Pradhan, “Area, power and temperature optimization during binary decision diagram-based circuit synthesis” In IEEE International Conferences on Devices for Integrated Circuit (DevIC), March, 2017, pp. 778-782. DOI: 10.1109/DEVIC.2017.8074058
MAR
2017
A. Das, & S. N. Pradhan, “Temperature Aware AIGs based Multi-Level Logic Synthesis using Shannon Expression” In Proc. of National Conference on Engineering problems and applications of mathematics (EPAM-2016) June, 2016, pp. 1-5.
JUN
2016
A. Das, & S. N. Pradhan, “Thermal aware FPRM based AND-XOR network synthesis of logic circuits” In International Conference on Recent Trends in Information Systems (ReTIS), July, 2015, pp. 497-502. DOI: 10.1109/ReTIS.2015.7232930
JULY
2015
A. Das, & S. N. Pradhan, “Thermal aware output polarity selection of programmable logic arrays” In IEEE International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV), January, 2015, pp. 68-71. DOI: 10.1109/EDCAV.2015.7060541
JAN
2015
A. Das, & S. N. Pradhan, “Thermal aware FPRM based AND-XOR network synthesis of logic circuits” In IEEE 2ndInternational Conference on Recent Trends in Information Systems (ReTIS), July, 2015, pp. 497-502. DOI: 10.1109/ReTIS.2015.7232930
JULY
2015
S. R. Choudhury, A. Das, & S. N. Pradhan, “A Genetic Algorithm Approach for Area and Wire Length Optimization in VLSI Floor-Plan” In Proc. of National Conference on Recent Trends of Research in Physics, February, 2012.
FEB
2012
Publication Journal
Sr. No.
Publication Journal
Month
Year
A. Das, V.K. Singh & S. N. Pradhan, “Shared Reduced Ordered Binary Decision Diagram Based Thermal-Aware Network Synthesis” International Journal of Circuit Theory and Applications, Feb 2022. (SCI, Scopus) Doi: 10.1002/cta.3255.
FEB
2022
A. Das, Hareesh, Y. C., & S. N. Pradhan, “NSGA-II based Thermal-aware mixed polarity dual reed-muller network synthesis using parallel tabular technique” Journal of Circuits, Systems, and Computers, Vol 29, No. 15, March, 2020, pp.2020008. (SCIE, Scopus).https://doi.org/10.1142/S021812662020008X
MAR
2020
A. Das, & S. N. Pradhan, “An elitist non-dominated multi-objective genetic algorithm-based temperature aware circuit synthesis” International Journal of Interactive Multimedia and Artificial Intelligence, Vol6, No. 4, pp. 26-38, July 2020. (SCIE, Scopus).
https://ijimai.org/journal/bibcite/reference/2796
JULY
2020
A. Das, & S. N. Pradhan, “Design Time Temperature Reduction in Mixed Polarity Dual Reed-Muller Network: a NSGA-II Based Approach” Advances in Electrical and Computer Engineering, Vol 20, No. 1, pp. 99-104, March, 2020. (SCI, Scopus,). Doi:10.4316/AECE.2020.01013. http://www.aece.ro/abstractplus.php?year=2020&number=1&article=13
MAR
2020
A.Das, & S. N. Pradhan, “Thermal-aware Output Polarity Selection Based on And-Inverter Graph Manipulation” Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering), Vol. 12, No.1, pp.30-39, March, 2019. (Scopus,ESCI).
DOI: 10.2174/2352096511666180320120016
MAR
2019
A. Das, A., Debnath, & S. N. Pradhan, “Reduced ordered binary decision diagram-based combinational circuit synthesis for optimizing area, power and temperature” International Journal of Nanoparticles, Vol.11, No.2, pp.94-112, April, 2019. (Scopus). https://doi.org/10.1504/IJNP.2019.099181
APRIL
2019
A.Das, & S. N. Pradhan, “Area-Power-Temperature Aware AND-XOR Network Synthesis Based on Shared Mixed Polarity Reed-Muller Expansion” International Journal of Intelligent Systems and Applications, Vol. 10, No. 12, pp. 35-45, December, 2018. (Scopus).DOI:10.5815/ijisa.2018.12.04
http://www.mecs-press.org/ijisa/ijisa-v10-n12/v10n12-4.html
DEC
2018
A. Das, & S. N. Pradhan, “Shared Reed-Muller decision diagram based thermal-aware AND-XOR decomposition of logic circuits” VLSI Design, Vol. 2016, pp. 1-14, 2016. (Scopus, ESCI). Doi: http://dx.doi.org/10.1155/2016/3191286
MAR
2016
Achievement Information
No.
Patent Information
Year
Best Paper presentation in National Conference on Engineering problems and applications of mathematics, 11th -12th June, 2016. Paper Title: Temperature Aware AIGs based Multi-Level Logic Synthesis using Shannon Expression.
2016
3rd Prize in National Level Project Competition “PRATIKRUTI”, 29th -31st Jan., 2009. Project Title: Ultrasonic Blind Walking Stick.
2009
