// Seed: 897342950
module module_0 (
    input tri1 id_0
);
  logic id_2;
  ;
  logic [1 : (  -1 'b0 )] id_3 = 1 > id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    output uwire id_0,
    input wand id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    output wand id_5,
    output wand id_6,
    input tri1 _id_7,
    output tri0 id_8,
    output supply1 id_9
);
  logic id_11;
  ;
  wire [id_7 : id_7] id_12;
  assign id_9  = id_12;
  assign id_12 = id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_4 = 1;
  assign id_0 = id_1 << -1;
  logic id_13;
  ;
endmodule
