byte[12] in_RT = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_7.state = 0;
byte Node_7.rt = 0;
byte Node_7.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_8.state = 0;
byte Node_8.rt = 0;
byte Node_8.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_9.state = 0;
byte Node_9.rt = 0;
byte Node_9.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_10.state = 0;
byte Node_10.rt = 0;
byte Node_10.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_11.state = 0;
byte Node_11.rt = 0;
byte Node_11.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 6;
byte Token.next = 0;
state {q1(0), q2(1), q3(2), q4(3), q5(4), q6(5), q7(6)} LTL_property.state = 1;
temp bool t_0 = false;
temp byte t_1 = 0;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp bool t_6 = false;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp bool t_21 = false;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp bool t_35 = false;
temp bool t_36 = false;
temp bool t_37 = false;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp bool t_42 = false;
temp bool t_43 = false;
temp bool t_44 = false;
temp bool t_45 = false;
temp bool t_46 = false;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp bool t_51 = false;
temp bool t_52 = false;
temp bool t_53 = false;
temp bool t_54 = false;
temp bool t_55 = false;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp bool t_59 = false;
temp bool t_60 = false;
temp bool t_61 = false;
temp bool t_62 = false;
temp bool t_63 = false;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp bool t_68 = false;
temp bool t_69 = false;
temp bool t_70 = false;
temp bool t_71 = false;
temp bool t_72 = false;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp bool t_77 = false;
temp bool t_78 = false;
temp bool t_79 = false;
temp bool t_80 = false;
temp bool t_81 = false;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp bool t_85 = false;
temp bool t_86 = false;
temp bool t_87 = false;
temp bool t_88 = false;
temp bool t_89 = false;
temp bool t_90 = false;
temp bool t_91 = false;
temp bool t_92 = false;
temp bool t_93 = false;
temp bool t_94 = false;
temp bool t_95 = false;
temp bool t_96 = false;
temp bool t_97 = false;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp bool t_103 = false;
temp bool t_104 = false;
temp bool t_105 = false;
temp bool t_106 = false;
temp bool t_107 = false;
temp bool t_108 = false;
temp bool t_109 = false;
temp bool t_110 = false;
temp bool t_111 = false;
temp bool t_112 = false;
temp bool t_113 = false;
temp bool t_114 = false;
temp bool t_115 = false;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp bool t_119 = false;
temp bool t_120 = false;
temp bool t_121 = false;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp bool t_125 = false;
temp bool t_126 = false;
temp bool t_127 = false;
temp bool t_128 = false;
temp bool t_129 = false;
temp bool t_130 = false;
temp bool t_131 = false;
temp bool t_132 = false;
temp bool t_133 = false;
temp bool t_134 = false;
temp bool t_135 = false;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp bool t_139 = false;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp bool t_144 = false;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp bool t_149 = false;
temp bool t_150 = false;
temp byte t_151 = 0;
temp bool t_152 = false;
temp bool t_153 = false;
temp bool t_154 = false;
temp int t_155 = 0;
temp bool t_156 = false;
temp bool t_157 = false;
temp bool t_158 = false;
temp bool t_159 = false;
temp bool t_160 = false;
temp bool t_161 = false;
temp bool t_162 = false;
temp int t_163 = 0;
temp bool t_164 = false;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp bool t_168 = false;
temp bool t_169 = false;
temp bool t_170 = false;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp bool t_174 = false;
temp bool t_175 = false;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp bool t_179 = false;
temp bool t_180 = false;
temp bool t_181 = false;
temp bool t_182 = false;
temp bool t_183 = false;
temp bool t_184 = false;
temp bool t_185 = false;
temp bool t_186 = false;
temp bool t_187 = false;
temp bool t_188 = false;
temp bool t_189 = false;
temp bool t_190 = false;
temp bool t_191 = false;
temp bool t_192 = false;
temp bool t_193 = false;
temp bool t_194 = false;
temp bool t_195 = false;
temp bool t_196 = false;
temp bool t_197 = false;
temp bool t_198 = false;
temp bool t_199 = false;
temp bool t_200 = false;
temp bool t_201 = false;
temp bool t_202 = false;
temp bool t_203 = false;
temp bool t_204 = false;
temp bool t_205 = false;
temp bool t_206 = false;
temp bool t_207 = false;
temp bool t_208 = false;
temp bool t_209 = false;
temp bool t_210 = false;
temp bool t_211 = false;
temp bool t_212 = false;
temp bool t_213 = false;
temp bool t_214 = false;
temp bool t_215 = false;
temp bool t_216 = false;
temp bool t_217 = false;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp bool t_221 = false;
temp bool t_222 = false;
temp bool t_223 = false;
temp bool t_224 = false;
temp bool t_225 = false;
temp bool t_226 = false;
temp bool t_227 = false;
temp bool t_228 = false;
temp bool t_229 = false;
temp bool t_230 = false;
temp bool t_231 = false;
temp bool t_232 = false;
temp bool t_233 = false;
temp bool t_234 = false;
temp byte t_235 = 0;
temp bool t_236 = false;
temp bool t_237 = false;
temp bool t_238 = false;
temp bool t_239 = false;
temp bool t_240 = false;
temp bool t_241 = false;
temp bool t_242 = false;
temp bool t_243 = false;
temp bool t_244 = false;
temp bool t_245 = false;
temp bool t_246 = false;
temp bool t_247 = false;
temp bool t_248 = false;
temp byte t_249 = 0;
temp bool t_250 = false;
temp bool t_251 = false;
temp bool t_252 = false;
temp bool t_253 = false;
temp int t_254 = 0;
temp bool t_255 = false;
temp byte t_256 = 0;
temp bool t_257 = false;
temp bool t_258 = false;
temp bool t_259 = false;
temp bool t_260 = false;
temp int t_261 = 0;
temp bool t_262 = false;
temp byte t_263 = 0;
temp bool t_264 = false;
temp bool t_265 = false;
temp bool t_266 = false;
temp bool t_267 = false;
temp int t_268 = 0;
temp bool t_269 = false;
temp byte t_270 = 0;
temp bool t_271 = false;
temp bool t_272 = false;
temp bool t_273 = false;
temp bool t_274 = false;
temp int t_275 = 0;
temp bool t_276 = false;
temp byte t_277 = 0;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp bool t_281 = false;
temp int t_282 = 0;
temp bool t_283 = false;
temp byte t_284 = 0;
temp bool t_285 = false;
temp bool t_286 = false;
temp bool t_287 = false;
temp bool t_288 = false;
temp int t_289 = 0;
temp bool t_290 = false;
temp byte t_291 = 0;
temp bool t_292 = false;
temp bool t_293 = false;
temp bool t_294 = false;
temp bool t_295 = false;
temp int t_296 = 0;
temp bool t_297 = false;
temp byte t_298 = 0;
temp bool t_299 = false;
temp bool t_300 = false;
temp bool t_301 = false;
temp bool t_302 = false;
temp int t_303 = 0;
temp bool t_304 = false;
temp byte t_305 = 0;
temp bool t_306 = false;
temp bool t_307 = false;
temp bool t_308 = false;
temp bool t_309 = false;
temp int t_310 = 0;
temp bool t_311 = false;
temp byte t_312 = 0;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp bool t_316 = false;
temp int t_317 = 0;
temp bool t_318 = false;
temp byte t_319 = 0;
temp bool t_320 = false;
temp bool t_321 = false;
temp bool t_322 = false;
temp bool t_323 = false;
temp int t_324 = 0;
temp bool t_325 = false;
temp byte t_326 = 0;
temp bool t_327 = false;
temp bool t_328 = false;
temp bool t_329 = false;
temp bool t_330 = false;
temp int t_331 = 0;
temp bool t_332 = false;
temp bool t_333 = false;
temp byte t_334 = 0;
temp bool t_335 = false;
temp bool t_336 = false;
temp bool t_337 = false;
temp bool t_338 = false;
temp bool t_339 = false;
temp bool t_340 = false;
temp bool t_341 = false;
temp bool t_342 = false;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp bool t_346 = false;
temp bool t_347 = false;
temp bool t_348 = false;
temp byte t_349 = 0;
temp bool t_350 = false;
temp bool t_351 = false;
temp bool t_352 = false;
temp bool t_353 = false;
temp bool t_354 = false;
temp bool t_355 = false;
temp bool t_356 = false;
temp bool t_357 = false;
temp bool t_358 = false;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp bool t_362 = false;
temp bool t_363 = false;
temp byte t_364 = 0;
temp bool t_365 = false;
temp bool t_366 = false;
temp bool t_367 = false;
temp bool t_368 = false;
temp bool t_369 = false;
temp bool t_370 = false;
temp bool t_371 = false;
temp bool t_372 = false;
temp bool t_373 = false;
temp bool t_374 = false;
temp bool t_375 = false;
temp bool t_376 = false;
temp bool t_377 = false;
temp bool t_378 = false;
temp byte t_379 = 0;
temp bool t_380 = false;
temp bool t_381 = false;
temp bool t_382 = false;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp bool t_386 = false;
temp bool t_387 = false;
temp bool t_388 = false;
temp bool t_389 = false;
temp bool t_390 = false;
temp bool t_391 = false;
temp bool t_392 = false;
temp bool t_393 = false;
temp bool t_394 = false;
temp bool t_395 = false;
temp bool t_396 = false;
temp bool t_397 = false;
temp bool t_398 = false;
temp bool t_399 = false;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp bool t_403 = false;
temp bool t_404 = false;
temp bool t_405 = false;
temp bool t_406 = false;
temp bool t_407 = false;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp bool t_411 = false;
temp bool t_412 = false;
temp bool t_413 = false;
temp bool t_414 = false;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp bool t_419 = false;
temp bool t_420 = false;
temp bool t_421 = false;
temp bool t_422 = false;
temp bool t_423 = false;
temp bool t_424 = false;
temp bool t_425 = false;
temp bool t_426 = false;
temp bool t_427 = false;
temp bool t_428 = false;
temp bool t_429 = false;
temp bool t_430 = false;
temp bool t_431 = false;
temp bool t_432 = false;
temp bool t_433 = false;
temp bool t_434 = false;
temp bool t_435 = false;
temp bool t_436 = false;
temp bool t_437 = false;
temp bool t_438 = false;
temp bool t_439 = false;
temp bool t_440 = false;
temp bool t_441 = false;
temp bool t_442 = false;
temp bool t_443 = false;
temp bool t_444 = false;
temp bool t_445 = false;
temp bool t_446 = false;
temp bool t_447 = false;
temp bool t_448 = false;
temp bool t_449 = false;
temp bool t_450 = false;
temp bool t_451 = false;
temp bool t_452 = false;
temp bool t_453 = false;
temp byte t_454 = 0;
temp bool t_455 = false;
temp bool t_456 = false;
temp bool t_457 = false;
temp bool t_458 = false;
temp bool t_459 = false;
temp bool t_460 = false;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp bool t_467 = false;
temp bool t_468 = false;
temp byte t_469 = 0;
temp bool t_470 = false;
temp bool t_471 = false;
temp bool t_472 = false;
temp bool t_473 = false;
temp bool t_474 = false;
temp bool t_475 = false;
temp bool t_476 = false;
temp bool t_477 = false;
temp bool t_478 = false;
temp bool t_479 = false;
temp bool t_480 = false;
temp bool t_481 = false;
temp bool t_482 = false;
temp bool t_483 = false;
temp byte t_484 = 0;
temp bool t_485 = false;
temp bool t_486 = false;
temp bool t_487 = false;
temp bool t_488 = false;
temp bool t_489 = false;
temp bool t_490 = false;
temp bool t_491 = false;
temp bool t_492 = false;
temp bool t_493 = false;
temp bool t_494 = false;
temp bool t_495 = false;
temp bool t_496 = false;
temp bool t_497 = false;
temp bool t_498 = false;
temp byte t_499 = 0;
temp bool t_500 = false;
temp bool t_501 = false;
temp bool t_502 = false;
temp bool t_503 = false;
temp bool t_504 = false;
temp bool t_505 = false;
temp bool t_506 = false;
temp bool t_507 = false;
temp bool t_508 = false;
temp bool t_509 = false;
temp bool t_510 = false;
temp bool t_511 = false;
temp bool t_512 = false;
temp bool t_513 = false;
temp bool t_514 = false;
temp bool t_515 = false;
temp bool t_516 = false;
temp bool t_517 = false;
temp bool t_518 = false;
temp bool t_519 = false;
temp bool t_520 = false;
temp bool t_521 = false;
temp bool t_522 = false;
temp bool t_523 = false;
temp bool t_524 = false;
temp bool t_525 = false;
temp bool t_526 = false;
temp bool t_527 = false;
temp bool t_528 = false;
temp bool t_529 = false;
temp bool t_530 = false;
temp bool t_531 = false;
temp bool t_532 = false;
temp bool t_533 = false;
temp bool t_534 = false;
temp bool t_535 = false;
temp bool t_536 = false;
temp bool t_537 = false;
temp bool t_538 = false;
temp bool t_539 = false;
temp bool t_540 = false;
temp bool t_541 = false;
temp bool t_542 = false;
temp bool t_543 = false;
temp bool t_544 = false;
temp bool t_545 = false;
temp bool t_546 = false;
temp bool t_547 = false;
temp bool t_548 = false;
temp bool t_549 = false;
temp bool t_550 = false;
temp bool t_551 = false;
temp bool t_552 = false;
temp bool t_553 = false;
temp bool t_554 = false;
temp bool t_555 = false;
temp bool t_556 = false;
temp bool t_557 = false;
temp bool t_558 = false;
temp bool t_559 = false;
temp bool t_560 = false;
temp bool t_561 = false;
temp bool t_562 = false;
temp bool t_563 = false;
temp bool t_564 = false;
temp bool t_565 = false;
temp bool t_566 = false;
temp bool t_567 = false;
temp bool t_568 = false;
temp bool t_569 = false;
temp bool t_570 = false;
temp bool t_571 = false;
temp bool t_572 = false;
temp bool t_573 = false;
temp byte t_574 = 0;
temp bool t_575 = false;
temp bool t_576 = false;
temp bool t_577 = false;
temp bool t_578 = false;
temp bool t_579 = false;
temp bool t_580 = false;
temp bool t_581 = false;
temp bool t_582 = false;
temp bool t_583 = false;
temp bool t_584 = false;
temp bool t_585 = false;
temp bool t_586 = false;
temp bool t_587 = false;
temp bool t_588 = false;
temp bool t_589 = false;
temp int t_590 = 0;
temp bool t_591 = false;
temp bool t_592 = false;
temp bool t_593 = false;
temp int t_594 = 0;
temp int t_595 = 0;
temp int t_596 = 0;
temp bool t_597 = false;
temp bool t_598 = false;
temp bool t_599 = false;
temp int t_600 = 0;
temp bool t_601 = false;
temp bool t_602 = false;
temp bool t_603 = false;
temp int t_604 = 0;
temp int t_605 = 0;
temp int t_606 = 0;
temp bool t_607 = false;
temp bool t_608 = false;
temp bool t_609 = false;
temp int t_610 = 0;
temp bool t_611 = false;
temp bool t_612 = false;
temp bool t_613 = false;
temp int t_614 = 0;
temp int t_615 = 0;
temp int t_616 = 0;
temp bool t_617 = false;
temp bool t_618 = false;
temp bool t_619 = false;
temp int t_620 = 0;
temp bool t_621 = false;
temp bool t_622 = false;
temp bool t_623 = false;
temp int t_624 = 0;
temp int t_625 = 0;
temp int t_626 = 0;
temp bool t_627 = false;
temp bool t_628 = false;
temp bool t_629 = false;
temp int t_630 = 0;
temp bool t_631 = false;
temp bool t_632 = false;
temp bool t_633 = false;
temp int t_634 = 0;
temp int t_635 = 0;
temp int t_636 = 0;
temp bool t_637 = false;
temp bool t_638 = false;
temp bool t_639 = false;
temp int t_640 = 0;
temp bool t_641 = false;
temp bool t_642 = false;
temp bool t_643 = false;
temp int t_644 = 0;
temp int t_645 = 0;
temp int t_646 = 0;
temp bool t_647 = false;
temp bool t_648 = false;
temp bool t_649 = false;
temp int t_650 = 0;
temp bool t_651 = false;
temp bool t_652 = false;
temp bool t_653 = false;
temp int t_654 = 0;
temp int t_655 = 0;
temp int t_656 = 0;
temp bool t_657 = false;
temp bool t_658 = false;
temp bool t_659 = false;
temp int t_660 = 0;
temp bool t_661 = false;
temp bool t_662 = false;
temp bool t_663 = false;
temp int t_664 = 0;
temp int t_665 = 0;
temp int t_666 = 0;
temp bool t_667 = false;
temp bool t_668 = false;
temp bool t_669 = false;
temp int t_670 = 0;
temp bool t_671 = false;
temp bool t_672 = false;
temp bool t_673 = false;
temp int t_674 = 0;
temp int t_675 = 0;
temp int t_676 = 0;
temp bool t_677 = false;
temp bool t_678 = false;
temp bool t_679 = false;
temp int t_680 = 0;
temp bool t_681 = false;
temp bool t_682 = false;
temp bool t_683 = false;
temp int t_684 = 0;
temp int t_685 = 0;
temp int t_686 = 0;
temp bool t_687 = false;
temp bool t_688 = false;
temp bool t_689 = false;
temp int t_690 = 0;
temp bool t_691 = false;
temp bool t_692 = false;
temp bool t_693 = false;
temp int t_694 = 0;
temp int t_695 = 0;
temp int t_696 = 0;
temp bool t_697 = false;
temp bool t_698 = false;
temp bool t_699 = false;
temp int t_700 = 0;
temp bool t_701 = false;
temp bool t_702 = false;
temp bool t_703 = false;
temp int t_704 = 0;
temp int t_705 = 0;
temp int t_706 = 0;
temp bool t_707 = false;
temp bool t_708 = false;
temp bool t_709 = false;
temp bool t_710 = false;
temp bool t_711 = false;
temp int t_712 = 0;
temp bool t_713 = false;
temp bool t_714 = false;
temp bool t_715 = false;
temp bool t_716 = false;
temp bool t_717 = false;
temp int t_718 = 0;
temp bool t_719 = false;
temp bool t_720 = false;
temp bool t_721 = false;
temp bool t_722 = false;
temp bool t_723 = false;
temp int t_724 = 0;
temp bool t_725 = false;
temp bool t_726 = false;
temp bool t_727 = false;
temp bool t_728 = false;
temp bool t_729 = false;
temp int t_730 = 0;
temp bool t_731 = false;
temp bool t_732 = false;
temp bool t_733 = false;
temp bool t_734 = false;
temp bool t_735 = false;
temp int t_736 = 0;
temp bool t_737 = false;
temp bool t_738 = false;
temp bool t_739 = false;
temp bool t_740 = false;
temp bool t_741 = false;
temp int t_742 = 0;
temp bool t_743 = false;
temp bool t_744 = false;
temp bool t_745 = false;
temp bool t_746 = false;
temp bool t_747 = false;
temp int t_748 = 0;
temp bool t_749 = false;
temp bool t_750 = false;
temp bool t_751 = false;
temp bool t_752 = false;
temp bool t_753 = false;
temp int t_754 = 0;
temp bool t_755 = false;
temp bool t_756 = false;
temp bool t_757 = false;
temp bool t_758 = false;
temp bool t_759 = false;
temp int t_760 = 0;
temp bool t_761 = false;
temp bool t_762 = false;
temp bool t_763 = false;
temp bool t_764 = false;
temp bool t_765 = false;
temp int t_766 = 0;
temp bool t_767 = false;
temp bool t_768 = false;
temp bool t_769 = false;
temp bool t_770 = false;
temp bool t_771 = false;
temp int t_772 = 0;
temp bool t_773 = false;
temp bool t_774 = false;
temp bool t_775 = false;
temp bool t_776 = false;
temp bool t_777 = false;
temp int t_778 = 0;
temp bool t_779 = false;
temp bool t_780 = false;
temp bool t_781 = false;
temp bool t_782 = false;
temp bool t_783 = false;
temp bool t_784 = false;
temp bool t_785 = false;
temp bool t_786 = false;
temp bool t_787 = false;
temp bool t_788 = false;
temp bool t_789 = false;
temp bool t_790 = false;
temp bool t_791 = false;
temp bool t_792 = false;
temp bool t_793 = false;
temp bool t_794 = false;
temp bool t_795 = false;
temp bool t_796 = false;
temp bool t_797 = false;
temp bool t_798 = false;
temp bool t_799 = false;
temp bool t_800 = false;
temp bool t_801 = false;
temp bool t_802 = false;
temp bool t_803 = false;
temp bool t_804 = false;
temp bool t_805 = false;
temp bool t_806 = false;
temp bool t_807 = false;
temp bool t_808 = false;
temp bool t_809 = false;
temp bool t_810 = false;
temp bool t_811 = false;
temp bool t_812 = false;
temp bool t_813 = false;
temp bool t_814 = false;
temp bool t_815 = false;
temp bool t_816 = false;
temp byte t_817 = 0;
temp bool t_818 = false;
temp bool t_819 = false;
temp bool t_820 = false;
temp bool t_821 = false;
temp bool t_822 = false;
temp bool t_823 = false;
temp bool t_824 = false;
temp bool t_825 = false;
temp bool t_826 = false;
temp bool t_827 = false;
temp bool t_828 = false;
temp bool t_829 = false;
temp bool t_830 = false;
temp bool t_831 = false;
temp byte t_832 = 0;
temp bool t_833 = false;
temp bool t_834 = false;
temp bool t_835 = false;
temp bool t_836 = false;
temp bool t_837 = false;
temp bool t_838 = false;
temp bool t_839 = false;
temp bool t_840 = false;
temp bool t_841 = false;
temp bool t_842 = false;
temp bool t_843 = false;
temp bool t_844 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_52 = Node_4.state == 1,
			t_53 = Node_4.rt == 1,
			t_54 = t_52 and t_53;

		guardCondition t_54;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_55 = Node_4.state == 1,
			t_56 = Node_4.rt == 0,
			t_57 = t_55 and t_56;

		guardCondition t_57;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_58 = Node_4.state == 2,
			t_59 = Node_4.granted == 0,
			t_60 = t_58 and t_59;

		guardCondition t_60;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_61 = Node_4.state == 2;

		guardCondition t_61;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_62 = Node_4.state == 3;

		guardCondition t_62;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 5;

		guardCondition t_63;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_64 = Node_5.state == 1,
			t_65 = Node_5.rt == 1,
			t_66 = t_64 and t_65;

		guardCondition t_66;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_67 = Node_5.state == 1,
			t_68 = Node_5.rt == 0,
			t_69 = t_67 and t_68;

		guardCondition t_69;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_70 = Node_5.state == 2,
			t_71 = Node_5.granted == 0,
			t_72 = t_70 and t_71;

		guardCondition t_72;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_73 = Node_5.state == 2;

		guardCondition t_73;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_74 = Node_5.state == 3;

		guardCondition t_74;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 5;

		guardCondition t_75;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_76 = Node_6.state == 1,
			t_77 = Node_6.rt == 1,
			t_78 = t_76 and t_77;

		guardCondition t_78;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_79 = Node_6.state == 1,
			t_80 = Node_6.rt == 0,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_82 = Node_6.state == 2,
			t_83 = Node_6.granted == 0,
			t_84 = t_82 and t_83;

		guardCondition t_84;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_85 = Node_6.state == 2;

		guardCondition t_85;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_86 = Node_6.state == 3;

		guardCondition t_86;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 5;

		guardCondition t_87;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Node_7 
		guardBlock
			t_88 = Node_7.state == 1,
			t_89 = Node_7.rt == 1,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Node_7.state = 2;

	process Node_7 
		guardBlock
			t_91 = Node_7.state == 1,
			t_92 = Node_7.rt == 0,
			t_93 = t_91 and t_92;

		guardCondition t_93;
		effect
			Node_7.state = 3;

	process Node_7 
		guardBlock
			t_94 = Node_7.state == 2,
			t_95 = Node_7.granted == 0,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Node_7.state = 7;

	process Node_7 
		guardBlock
			t_97 = Node_7.state == 2;

		guardCondition t_97;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_98 = Node_7.state == 3;

		guardCondition t_98;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_99 = Node_7.state == 5;

		guardCondition t_99;
		effect
			Node_7.state = 6,
			Node_7.granted = 1;

	process Node_8 
		guardBlock
			t_100 = Node_8.state == 1,
			t_101 = Node_8.rt == 1,
			t_102 = t_100 and t_101;

		guardCondition t_102;
		effect
			Node_8.state = 2;

	process Node_8 
		guardBlock
			t_103 = Node_8.state == 1,
			t_104 = Node_8.rt == 0,
			t_105 = t_103 and t_104;

		guardCondition t_105;
		effect
			Node_8.state = 3;

	process Node_8 
		guardBlock
			t_106 = Node_8.state == 2,
			t_107 = Node_8.granted == 0,
			t_108 = t_106 and t_107;

		guardCondition t_108;
		effect
			Node_8.state = 7;

	process Node_8 
		guardBlock
			t_109 = Node_8.state == 2;

		guardCondition t_109;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_110 = Node_8.state == 3;

		guardCondition t_110;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_111 = Node_8.state == 5;

		guardCondition t_111;
		effect
			Node_8.state = 6,
			Node_8.granted = 1;

	process Node_9 
		guardBlock
			t_112 = Node_9.state == 1,
			t_113 = Node_9.rt == 1,
			t_114 = t_112 and t_113;

		guardCondition t_114;
		effect
			Node_9.state = 2;

	process Node_9 
		guardBlock
			t_115 = Node_9.state == 1,
			t_116 = Node_9.rt == 0,
			t_117 = t_115 and t_116;

		guardCondition t_117;
		effect
			Node_9.state = 3;

	process Node_9 
		guardBlock
			t_118 = Node_9.state == 2,
			t_119 = Node_9.granted == 0,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Node_9.state = 7;

	process Node_9 
		guardBlock
			t_121 = Node_9.state == 2;

		guardCondition t_121;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_122 = Node_9.state == 3;

		guardCondition t_122;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_123 = Node_9.state == 5;

		guardCondition t_123;
		effect
			Node_9.state = 6,
			Node_9.granted = 1;

	process Node_10 
		guardBlock
			t_124 = Node_10.state == 1,
			t_125 = Node_10.rt == 1,
			t_126 = t_124 and t_125;

		guardCondition t_126;
		effect
			Node_10.state = 2;

	process Node_10 
		guardBlock
			t_127 = Node_10.state == 1,
			t_128 = Node_10.rt == 0,
			t_129 = t_127 and t_128;

		guardCondition t_129;
		effect
			Node_10.state = 3;

	process Node_10 
		guardBlock
			t_130 = Node_10.state == 2,
			t_131 = Node_10.granted == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Node_10.state = 7;

	process Node_10 
		guardBlock
			t_133 = Node_10.state == 2;

		guardCondition t_133;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_134 = Node_10.state == 3;

		guardCondition t_134;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_135 = Node_10.state == 5;

		guardCondition t_135;
		effect
			Node_10.state = 6,
			Node_10.granted = 1;

	process Node_11 
		guardBlock
			t_136 = Node_11.state == 1,
			t_137 = Node_11.rt == 1,
			t_138 = t_136 and t_137;

		guardCondition t_138;
		effect
			Node_11.state = 2;

	process Node_11 
		guardBlock
			t_139 = Node_11.state == 1,
			t_140 = Node_11.rt == 0,
			t_141 = t_139 and t_140;

		guardCondition t_141;
		effect
			Node_11.state = 3;

	process Node_11 
		guardBlock
			t_142 = Node_11.state == 2,
			t_143 = Node_11.granted == 0,
			t_144 = t_142 and t_143;

		guardCondition t_144;
		effect
			Node_11.state = 7;

	process Node_11 
		guardBlock
			t_145 = Node_11.state == 2;

		guardCondition t_145;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_146 = Node_11.state == 3;

		guardCondition t_146;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_147 = Node_11.state == 5;

		guardCondition t_147;
		effect
			Node_11.state = 6,
			Node_11.granted = 1;

	process Token 
		guardBlock
			t_148 = Token.state == 0;

		guardCondition t_148;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_149 = Token.state == 1,
			t_150 = Token.i < 12,
			t_151 = in_RT[Token.i],
			t_152 = t_151 == 0,
			t_153 = t_150 and t_152,
			t_154 = t_149 and t_153;

		guardCondition t_154;
		effect
			Token.state = 1,
			t_155 = Token.i + 1,
			Token.i = t_155;

	process Token 
		guardBlock
			t_156 = Token.state == 1,
			t_157 = Token.i == 12,
			t_158 = t_156 and t_157;

		guardCondition t_158;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_159 = Token.state == 3,
			t_160 = Token.NRT_count == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_162 = Token.state == 5;

		guardCondition t_162;
		effect
			Token.state = 0,
			t_163 = 6 - RT_count,
			Token.NRT_count = t_163;

	process LTL_property 
		guardBlock
			t_164 = LTL_property.state == 0;

		guardCondition t_164;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_165 = LTL_property.state == 1;

		guardCondition t_165;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_166 = LTL_property.state == 1,
			t_167 = Node_0.state == 4,
			t_168 = Node_0.state == 2,
			t_169 = not t_168,
			t_170 = t_167 and t_169,
			t_171 = t_166 and t_170;

		guardCondition t_171;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_172 = LTL_property.state == 1,
			t_173 = Node_0.state == 4,
			t_174 = Token.state == 5,
			t_175 = t_173 and t_174,
			t_176 = t_172 and t_175;

		guardCondition t_176;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_177 = LTL_property.state == 2,
			t_178 = Node_0.state == 2,
			t_179 = not t_178,
			t_180 = t_177 and t_179;

		guardCondition t_180;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_181 = LTL_property.state == 2,
			t_182 = Token.state == 5,
			t_183 = t_181 and t_182;

		guardCondition t_183;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_184 = LTL_property.state == 3,
			t_185 = Node_0.state == 2,
			t_186 = not t_185,
			t_187 = t_184 and t_186;

		guardCondition t_187;
		effect
			LTL_property.state = 5;

	process LTL_property 
		guardBlock
			t_188 = LTL_property.state == 3,
			t_189 = Token.state == 5,
			t_190 = t_188 and t_189;

		guardCondition t_190;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_191 = LTL_property.state == 3,
			t_192 = Node_0.state == 2,
			t_193 = not t_192,
			t_194 = Token.state == 5,
			t_195 = not t_194,
			t_196 = t_193 and t_195,
			t_197 = t_191 and t_196;

		guardCondition t_197;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_198 = LTL_property.state == 4,
			t_199 = Node_0.state == 2,
			t_200 = not t_199,
			t_201 = t_198 and t_200;

		guardCondition t_201;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_202 = LTL_property.state == 4,
			t_203 = Token.state == 5,
			t_204 = t_202 and t_203;

		guardCondition t_204;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_205 = LTL_property.state == 4,
			t_206 = Node_0.state == 2,
			t_207 = not t_206,
			t_208 = Token.state == 5,
			t_209 = not t_208,
			t_210 = t_207 and t_209,
			t_211 = t_205 and t_210;

		guardCondition t_211;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_212 = LTL_property.state == 5,
			t_213 = Node_0.state == 2,
			t_214 = not t_213,
			t_215 = t_212 and t_214;

		guardCondition t_215;
		effect
			LTL_property.state = 5;

	process LTL_property 
		guardBlock
			t_216 = LTL_property.state == 5,
			t_217 = Token.state == 5,
			t_218 = t_216 and t_217;

		guardCondition t_218;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_219 = LTL_property.state == 5,
			t_220 = Node_0.state == 2,
			t_221 = not t_220,
			t_222 = Token.state == 5,
			t_223 = not t_222,
			t_224 = t_221 and t_223,
			t_225 = t_219 and t_224;

		guardCondition t_225;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_226 = LTL_property.state == 6,
			t_227 = Node_0.state == 2,
			t_228 = not t_227,
			t_229 = t_226 and t_228;

		guardCondition t_229;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_230 = LTL_property.state == 6,
			t_231 = Token.state == 5,
			t_232 = t_230 and t_231;

		guardCondition t_232;
		effect
			LTL_property.state = 0;

	process Token_Node_11 
		guardBlock
			t_233 = Token.state == 1,
			t_234 = Token.i == 11,
			t_235 = in_RT[Token.i],
			t_236 = t_235 == 1,
			t_237 = t_234 and t_236,
			t_238 = t_233 and t_237,
			t_239 = Node_11.state == 0,
			t_240 = t_238 and t_239;

		guardCondition t_240;
		effect
			Token.state = 2,
			Node_11.rt = 1,
			Node_11.state = 1;

	process Token_Node_11 
		guardBlock
			t_241 = Token.state == 3,
			t_242 = Token.NRT_count > 0,
			t_243 = Token.next == 11,
			t_244 = t_242 and t_243,
			t_245 = t_241 and t_244,
			t_246 = Node_11.state == 0,
			t_247 = t_245 and t_246;

		guardCondition t_247;
		effect
			Token.state = 4,
			Node_11.rt = 0,
			Node_11.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_248 = Bandwidth.state == 1,
			t_249 = in_RT[Bandwidth.i],
			t_250 = t_249 == 1,
			t_251 = t_248 and t_250,
			t_252 = Node_0.state == 8,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_254 = RT_count - 1,
			RT_count = t_254,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_255 = Bandwidth.state == 1,
			t_256 = in_RT[Bandwidth.i],
			t_257 = t_256 == 1,
			t_258 = t_255 and t_257,
			t_259 = Node_1.state == 8,
			t_260 = t_258 and t_259;

		guardCondition t_260;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_261 = RT_count - 1,
			RT_count = t_261,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_262 = Bandwidth.state == 1,
			t_263 = in_RT[Bandwidth.i],
			t_264 = t_263 == 1,
			t_265 = t_262 and t_264,
			t_266 = Node_2.state == 8,
			t_267 = t_265 and t_266;

		guardCondition t_267;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_268 = RT_count - 1,
			RT_count = t_268,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_269 = Bandwidth.state == 1,
			t_270 = in_RT[Bandwidth.i],
			t_271 = t_270 == 1,
			t_272 = t_269 and t_271,
			t_273 = Node_3.state == 8,
			t_274 = t_272 and t_273;

		guardCondition t_274;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_275 = RT_count - 1,
			RT_count = t_275,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_276 = Bandwidth.state == 1,
			t_277 = in_RT[Bandwidth.i],
			t_278 = t_277 == 1,
			t_279 = t_276 and t_278,
			t_280 = Node_4.state == 8,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_282 = RT_count - 1,
			RT_count = t_282,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_283 = Bandwidth.state == 1,
			t_284 = in_RT[Bandwidth.i],
			t_285 = t_284 == 1,
			t_286 = t_283 and t_285,
			t_287 = Node_5.state == 8,
			t_288 = t_286 and t_287;

		guardCondition t_288;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_289 = RT_count - 1,
			RT_count = t_289,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_290 = Bandwidth.state == 1,
			t_291 = in_RT[Bandwidth.i],
			t_292 = t_291 == 1,
			t_293 = t_290 and t_292,
			t_294 = Node_6.state == 8,
			t_295 = t_293 and t_294;

		guardCondition t_295;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_296 = RT_count - 1,
			RT_count = t_296,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_297 = Bandwidth.state == 1,
			t_298 = in_RT[Bandwidth.i],
			t_299 = t_298 == 1,
			t_300 = t_297 and t_299,
			t_301 = Node_7.state == 8,
			t_302 = t_300 and t_301;

		guardCondition t_302;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_303 = RT_count - 1,
			RT_count = t_303,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_304 = Bandwidth.state == 1,
			t_305 = in_RT[Bandwidth.i],
			t_306 = t_305 == 1,
			t_307 = t_304 and t_306,
			t_308 = Node_8.state == 8,
			t_309 = t_307 and t_308;

		guardCondition t_309;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_310 = RT_count - 1,
			RT_count = t_310,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_311 = Bandwidth.state == 1,
			t_312 = in_RT[Bandwidth.i],
			t_313 = t_312 == 1,
			t_314 = t_311 and t_313,
			t_315 = Node_9.state == 8,
			t_316 = t_314 and t_315;

		guardCondition t_316;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_317 = RT_count - 1,
			RT_count = t_317,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_318 = Bandwidth.state == 1,
			t_319 = in_RT[Bandwidth.i],
			t_320 = t_319 == 1,
			t_321 = t_318 and t_320,
			t_322 = Node_10.state == 8,
			t_323 = t_321 and t_322;

		guardCondition t_323;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_324 = RT_count - 1,
			RT_count = t_324,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_325 = Bandwidth.state == 1,
			t_326 = in_RT[Bandwidth.i],
			t_327 = t_326 == 1,
			t_328 = t_325 and t_327,
			t_329 = Node_11.state == 8,
			t_330 = t_328 and t_329;

		guardCondition t_330;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_331 = RT_count - 1,
			RT_count = t_331,
			Node_11.state = 6;

	process Token_Node_5 
		guardBlock
			t_332 = Token.state == 1,
			t_333 = Token.i == 5,
			t_334 = in_RT[Token.i],
			t_335 = t_334 == 1,
			t_336 = t_333 and t_335,
			t_337 = t_332 and t_336,
			t_338 = Node_5.state == 0,
			t_339 = t_337 and t_338;

		guardCondition t_339;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_340 = Token.state == 3,
			t_341 = Token.NRT_count > 0,
			t_342 = Token.next == 5,
			t_343 = t_341 and t_342,
			t_344 = t_340 and t_343,
			t_345 = Node_5.state == 0,
			t_346 = t_344 and t_345;

		guardCondition t_346;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Token_Node_1 
		guardBlock
			t_347 = Token.state == 1,
			t_348 = Token.i == 1,
			t_349 = in_RT[Token.i],
			t_350 = t_349 == 1,
			t_351 = t_348 and t_350,
			t_352 = t_347 and t_351,
			t_353 = Node_1.state == 0,
			t_354 = t_352 and t_353;

		guardCondition t_354;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_355 = Token.state == 3,
			t_356 = Token.NRT_count > 0,
			t_357 = Token.next == 1,
			t_358 = t_356 and t_357,
			t_359 = t_355 and t_358,
			t_360 = Node_1.state == 0,
			t_361 = t_359 and t_360;

		guardCondition t_361;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Token_Node_6 
		guardBlock
			t_362 = Token.state == 1,
			t_363 = Token.i == 6,
			t_364 = in_RT[Token.i],
			t_365 = t_364 == 1,
			t_366 = t_363 and t_365,
			t_367 = t_362 and t_366,
			t_368 = Node_6.state == 0,
			t_369 = t_367 and t_368;

		guardCondition t_369;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_370 = Token.state == 3,
			t_371 = Token.NRT_count > 0,
			t_372 = Token.next == 6,
			t_373 = t_371 and t_372,
			t_374 = t_370 and t_373,
			t_375 = Node_6.state == 0,
			t_376 = t_374 and t_375;

		guardCondition t_376;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Token_Node_8 
		guardBlock
			t_377 = Token.state == 1,
			t_378 = Token.i == 8,
			t_379 = in_RT[Token.i],
			t_380 = t_379 == 1,
			t_381 = t_378 and t_380,
			t_382 = t_377 and t_381,
			t_383 = Node_8.state == 0,
			t_384 = t_382 and t_383;

		guardCondition t_384;
		effect
			Token.state = 2,
			Node_8.rt = 1,
			Node_8.state = 1;

	process Token_Node_8 
		guardBlock
			t_385 = Token.state == 3,
			t_386 = Token.NRT_count > 0,
			t_387 = Token.next == 8,
			t_388 = t_386 and t_387,
			t_389 = t_385 and t_388,
			t_390 = Node_8.state == 0,
			t_391 = t_389 and t_390;

		guardCondition t_391;
		effect
			Token.state = 4,
			Node_8.rt = 0,
			Node_8.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_392 = Node_0.state == 3,
			t_393 = Node_0.granted == 0,
			t_394 = t_392 and t_393,
			t_395 = Bandwidth.state == 0,
			t_396 = t_394 and t_395;

		guardCondition t_396;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_397 = Node_1.state == 3,
			t_398 = Node_1.granted == 0,
			t_399 = t_397 and t_398,
			t_400 = Bandwidth.state == 0,
			t_401 = t_399 and t_400;

		guardCondition t_401;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_402 = Node_2.state == 3,
			t_403 = Node_2.granted == 0,
			t_404 = t_402 and t_403,
			t_405 = Bandwidth.state == 0,
			t_406 = t_404 and t_405;

		guardCondition t_406;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_407 = Node_3.state == 3,
			t_408 = Node_3.granted == 0,
			t_409 = t_407 and t_408,
			t_410 = Bandwidth.state == 0,
			t_411 = t_409 and t_410;

		guardCondition t_411;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_412 = Node_4.state == 3,
			t_413 = Node_4.granted == 0,
			t_414 = t_412 and t_413,
			t_415 = Bandwidth.state == 0,
			t_416 = t_414 and t_415;

		guardCondition t_416;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_417 = Node_5.state == 3,
			t_418 = Node_5.granted == 0,
			t_419 = t_417 and t_418,
			t_420 = Bandwidth.state == 0,
			t_421 = t_419 and t_420;

		guardCondition t_421;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_422 = Node_6.state == 3,
			t_423 = Node_6.granted == 0,
			t_424 = t_422 and t_423,
			t_425 = Bandwidth.state == 0,
			t_426 = t_424 and t_425;

		guardCondition t_426;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Node_7_Bandwidth 
		guardBlock
			t_427 = Node_7.state == 3,
			t_428 = Node_7.granted == 0,
			t_429 = t_427 and t_428,
			t_430 = Bandwidth.state == 0,
			t_431 = t_429 and t_430;

		guardCondition t_431;
		effect
			Node_7.state = 4,
			Bandwidth.i = 7,
			Bandwidth.state = 2;

	process Node_8_Bandwidth 
		guardBlock
			t_432 = Node_8.state == 3,
			t_433 = Node_8.granted == 0,
			t_434 = t_432 and t_433,
			t_435 = Bandwidth.state == 0,
			t_436 = t_434 and t_435;

		guardCondition t_436;
		effect
			Node_8.state = 4,
			Bandwidth.i = 8,
			Bandwidth.state = 2;

	process Node_9_Bandwidth 
		guardBlock
			t_437 = Node_9.state == 3,
			t_438 = Node_9.granted == 0,
			t_439 = t_437 and t_438,
			t_440 = Bandwidth.state == 0,
			t_441 = t_439 and t_440;

		guardCondition t_441;
		effect
			Node_9.state = 4,
			Bandwidth.i = 9,
			Bandwidth.state = 2;

	process Node_10_Bandwidth 
		guardBlock
			t_442 = Node_10.state == 3,
			t_443 = Node_10.granted == 0,
			t_444 = t_442 and t_443,
			t_445 = Bandwidth.state == 0,
			t_446 = t_444 and t_445;

		guardCondition t_446;
		effect
			Node_10.state = 4,
			Bandwidth.i = 10,
			Bandwidth.state = 2;

	process Node_11_Bandwidth 
		guardBlock
			t_447 = Node_11.state == 3,
			t_448 = Node_11.granted == 0,
			t_449 = t_447 and t_448,
			t_450 = Bandwidth.state == 0,
			t_451 = t_449 and t_450;

		guardCondition t_451;
		effect
			Node_11.state = 4,
			Bandwidth.i = 11,
			Bandwidth.state = 2;

	process Token_Node_4 
		guardBlock
			t_452 = Token.state == 1,
			t_453 = Token.i == 4,
			t_454 = in_RT[Token.i],
			t_455 = t_454 == 1,
			t_456 = t_453 and t_455,
			t_457 = t_452 and t_456,
			t_458 = Node_4.state == 0,
			t_459 = t_457 and t_458;

		guardCondition t_459;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_460 = Token.state == 3,
			t_461 = Token.NRT_count > 0,
			t_462 = Token.next == 4,
			t_463 = t_461 and t_462,
			t_464 = t_460 and t_463,
			t_465 = Node_4.state == 0,
			t_466 = t_464 and t_465;

		guardCondition t_466;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Token_Node_7 
		guardBlock
			t_467 = Token.state == 1,
			t_468 = Token.i == 7,
			t_469 = in_RT[Token.i],
			t_470 = t_469 == 1,
			t_471 = t_468 and t_470,
			t_472 = t_467 and t_471,
			t_473 = Node_7.state == 0,
			t_474 = t_472 and t_473;

		guardCondition t_474;
		effect
			Token.state = 2,
			Node_7.rt = 1,
			Node_7.state = 1;

	process Token_Node_7 
		guardBlock
			t_475 = Token.state == 3,
			t_476 = Token.NRT_count > 0,
			t_477 = Token.next == 7,
			t_478 = t_476 and t_477,
			t_479 = t_475 and t_478,
			t_480 = Node_7.state == 0,
			t_481 = t_479 and t_480;

		guardCondition t_481;
		effect
			Token.state = 4,
			Node_7.rt = 0,
			Node_7.state = 1;

	process Token_Node_2 
		guardBlock
			t_482 = Token.state == 1,
			t_483 = Token.i == 2,
			t_484 = in_RT[Token.i],
			t_485 = t_484 == 1,
			t_486 = t_483 and t_485,
			t_487 = t_482 and t_486,
			t_488 = Node_2.state == 0,
			t_489 = t_487 and t_488;

		guardCondition t_489;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_490 = Token.state == 3,
			t_491 = Token.NRT_count > 0,
			t_492 = Token.next == 2,
			t_493 = t_491 and t_492,
			t_494 = t_490 and t_493,
			t_495 = Node_2.state == 0,
			t_496 = t_494 and t_495;

		guardCondition t_496;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_0 
		guardBlock
			t_497 = Token.state == 1,
			t_498 = Token.i == 0,
			t_499 = in_RT[Token.i],
			t_500 = t_499 == 1,
			t_501 = t_498 and t_500,
			t_502 = t_497 and t_501,
			t_503 = Node_0.state == 0,
			t_504 = t_502 and t_503;

		guardCondition t_504;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_505 = Token.state == 3,
			t_506 = Token.NRT_count > 0,
			t_507 = Token.next == 0,
			t_508 = t_506 and t_507,
			t_509 = t_505 and t_508,
			t_510 = Node_0.state == 0,
			t_511 = t_509 and t_510;

		guardCondition t_511;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_512 = Bandwidth.state == 2,
			t_513 = RT_count >= 2,
			t_514 = t_512 and t_513,
			t_515 = Node_0.state == 4,
			t_516 = t_514 and t_515;

		guardCondition t_516;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_517 = Bandwidth.state == 2,
			t_518 = RT_count >= 2,
			t_519 = t_517 and t_518,
			t_520 = Node_1.state == 4,
			t_521 = t_519 and t_520;

		guardCondition t_521;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_522 = Bandwidth.state == 2,
			t_523 = RT_count >= 2,
			t_524 = t_522 and t_523,
			t_525 = Node_2.state == 4,
			t_526 = t_524 and t_525;

		guardCondition t_526;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_527 = Bandwidth.state == 2,
			t_528 = RT_count >= 2,
			t_529 = t_527 and t_528,
			t_530 = Node_3.state == 4,
			t_531 = t_529 and t_530;

		guardCondition t_531;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_532 = Bandwidth.state == 2,
			t_533 = RT_count >= 2,
			t_534 = t_532 and t_533,
			t_535 = Node_4.state == 4,
			t_536 = t_534 and t_535;

		guardCondition t_536;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_537 = Bandwidth.state == 2,
			t_538 = RT_count >= 2,
			t_539 = t_537 and t_538,
			t_540 = Node_5.state == 4,
			t_541 = t_539 and t_540;

		guardCondition t_541;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_542 = Bandwidth.state == 2,
			t_543 = RT_count >= 2,
			t_544 = t_542 and t_543,
			t_545 = Node_6.state == 4,
			t_546 = t_544 and t_545;

		guardCondition t_546;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_547 = Bandwidth.state == 2,
			t_548 = RT_count >= 2,
			t_549 = t_547 and t_548,
			t_550 = Node_7.state == 4,
			t_551 = t_549 and t_550;

		guardCondition t_551;
		effect
			Bandwidth.state = 0,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_552 = Bandwidth.state == 2,
			t_553 = RT_count >= 2,
			t_554 = t_552 and t_553,
			t_555 = Node_8.state == 4,
			t_556 = t_554 and t_555;

		guardCondition t_556;
		effect
			Bandwidth.state = 0,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_557 = Bandwidth.state == 2,
			t_558 = RT_count >= 2,
			t_559 = t_557 and t_558,
			t_560 = Node_9.state == 4,
			t_561 = t_559 and t_560;

		guardCondition t_561;
		effect
			Bandwidth.state = 0,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_562 = Bandwidth.state == 2,
			t_563 = RT_count >= 2,
			t_564 = t_562 and t_563,
			t_565 = Node_10.state == 4,
			t_566 = t_564 and t_565;

		guardCondition t_566;
		effect
			Bandwidth.state = 0,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_567 = Bandwidth.state == 2,
			t_568 = RT_count >= 2,
			t_569 = t_567 and t_568,
			t_570 = Node_11.state == 4,
			t_571 = t_569 and t_570;

		guardCondition t_571;
		effect
			Bandwidth.state = 0,
			Node_11.state = 6;

	process Token_Node_3 
		guardBlock
			t_572 = Token.state == 1,
			t_573 = Token.i == 3,
			t_574 = in_RT[Token.i],
			t_575 = t_574 == 1,
			t_576 = t_573 and t_575,
			t_577 = t_572 and t_576,
			t_578 = Node_3.state == 0,
			t_579 = t_577 and t_578;

		guardCondition t_579;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_580 = Token.state == 3,
			t_581 = Token.NRT_count > 0,
			t_582 = Token.next == 3,
			t_583 = t_581 and t_582,
			t_584 = t_580 and t_583,
			t_585 = Node_3.state == 0,
			t_586 = t_584 and t_585;

		guardCondition t_586;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Node_0_Token 
		guardBlock
			t_587 = Node_0.state == 6,
			t_588 = Token.state == 2,
			t_589 = t_587 and t_588;

		guardCondition t_589;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_590 = Token.i + 1,
			Token.i = t_590;

	process Node_0_Token 
		guardBlock
			t_591 = Node_0.state == 6,
			t_592 = Token.state == 4,
			t_593 = t_591 and t_592;

		guardCondition t_593;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_594 = Token.next + 1,
			t_595 = t_594 % 12,
			Token.next = t_595,
			t_596 = Token.NRT_count - 1,
			Token.NRT_count = t_596;

	process Node_1_Token 
		guardBlock
			t_597 = Node_1.state == 6,
			t_598 = Token.state == 2,
			t_599 = t_597 and t_598;

		guardCondition t_599;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_600 = Token.i + 1,
			Token.i = t_600;

	process Node_1_Token 
		guardBlock
			t_601 = Node_1.state == 6,
			t_602 = Token.state == 4,
			t_603 = t_601 and t_602;

		guardCondition t_603;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_604 = Token.next + 1,
			t_605 = t_604 % 12,
			Token.next = t_605,
			t_606 = Token.NRT_count - 1,
			Token.NRT_count = t_606;

	process Node_2_Token 
		guardBlock
			t_607 = Node_2.state == 6,
			t_608 = Token.state == 2,
			t_609 = t_607 and t_608;

		guardCondition t_609;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_610 = Token.i + 1,
			Token.i = t_610;

	process Node_2_Token 
		guardBlock
			t_611 = Node_2.state == 6,
			t_612 = Token.state == 4,
			t_613 = t_611 and t_612;

		guardCondition t_613;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_614 = Token.next + 1,
			t_615 = t_614 % 12,
			Token.next = t_615,
			t_616 = Token.NRT_count - 1,
			Token.NRT_count = t_616;

	process Node_3_Token 
		guardBlock
			t_617 = Node_3.state == 6,
			t_618 = Token.state == 2,
			t_619 = t_617 and t_618;

		guardCondition t_619;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_620 = Token.i + 1,
			Token.i = t_620;

	process Node_3_Token 
		guardBlock
			t_621 = Node_3.state == 6,
			t_622 = Token.state == 4,
			t_623 = t_621 and t_622;

		guardCondition t_623;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_624 = Token.next + 1,
			t_625 = t_624 % 12,
			Token.next = t_625,
			t_626 = Token.NRT_count - 1,
			Token.NRT_count = t_626;

	process Node_4_Token 
		guardBlock
			t_627 = Node_4.state == 6,
			t_628 = Token.state == 2,
			t_629 = t_627 and t_628;

		guardCondition t_629;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_630 = Token.i + 1,
			Token.i = t_630;

	process Node_4_Token 
		guardBlock
			t_631 = Node_4.state == 6,
			t_632 = Token.state == 4,
			t_633 = t_631 and t_632;

		guardCondition t_633;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_634 = Token.next + 1,
			t_635 = t_634 % 12,
			Token.next = t_635,
			t_636 = Token.NRT_count - 1,
			Token.NRT_count = t_636;

	process Node_5_Token 
		guardBlock
			t_637 = Node_5.state == 6,
			t_638 = Token.state == 2,
			t_639 = t_637 and t_638;

		guardCondition t_639;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_640 = Token.i + 1,
			Token.i = t_640;

	process Node_5_Token 
		guardBlock
			t_641 = Node_5.state == 6,
			t_642 = Token.state == 4,
			t_643 = t_641 and t_642;

		guardCondition t_643;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_644 = Token.next + 1,
			t_645 = t_644 % 12,
			Token.next = t_645,
			t_646 = Token.NRT_count - 1,
			Token.NRT_count = t_646;

	process Node_6_Token 
		guardBlock
			t_647 = Node_6.state == 6,
			t_648 = Token.state == 2,
			t_649 = t_647 and t_648;

		guardCondition t_649;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_650 = Token.i + 1,
			Token.i = t_650;

	process Node_6_Token 
		guardBlock
			t_651 = Node_6.state == 6,
			t_652 = Token.state == 4,
			t_653 = t_651 and t_652;

		guardCondition t_653;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_654 = Token.next + 1,
			t_655 = t_654 % 12,
			Token.next = t_655,
			t_656 = Token.NRT_count - 1,
			Token.NRT_count = t_656;

	process Node_7_Token 
		guardBlock
			t_657 = Node_7.state == 6,
			t_658 = Token.state == 2,
			t_659 = t_657 and t_658;

		guardCondition t_659;
		effect
			Node_7.state = 0,
			Token.state = 1,
			t_660 = Token.i + 1,
			Token.i = t_660;

	process Node_7_Token 
		guardBlock
			t_661 = Node_7.state == 6,
			t_662 = Token.state == 4,
			t_663 = t_661 and t_662;

		guardCondition t_663;
		effect
			Node_7.state = 0,
			Token.state = 3,
			t_664 = Token.next + 1,
			t_665 = t_664 % 12,
			Token.next = t_665,
			t_666 = Token.NRT_count - 1,
			Token.NRT_count = t_666;

	process Node_8_Token 
		guardBlock
			t_667 = Node_8.state == 6,
			t_668 = Token.state == 2,
			t_669 = t_667 and t_668;

		guardCondition t_669;
		effect
			Node_8.state = 0,
			Token.state = 1,
			t_670 = Token.i + 1,
			Token.i = t_670;

	process Node_8_Token 
		guardBlock
			t_671 = Node_8.state == 6,
			t_672 = Token.state == 4,
			t_673 = t_671 and t_672;

		guardCondition t_673;
		effect
			Node_8.state = 0,
			Token.state = 3,
			t_674 = Token.next + 1,
			t_675 = t_674 % 12,
			Token.next = t_675,
			t_676 = Token.NRT_count - 1,
			Token.NRT_count = t_676;

	process Node_9_Token 
		guardBlock
			t_677 = Node_9.state == 6,
			t_678 = Token.state == 2,
			t_679 = t_677 and t_678;

		guardCondition t_679;
		effect
			Node_9.state = 0,
			Token.state = 1,
			t_680 = Token.i + 1,
			Token.i = t_680;

	process Node_9_Token 
		guardBlock
			t_681 = Node_9.state == 6,
			t_682 = Token.state == 4,
			t_683 = t_681 and t_682;

		guardCondition t_683;
		effect
			Node_9.state = 0,
			Token.state = 3,
			t_684 = Token.next + 1,
			t_685 = t_684 % 12,
			Token.next = t_685,
			t_686 = Token.NRT_count - 1,
			Token.NRT_count = t_686;

	process Node_10_Token 
		guardBlock
			t_687 = Node_10.state == 6,
			t_688 = Token.state == 2,
			t_689 = t_687 and t_688;

		guardCondition t_689;
		effect
			Node_10.state = 0,
			Token.state = 1,
			t_690 = Token.i + 1,
			Token.i = t_690;

	process Node_10_Token 
		guardBlock
			t_691 = Node_10.state == 6,
			t_692 = Token.state == 4,
			t_693 = t_691 and t_692;

		guardCondition t_693;
		effect
			Node_10.state = 0,
			Token.state = 3,
			t_694 = Token.next + 1,
			t_695 = t_694 % 12,
			Token.next = t_695,
			t_696 = Token.NRT_count - 1,
			Token.NRT_count = t_696;

	process Node_11_Token 
		guardBlock
			t_697 = Node_11.state == 6,
			t_698 = Token.state == 2,
			t_699 = t_697 and t_698;

		guardCondition t_699;
		effect
			Node_11.state = 0,
			Token.state = 1,
			t_700 = Token.i + 1,
			Token.i = t_700;

	process Node_11_Token 
		guardBlock
			t_701 = Node_11.state == 6,
			t_702 = Token.state == 4,
			t_703 = t_701 and t_702;

		guardCondition t_703;
		effect
			Node_11.state = 0,
			Token.state = 3,
			t_704 = Token.next + 1,
			t_705 = t_704 % 12,
			Token.next = t_705,
			t_706 = Token.NRT_count - 1,
			Token.NRT_count = t_706;

	process Bandwidth_Node_0 
		guardBlock
			t_707 = Bandwidth.state == 2,
			t_708 = RT_count < 2,
			t_709 = t_707 and t_708,
			t_710 = Node_0.state == 4,
			t_711 = t_709 and t_710;

		guardCondition t_711;
		effect
			Bandwidth.state = 0,
			t_712 = RT_count + 1,
			RT_count = t_712,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_713 = Bandwidth.state == 2,
			t_714 = RT_count < 2,
			t_715 = t_713 and t_714,
			t_716 = Node_1.state == 4,
			t_717 = t_715 and t_716;

		guardCondition t_717;
		effect
			Bandwidth.state = 0,
			t_718 = RT_count + 1,
			RT_count = t_718,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_719 = Bandwidth.state == 2,
			t_720 = RT_count < 2,
			t_721 = t_719 and t_720,
			t_722 = Node_2.state == 4,
			t_723 = t_721 and t_722;

		guardCondition t_723;
		effect
			Bandwidth.state = 0,
			t_724 = RT_count + 1,
			RT_count = t_724,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_725 = Bandwidth.state == 2,
			t_726 = RT_count < 2,
			t_727 = t_725 and t_726,
			t_728 = Node_3.state == 4,
			t_729 = t_727 and t_728;

		guardCondition t_729;
		effect
			Bandwidth.state = 0,
			t_730 = RT_count + 1,
			RT_count = t_730,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_731 = Bandwidth.state == 2,
			t_732 = RT_count < 2,
			t_733 = t_731 and t_732,
			t_734 = Node_4.state == 4,
			t_735 = t_733 and t_734;

		guardCondition t_735;
		effect
			Bandwidth.state = 0,
			t_736 = RT_count + 1,
			RT_count = t_736,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_737 = Bandwidth.state == 2,
			t_738 = RT_count < 2,
			t_739 = t_737 and t_738,
			t_740 = Node_5.state == 4,
			t_741 = t_739 and t_740;

		guardCondition t_741;
		effect
			Bandwidth.state = 0,
			t_742 = RT_count + 1,
			RT_count = t_742,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_743 = Bandwidth.state == 2,
			t_744 = RT_count < 2,
			t_745 = t_743 and t_744,
			t_746 = Node_6.state == 4,
			t_747 = t_745 and t_746;

		guardCondition t_747;
		effect
			Bandwidth.state = 0,
			t_748 = RT_count + 1,
			RT_count = t_748,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_7 
		guardBlock
			t_749 = Bandwidth.state == 2,
			t_750 = RT_count < 2,
			t_751 = t_749 and t_750,
			t_752 = Node_7.state == 4,
			t_753 = t_751 and t_752;

		guardCondition t_753;
		effect
			Bandwidth.state = 0,
			t_754 = RT_count + 1,
			RT_count = t_754,
			in_RT[Bandwidth.i] = 1,
			Node_7.state = 5;

	process Bandwidth_Node_8 
		guardBlock
			t_755 = Bandwidth.state == 2,
			t_756 = RT_count < 2,
			t_757 = t_755 and t_756,
			t_758 = Node_8.state == 4,
			t_759 = t_757 and t_758;

		guardCondition t_759;
		effect
			Bandwidth.state = 0,
			t_760 = RT_count + 1,
			RT_count = t_760,
			in_RT[Bandwidth.i] = 1,
			Node_8.state = 5;

	process Bandwidth_Node_9 
		guardBlock
			t_761 = Bandwidth.state == 2,
			t_762 = RT_count < 2,
			t_763 = t_761 and t_762,
			t_764 = Node_9.state == 4,
			t_765 = t_763 and t_764;

		guardCondition t_765;
		effect
			Bandwidth.state = 0,
			t_766 = RT_count + 1,
			RT_count = t_766,
			in_RT[Bandwidth.i] = 1,
			Node_9.state = 5;

	process Bandwidth_Node_10 
		guardBlock
			t_767 = Bandwidth.state == 2,
			t_768 = RT_count < 2,
			t_769 = t_767 and t_768,
			t_770 = Node_10.state == 4,
			t_771 = t_769 and t_770;

		guardCondition t_771;
		effect
			Bandwidth.state = 0,
			t_772 = RT_count + 1,
			RT_count = t_772,
			in_RT[Bandwidth.i] = 1,
			Node_10.state = 5;

	process Bandwidth_Node_11 
		guardBlock
			t_773 = Bandwidth.state == 2,
			t_774 = RT_count < 2,
			t_775 = t_773 and t_774,
			t_776 = Node_11.state == 4,
			t_777 = t_775 and t_776;

		guardCondition t_777;
		effect
			Bandwidth.state = 0,
			t_778 = RT_count + 1,
			RT_count = t_778,
			in_RT[Bandwidth.i] = 1,
			Node_11.state = 5;

	process Node_0_Bandwidth 
		guardBlock
			t_779 = Node_0.state == 2,
			t_780 = Bandwidth.state == 0,
			t_781 = t_779 and t_780;

		guardCondition t_781;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_782 = Node_1.state == 2,
			t_783 = Bandwidth.state == 0,
			t_784 = t_782 and t_783;

		guardCondition t_784;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_785 = Node_2.state == 2,
			t_786 = Bandwidth.state == 0,
			t_787 = t_785 and t_786;

		guardCondition t_787;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_788 = Node_3.state == 2,
			t_789 = Bandwidth.state == 0,
			t_790 = t_788 and t_789;

		guardCondition t_790;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_791 = Node_4.state == 2,
			t_792 = Bandwidth.state == 0,
			t_793 = t_791 and t_792;

		guardCondition t_793;
		effect
			Node_4.state = 8,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_794 = Node_5.state == 2,
			t_795 = Bandwidth.state == 0,
			t_796 = t_794 and t_795;

		guardCondition t_796;
		effect
			Node_5.state = 8,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_797 = Node_6.state == 2,
			t_798 = Bandwidth.state == 0,
			t_799 = t_797 and t_798;

		guardCondition t_799;
		effect
			Node_6.state = 8,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Node_7_Bandwidth 
		guardBlock
			t_800 = Node_7.state == 2,
			t_801 = Bandwidth.state == 0,
			t_802 = t_800 and t_801;

		guardCondition t_802;
		effect
			Node_7.state = 8,
			Node_7.granted = 0,
			Bandwidth.i = 7,
			Bandwidth.state = 1;

	process Node_8_Bandwidth 
		guardBlock
			t_803 = Node_8.state == 2,
			t_804 = Bandwidth.state == 0,
			t_805 = t_803 and t_804;

		guardCondition t_805;
		effect
			Node_8.state = 8,
			Node_8.granted = 0,
			Bandwidth.i = 8,
			Bandwidth.state = 1;

	process Node_9_Bandwidth 
		guardBlock
			t_806 = Node_9.state == 2,
			t_807 = Bandwidth.state == 0,
			t_808 = t_806 and t_807;

		guardCondition t_808;
		effect
			Node_9.state = 8,
			Node_9.granted = 0,
			Bandwidth.i = 9,
			Bandwidth.state = 1;

	process Node_10_Bandwidth 
		guardBlock
			t_809 = Node_10.state == 2,
			t_810 = Bandwidth.state == 0,
			t_811 = t_809 and t_810;

		guardCondition t_811;
		effect
			Node_10.state = 8,
			Node_10.granted = 0,
			Bandwidth.i = 10,
			Bandwidth.state = 1;

	process Node_11_Bandwidth 
		guardBlock
			t_812 = Node_11.state == 2,
			t_813 = Bandwidth.state == 0,
			t_814 = t_812 and t_813;

		guardCondition t_814;
		effect
			Node_11.state = 8,
			Node_11.granted = 0,
			Bandwidth.i = 11,
			Bandwidth.state = 1;

	process Token_Node_10 
		guardBlock
			t_815 = Token.state == 1,
			t_816 = Token.i == 10,
			t_817 = in_RT[Token.i],
			t_818 = t_817 == 1,
			t_819 = t_816 and t_818,
			t_820 = t_815 and t_819,
			t_821 = Node_10.state == 0,
			t_822 = t_820 and t_821;

		guardCondition t_822;
		effect
			Token.state = 2,
			Node_10.rt = 1,
			Node_10.state = 1;

	process Token_Node_10 
		guardBlock
			t_823 = Token.state == 3,
			t_824 = Token.NRT_count > 0,
			t_825 = Token.next == 10,
			t_826 = t_824 and t_825,
			t_827 = t_823 and t_826,
			t_828 = Node_10.state == 0,
			t_829 = t_827 and t_828;

		guardCondition t_829;
		effect
			Token.state = 4,
			Node_10.rt = 0,
			Node_10.state = 1;

	process Token_Node_9 
		guardBlock
			t_830 = Token.state == 1,
			t_831 = Token.i == 9,
			t_832 = in_RT[Token.i],
			t_833 = t_832 == 1,
			t_834 = t_831 and t_833,
			t_835 = t_830 and t_834,
			t_836 = Node_9.state == 0,
			t_837 = t_835 and t_836;

		guardCondition t_837;
		effect
			Token.state = 2,
			Node_9.rt = 1,
			Node_9.state = 1;

	process Token_Node_9 
		guardBlock
			t_838 = Token.state == 3,
			t_839 = Token.NRT_count > 0,
			t_840 = Token.next == 9,
			t_841 = t_839 and t_840,
			t_842 = t_838 and t_841,
			t_843 = Node_9.state == 0,
			t_844 = t_842 and t_843;

		guardCondition t_844;
		effect
			Token.state = 4,
			Node_9.rt = 0,
			Node_9.state = 1;

accepting conditions
	LTL_property.state == 0
	LTL_property.state == 3

system async property LTL_property;
