# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v}
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:58 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v 
# -- Compiling module Randomizer
# 
# Top level modules:
# 	Randomizer
# End time: 22:00:59 on Apr 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:59 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v 
# -- Compiling module Randomizer_tb
# 
# Top level modules:
# 	Randomizer_tb
# End time: 22:00:59 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:59 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v 
# -- Compiling module Randomizer
# 
# Top level modules:
# 	Randomizer
# End time: 22:00:59 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:59 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v 
# -- Compiling module Randomizer_tb
# 
# Top level modules:
# 	Randomizer_tb
# End time: 22:00:59 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:00 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation.v 
# -- Compiling module Randomizer
# 
# Top level modules:
# 	Randomizer
# End time: 22:01:00 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  Trace back: can not find channel named "after#954file7060580"
#     while executing
# "gets $current_handle"
#     (procedure "LibraryVisibleDU" line 14)
#     invoked from within
# "LibraryVisibleDU $normal_name "
#     (procedure "LBGetLibraries" line 27)
#     invoked from within
# "LBGetLibraries $parent"
#     (procedure "mtiLibrary::LBGetContents" line 9)
#     invoked from within
# "mtiLibrary::LBGetContents .main_pane.library.interior.cs.body {}"
#     invoked from within
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.library.interior.cs.body.contents" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (while configuring option "-querycommand" for widget "::.main_pane.library.interior.cs.body.contents")
#     (object "::.main_pane.library.interior.cs.body.contents" method "::itk::Archetype::configure" )
#     invoked from within
# "$parent.contents configure -querycommand "mtiLibrary::LBGetContents $parent %n" "
#     (procedure "LBUpdateContents" line 9)
#     invoked from within
# "LBUpdateContents $parent"
#     (procedure "mtiLibrary::LBUpdateDesignPane" line 12)
#     invoked from within
# "mtiLibrary::LBUpdateDesignPane"
#     ("after" script)
#    <2:C:/intelFPGA/18.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {can not find channel named "after#954file7060580"}
#    <1:eval:1: ::tk::dialog::error::bgerror {can not find channel named "after#954file7060580"}
vlog -reportprogress 300 -work work {F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:10 on Apr 29,2020
# vlog -reportprogress 300 -work work F:/College/1st year/Second semester/Logic Design/logic labs/Assignment 2/Code/Randomizer_seperation_testbench.v 
# -- Compiling module Randomizer_tb
# 
# Top level modules:
# 	Randomizer_tb
# End time: 22:01:10 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
